
nais_bk002_Debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016808  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e68  080168c8  080168c8  000178c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017730  08017730  000192d8  2**0
                  CONTENTS
  4 .ARM          00000008  08017730  08017730  00018730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017738  08017738  000192d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08017738  08017738  00018738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017740  08017740  00018740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d8  20000000  08017744  00019000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00007004  200002d8  08017a1c  000192d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200072dc  08017a1c  000192dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000192d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030e47  00000000  00000000  00019300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000703d  00000000  00000000  0004a147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024f8  00000000  00000000  00051188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001ca3  00000000  00000000  00053680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f05  00000000  00000000  00055323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003231c  00000000  00000000  00079228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1aee  00000000  00000000  000ab544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016d032  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d44  00000000  00000000  0016d078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  00176dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002d8 	.word	0x200002d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0801689c 	.word	0x0801689c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002dc 	.word	0x200002dc
 8000104:	0801689c 	.word	0x0801689c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f002 f82b 	bl	8002498 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 ff6b 	bl	8002328 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f002 f81d 	bl	8002498 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 f813 	bl	8002498 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 ff95 	bl	80023b0 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 ff8b 	bl	80023b0 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fcc7 	bl	8000e44 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fc47 	bl	8000d54 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fcb9 	bl	8000e44 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fcaf 	bl	8000e44 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc55 	bl	8000da4 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc4b 	bl	8000da4 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	@ (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f88c 	bl	8000668 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)

0800055c <__aeabi_f2uiz>:
 800055c:	219e      	movs	r1, #158	@ 0x9e
 800055e:	b510      	push	{r4, lr}
 8000560:	05c9      	lsls	r1, r1, #23
 8000562:	1c04      	adds	r4, r0, #0
 8000564:	f7ff ffd0 	bl	8000508 <__aeabi_fcmpge>
 8000568:	2800      	cmp	r0, #0
 800056a:	d103      	bne.n	8000574 <__aeabi_f2uiz+0x18>
 800056c:	1c20      	adds	r0, r4, #0
 800056e:	f000 ffaf 	bl	80014d0 <__aeabi_f2iz>
 8000572:	bd10      	pop	{r4, pc}
 8000574:	219e      	movs	r1, #158	@ 0x9e
 8000576:	1c20      	adds	r0, r4, #0
 8000578:	05c9      	lsls	r1, r1, #23
 800057a:	f000 fdef 	bl	800115c <__aeabi_fsub>
 800057e:	f000 ffa7 	bl	80014d0 <__aeabi_f2iz>
 8000582:	2380      	movs	r3, #128	@ 0x80
 8000584:	061b      	lsls	r3, r3, #24
 8000586:	469c      	mov	ip, r3
 8000588:	4460      	add	r0, ip
 800058a:	e7f2      	b.n	8000572 <__aeabi_f2uiz+0x16>

0800058c <__aeabi_d2uiz>:
 800058c:	b570      	push	{r4, r5, r6, lr}
 800058e:	2200      	movs	r2, #0
 8000590:	4b0c      	ldr	r3, [pc, #48]	@ (80005c4 <__aeabi_d2uiz+0x38>)
 8000592:	0004      	movs	r4, r0
 8000594:	000d      	movs	r5, r1
 8000596:	f7ff ff7d 	bl	8000494 <__aeabi_dcmpge>
 800059a:	2800      	cmp	r0, #0
 800059c:	d104      	bne.n	80005a8 <__aeabi_d2uiz+0x1c>
 800059e:	0020      	movs	r0, r4
 80005a0:	0029      	movs	r1, r5
 80005a2:	f002 fe71 	bl	8003288 <__aeabi_d2iz>
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <__aeabi_d2uiz+0x38>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	0020      	movs	r0, r4
 80005ae:	0029      	movs	r1, r5
 80005b0:	f002 faac 	bl	8002b0c <__aeabi_dsub>
 80005b4:	f002 fe68 	bl	8003288 <__aeabi_d2iz>
 80005b8:	2380      	movs	r3, #128	@ 0x80
 80005ba:	061b      	lsls	r3, r3, #24
 80005bc:	469c      	mov	ip, r3
 80005be:	4460      	add	r0, ip
 80005c0:	e7f1      	b.n	80005a6 <__aeabi_d2uiz+0x1a>
 80005c2:	46c0      	nop			@ (mov r8, r8)
 80005c4:	41e00000 	.word	0x41e00000

080005c8 <__aeabi_d2lz>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	2200      	movs	r2, #0
 80005cc:	2300      	movs	r3, #0
 80005ce:	0004      	movs	r4, r0
 80005d0:	000d      	movs	r5, r1
 80005d2:	f7ff ff41 	bl	8000458 <__aeabi_dcmplt>
 80005d6:	2800      	cmp	r0, #0
 80005d8:	d108      	bne.n	80005ec <__aeabi_d2lz+0x24>
 80005da:	0020      	movs	r0, r4
 80005dc:	0029      	movs	r1, r5
 80005de:	f000 f80f 	bl	8000600 <__aeabi_d2ulz>
 80005e2:	0002      	movs	r2, r0
 80005e4:	000b      	movs	r3, r1
 80005e6:	0010      	movs	r0, r2
 80005e8:	0019      	movs	r1, r3
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	2380      	movs	r3, #128	@ 0x80
 80005ee:	061b      	lsls	r3, r3, #24
 80005f0:	18e9      	adds	r1, r5, r3
 80005f2:	0020      	movs	r0, r4
 80005f4:	f000 f804 	bl	8000600 <__aeabi_d2ulz>
 80005f8:	2300      	movs	r3, #0
 80005fa:	4242      	negs	r2, r0
 80005fc:	418b      	sbcs	r3, r1
 80005fe:	e7f2      	b.n	80005e6 <__aeabi_d2lz+0x1e>

08000600 <__aeabi_d2ulz>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	2200      	movs	r2, #0
 8000604:	4b0b      	ldr	r3, [pc, #44]	@ (8000634 <__aeabi_d2ulz+0x34>)
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	f001 ffb7 	bl	800257c <__aeabi_dmul>
 800060e:	f7ff ffbd 	bl	800058c <__aeabi_d2uiz>
 8000612:	0006      	movs	r6, r0
 8000614:	f002 fea2 	bl	800335c <__aeabi_ui2d>
 8000618:	2200      	movs	r2, #0
 800061a:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <__aeabi_d2ulz+0x38>)
 800061c:	f001 ffae 	bl	800257c <__aeabi_dmul>
 8000620:	0002      	movs	r2, r0
 8000622:	000b      	movs	r3, r1
 8000624:	0020      	movs	r0, r4
 8000626:	0029      	movs	r1, r5
 8000628:	f002 fa70 	bl	8002b0c <__aeabi_dsub>
 800062c:	f7ff ffae 	bl	800058c <__aeabi_d2uiz>
 8000630:	0031      	movs	r1, r6
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	3df00000 	.word	0x3df00000
 8000638:	41f00000 	.word	0x41f00000

0800063c <__aeabi_l2d>:
 800063c:	b570      	push	{r4, r5, r6, lr}
 800063e:	0006      	movs	r6, r0
 8000640:	0008      	movs	r0, r1
 8000642:	f002 fe5d 	bl	8003300 <__aeabi_i2d>
 8000646:	2200      	movs	r2, #0
 8000648:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <__aeabi_l2d+0x28>)
 800064a:	f001 ff97 	bl	800257c <__aeabi_dmul>
 800064e:	000d      	movs	r5, r1
 8000650:	0004      	movs	r4, r0
 8000652:	0030      	movs	r0, r6
 8000654:	f002 fe82 	bl	800335c <__aeabi_ui2d>
 8000658:	002b      	movs	r3, r5
 800065a:	0022      	movs	r2, r4
 800065c:	f000 ffe6 	bl	800162c <__aeabi_dadd>
 8000660:	bd70      	pop	{r4, r5, r6, pc}
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	41f00000 	.word	0x41f00000

08000668 <__udivmoddi4>:
 8000668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800066a:	4657      	mov	r7, sl
 800066c:	464e      	mov	r6, r9
 800066e:	4645      	mov	r5, r8
 8000670:	46de      	mov	lr, fp
 8000672:	b5e0      	push	{r5, r6, r7, lr}
 8000674:	0004      	movs	r4, r0
 8000676:	000d      	movs	r5, r1
 8000678:	4692      	mov	sl, r2
 800067a:	4699      	mov	r9, r3
 800067c:	b083      	sub	sp, #12
 800067e:	428b      	cmp	r3, r1
 8000680:	d830      	bhi.n	80006e4 <__udivmoddi4+0x7c>
 8000682:	d02d      	beq.n	80006e0 <__udivmoddi4+0x78>
 8000684:	4649      	mov	r1, r9
 8000686:	4650      	mov	r0, sl
 8000688:	f002 ff76 	bl	8003578 <__clzdi2>
 800068c:	0029      	movs	r1, r5
 800068e:	0006      	movs	r6, r0
 8000690:	0020      	movs	r0, r4
 8000692:	f002 ff71 	bl	8003578 <__clzdi2>
 8000696:	1a33      	subs	r3, r6, r0
 8000698:	4698      	mov	r8, r3
 800069a:	3b20      	subs	r3, #32
 800069c:	d434      	bmi.n	8000708 <__udivmoddi4+0xa0>
 800069e:	469b      	mov	fp, r3
 80006a0:	4653      	mov	r3, sl
 80006a2:	465a      	mov	r2, fp
 80006a4:	4093      	lsls	r3, r2
 80006a6:	4642      	mov	r2, r8
 80006a8:	001f      	movs	r7, r3
 80006aa:	4653      	mov	r3, sl
 80006ac:	4093      	lsls	r3, r2
 80006ae:	001e      	movs	r6, r3
 80006b0:	42af      	cmp	r7, r5
 80006b2:	d83b      	bhi.n	800072c <__udivmoddi4+0xc4>
 80006b4:	42af      	cmp	r7, r5
 80006b6:	d100      	bne.n	80006ba <__udivmoddi4+0x52>
 80006b8:	e079      	b.n	80007ae <__udivmoddi4+0x146>
 80006ba:	465b      	mov	r3, fp
 80006bc:	1ba4      	subs	r4, r4, r6
 80006be:	41bd      	sbcs	r5, r7
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	da00      	bge.n	80006c6 <__udivmoddi4+0x5e>
 80006c4:	e076      	b.n	80007b4 <__udivmoddi4+0x14c>
 80006c6:	2200      	movs	r2, #0
 80006c8:	2300      	movs	r3, #0
 80006ca:	9200      	str	r2, [sp, #0]
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	2301      	movs	r3, #1
 80006d0:	465a      	mov	r2, fp
 80006d2:	4093      	lsls	r3, r2
 80006d4:	9301      	str	r3, [sp, #4]
 80006d6:	2301      	movs	r3, #1
 80006d8:	4642      	mov	r2, r8
 80006da:	4093      	lsls	r3, r2
 80006dc:	9300      	str	r3, [sp, #0]
 80006de:	e029      	b.n	8000734 <__udivmoddi4+0xcc>
 80006e0:	4282      	cmp	r2, r0
 80006e2:	d9cf      	bls.n	8000684 <__udivmoddi4+0x1c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <__udivmoddi4+0x8e>
 80006f2:	601c      	str	r4, [r3, #0]
 80006f4:	605d      	str	r5, [r3, #4]
 80006f6:	9800      	ldr	r0, [sp, #0]
 80006f8:	9901      	ldr	r1, [sp, #4]
 80006fa:	b003      	add	sp, #12
 80006fc:	bcf0      	pop	{r4, r5, r6, r7}
 80006fe:	46bb      	mov	fp, r7
 8000700:	46b2      	mov	sl, r6
 8000702:	46a9      	mov	r9, r5
 8000704:	46a0      	mov	r8, r4
 8000706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000708:	4642      	mov	r2, r8
 800070a:	469b      	mov	fp, r3
 800070c:	2320      	movs	r3, #32
 800070e:	1a9b      	subs	r3, r3, r2
 8000710:	4652      	mov	r2, sl
 8000712:	40da      	lsrs	r2, r3
 8000714:	4641      	mov	r1, r8
 8000716:	0013      	movs	r3, r2
 8000718:	464a      	mov	r2, r9
 800071a:	408a      	lsls	r2, r1
 800071c:	0017      	movs	r7, r2
 800071e:	4642      	mov	r2, r8
 8000720:	431f      	orrs	r7, r3
 8000722:	4653      	mov	r3, sl
 8000724:	4093      	lsls	r3, r2
 8000726:	001e      	movs	r6, r3
 8000728:	42af      	cmp	r7, r5
 800072a:	d9c3      	bls.n	80006b4 <__udivmoddi4+0x4c>
 800072c:	2200      	movs	r2, #0
 800072e:	2300      	movs	r3, #0
 8000730:	9200      	str	r2, [sp, #0]
 8000732:	9301      	str	r3, [sp, #4]
 8000734:	4643      	mov	r3, r8
 8000736:	2b00      	cmp	r3, #0
 8000738:	d0d8      	beq.n	80006ec <__udivmoddi4+0x84>
 800073a:	07fb      	lsls	r3, r7, #31
 800073c:	0872      	lsrs	r2, r6, #1
 800073e:	431a      	orrs	r2, r3
 8000740:	4646      	mov	r6, r8
 8000742:	087b      	lsrs	r3, r7, #1
 8000744:	e00e      	b.n	8000764 <__udivmoddi4+0xfc>
 8000746:	42ab      	cmp	r3, r5
 8000748:	d101      	bne.n	800074e <__udivmoddi4+0xe6>
 800074a:	42a2      	cmp	r2, r4
 800074c:	d80c      	bhi.n	8000768 <__udivmoddi4+0x100>
 800074e:	1aa4      	subs	r4, r4, r2
 8000750:	419d      	sbcs	r5, r3
 8000752:	2001      	movs	r0, #1
 8000754:	1924      	adds	r4, r4, r4
 8000756:	416d      	adcs	r5, r5
 8000758:	2100      	movs	r1, #0
 800075a:	3e01      	subs	r6, #1
 800075c:	1824      	adds	r4, r4, r0
 800075e:	414d      	adcs	r5, r1
 8000760:	2e00      	cmp	r6, #0
 8000762:	d006      	beq.n	8000772 <__udivmoddi4+0x10a>
 8000764:	42ab      	cmp	r3, r5
 8000766:	d9ee      	bls.n	8000746 <__udivmoddi4+0xde>
 8000768:	3e01      	subs	r6, #1
 800076a:	1924      	adds	r4, r4, r4
 800076c:	416d      	adcs	r5, r5
 800076e:	2e00      	cmp	r6, #0
 8000770:	d1f8      	bne.n	8000764 <__udivmoddi4+0xfc>
 8000772:	9800      	ldr	r0, [sp, #0]
 8000774:	9901      	ldr	r1, [sp, #4]
 8000776:	465b      	mov	r3, fp
 8000778:	1900      	adds	r0, r0, r4
 800077a:	4169      	adcs	r1, r5
 800077c:	2b00      	cmp	r3, #0
 800077e:	db24      	blt.n	80007ca <__udivmoddi4+0x162>
 8000780:	002b      	movs	r3, r5
 8000782:	465a      	mov	r2, fp
 8000784:	4644      	mov	r4, r8
 8000786:	40d3      	lsrs	r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	40e2      	lsrs	r2, r4
 800078c:	001c      	movs	r4, r3
 800078e:	465b      	mov	r3, fp
 8000790:	0015      	movs	r5, r2
 8000792:	2b00      	cmp	r3, #0
 8000794:	db2a      	blt.n	80007ec <__udivmoddi4+0x184>
 8000796:	0026      	movs	r6, r4
 8000798:	409e      	lsls	r6, r3
 800079a:	0033      	movs	r3, r6
 800079c:	0026      	movs	r6, r4
 800079e:	4647      	mov	r7, r8
 80007a0:	40be      	lsls	r6, r7
 80007a2:	0032      	movs	r2, r6
 80007a4:	1a80      	subs	r0, r0, r2
 80007a6:	4199      	sbcs	r1, r3
 80007a8:	9000      	str	r0, [sp, #0]
 80007aa:	9101      	str	r1, [sp, #4]
 80007ac:	e79e      	b.n	80006ec <__udivmoddi4+0x84>
 80007ae:	42a3      	cmp	r3, r4
 80007b0:	d8bc      	bhi.n	800072c <__udivmoddi4+0xc4>
 80007b2:	e782      	b.n	80006ba <__udivmoddi4+0x52>
 80007b4:	4642      	mov	r2, r8
 80007b6:	2320      	movs	r3, #32
 80007b8:	2100      	movs	r1, #0
 80007ba:	1a9b      	subs	r3, r3, r2
 80007bc:	2200      	movs	r2, #0
 80007be:	9100      	str	r1, [sp, #0]
 80007c0:	9201      	str	r2, [sp, #4]
 80007c2:	2201      	movs	r2, #1
 80007c4:	40da      	lsrs	r2, r3
 80007c6:	9201      	str	r2, [sp, #4]
 80007c8:	e785      	b.n	80006d6 <__udivmoddi4+0x6e>
 80007ca:	4642      	mov	r2, r8
 80007cc:	2320      	movs	r3, #32
 80007ce:	1a9b      	subs	r3, r3, r2
 80007d0:	002a      	movs	r2, r5
 80007d2:	4646      	mov	r6, r8
 80007d4:	409a      	lsls	r2, r3
 80007d6:	0023      	movs	r3, r4
 80007d8:	40f3      	lsrs	r3, r6
 80007da:	4644      	mov	r4, r8
 80007dc:	4313      	orrs	r3, r2
 80007de:	002a      	movs	r2, r5
 80007e0:	40e2      	lsrs	r2, r4
 80007e2:	001c      	movs	r4, r3
 80007e4:	465b      	mov	r3, fp
 80007e6:	0015      	movs	r5, r2
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	dad4      	bge.n	8000796 <__udivmoddi4+0x12e>
 80007ec:	4642      	mov	r2, r8
 80007ee:	002f      	movs	r7, r5
 80007f0:	2320      	movs	r3, #32
 80007f2:	0026      	movs	r6, r4
 80007f4:	4097      	lsls	r7, r2
 80007f6:	1a9b      	subs	r3, r3, r2
 80007f8:	40de      	lsrs	r6, r3
 80007fa:	003b      	movs	r3, r7
 80007fc:	4333      	orrs	r3, r6
 80007fe:	e7cd      	b.n	800079c <__udivmoddi4+0x134>

08000800 <__aeabi_fadd>:
 8000800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000802:	46ce      	mov	lr, r9
 8000804:	4647      	mov	r7, r8
 8000806:	0243      	lsls	r3, r0, #9
 8000808:	0a5a      	lsrs	r2, r3, #9
 800080a:	024e      	lsls	r6, r1, #9
 800080c:	0045      	lsls	r5, r0, #1
 800080e:	0fc4      	lsrs	r4, r0, #31
 8000810:	0048      	lsls	r0, r1, #1
 8000812:	4691      	mov	r9, r2
 8000814:	0e2d      	lsrs	r5, r5, #24
 8000816:	0a72      	lsrs	r2, r6, #9
 8000818:	0e00      	lsrs	r0, r0, #24
 800081a:	4694      	mov	ip, r2
 800081c:	b580      	push	{r7, lr}
 800081e:	099b      	lsrs	r3, r3, #6
 8000820:	0fc9      	lsrs	r1, r1, #31
 8000822:	09b6      	lsrs	r6, r6, #6
 8000824:	1a2a      	subs	r2, r5, r0
 8000826:	428c      	cmp	r4, r1
 8000828:	d021      	beq.n	800086e <__aeabi_fadd+0x6e>
 800082a:	2a00      	cmp	r2, #0
 800082c:	dd0d      	ble.n	800084a <__aeabi_fadd+0x4a>
 800082e:	2800      	cmp	r0, #0
 8000830:	d12d      	bne.n	800088e <__aeabi_fadd+0x8e>
 8000832:	2e00      	cmp	r6, #0
 8000834:	d100      	bne.n	8000838 <__aeabi_fadd+0x38>
 8000836:	e08d      	b.n	8000954 <__aeabi_fadd+0x154>
 8000838:	1e51      	subs	r1, r2, #1
 800083a:	2a01      	cmp	r2, #1
 800083c:	d100      	bne.n	8000840 <__aeabi_fadd+0x40>
 800083e:	e11d      	b.n	8000a7c <__aeabi_fadd+0x27c>
 8000840:	2aff      	cmp	r2, #255	@ 0xff
 8000842:	d100      	bne.n	8000846 <__aeabi_fadd+0x46>
 8000844:	e0ab      	b.n	800099e <__aeabi_fadd+0x19e>
 8000846:	000a      	movs	r2, r1
 8000848:	e027      	b.n	800089a <__aeabi_fadd+0x9a>
 800084a:	2a00      	cmp	r2, #0
 800084c:	d04d      	beq.n	80008ea <__aeabi_fadd+0xea>
 800084e:	1b42      	subs	r2, r0, r5
 8000850:	2d00      	cmp	r5, #0
 8000852:	d000      	beq.n	8000856 <__aeabi_fadd+0x56>
 8000854:	e0cc      	b.n	80009f0 <__aeabi_fadd+0x1f0>
 8000856:	2b00      	cmp	r3, #0
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x5c>
 800085a:	e079      	b.n	8000950 <__aeabi_fadd+0x150>
 800085c:	1e54      	subs	r4, r2, #1
 800085e:	2a01      	cmp	r2, #1
 8000860:	d100      	bne.n	8000864 <__aeabi_fadd+0x64>
 8000862:	e128      	b.n	8000ab6 <__aeabi_fadd+0x2b6>
 8000864:	2aff      	cmp	r2, #255	@ 0xff
 8000866:	d100      	bne.n	800086a <__aeabi_fadd+0x6a>
 8000868:	e097      	b.n	800099a <__aeabi_fadd+0x19a>
 800086a:	0022      	movs	r2, r4
 800086c:	e0c5      	b.n	80009fa <__aeabi_fadd+0x1fa>
 800086e:	2a00      	cmp	r2, #0
 8000870:	dc00      	bgt.n	8000874 <__aeabi_fadd+0x74>
 8000872:	e096      	b.n	80009a2 <__aeabi_fadd+0x1a2>
 8000874:	2800      	cmp	r0, #0
 8000876:	d04f      	beq.n	8000918 <__aeabi_fadd+0x118>
 8000878:	2dff      	cmp	r5, #255	@ 0xff
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0x7e>
 800087c:	e08f      	b.n	800099e <__aeabi_fadd+0x19e>
 800087e:	2180      	movs	r1, #128	@ 0x80
 8000880:	04c9      	lsls	r1, r1, #19
 8000882:	430e      	orrs	r6, r1
 8000884:	2a1b      	cmp	r2, #27
 8000886:	dd51      	ble.n	800092c <__aeabi_fadd+0x12c>
 8000888:	002a      	movs	r2, r5
 800088a:	3301      	adds	r3, #1
 800088c:	e018      	b.n	80008c0 <__aeabi_fadd+0xc0>
 800088e:	2dff      	cmp	r5, #255	@ 0xff
 8000890:	d100      	bne.n	8000894 <__aeabi_fadd+0x94>
 8000892:	e084      	b.n	800099e <__aeabi_fadd+0x19e>
 8000894:	2180      	movs	r1, #128	@ 0x80
 8000896:	04c9      	lsls	r1, r1, #19
 8000898:	430e      	orrs	r6, r1
 800089a:	2101      	movs	r1, #1
 800089c:	2a1b      	cmp	r2, #27
 800089e:	dc08      	bgt.n	80008b2 <__aeabi_fadd+0xb2>
 80008a0:	0031      	movs	r1, r6
 80008a2:	2020      	movs	r0, #32
 80008a4:	40d1      	lsrs	r1, r2
 80008a6:	1a82      	subs	r2, r0, r2
 80008a8:	4096      	lsls	r6, r2
 80008aa:	0032      	movs	r2, r6
 80008ac:	1e50      	subs	r0, r2, #1
 80008ae:	4182      	sbcs	r2, r0
 80008b0:	4311      	orrs	r1, r2
 80008b2:	1a5b      	subs	r3, r3, r1
 80008b4:	015a      	lsls	r2, r3, #5
 80008b6:	d459      	bmi.n	800096c <__aeabi_fadd+0x16c>
 80008b8:	2107      	movs	r1, #7
 80008ba:	002a      	movs	r2, r5
 80008bc:	4019      	ands	r1, r3
 80008be:	d049      	beq.n	8000954 <__aeabi_fadd+0x154>
 80008c0:	210f      	movs	r1, #15
 80008c2:	4019      	ands	r1, r3
 80008c4:	2904      	cmp	r1, #4
 80008c6:	d000      	beq.n	80008ca <__aeabi_fadd+0xca>
 80008c8:	3304      	adds	r3, #4
 80008ca:	0159      	lsls	r1, r3, #5
 80008cc:	d542      	bpl.n	8000954 <__aeabi_fadd+0x154>
 80008ce:	1c50      	adds	r0, r2, #1
 80008d0:	2afe      	cmp	r2, #254	@ 0xfe
 80008d2:	d03a      	beq.n	800094a <__aeabi_fadd+0x14a>
 80008d4:	019b      	lsls	r3, r3, #6
 80008d6:	b2c0      	uxtb	r0, r0
 80008d8:	0a5b      	lsrs	r3, r3, #9
 80008da:	05c0      	lsls	r0, r0, #23
 80008dc:	4318      	orrs	r0, r3
 80008de:	07e4      	lsls	r4, r4, #31
 80008e0:	4320      	orrs	r0, r4
 80008e2:	bcc0      	pop	{r6, r7}
 80008e4:	46b9      	mov	r9, r7
 80008e6:	46b0      	mov	r8, r6
 80008e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008ea:	20fe      	movs	r0, #254	@ 0xfe
 80008ec:	4680      	mov	r8, r0
 80008ee:	1c6f      	adds	r7, r5, #1
 80008f0:	0038      	movs	r0, r7
 80008f2:	4647      	mov	r7, r8
 80008f4:	4207      	tst	r7, r0
 80008f6:	d000      	beq.n	80008fa <__aeabi_fadd+0xfa>
 80008f8:	e08e      	b.n	8000a18 <__aeabi_fadd+0x218>
 80008fa:	2d00      	cmp	r5, #0
 80008fc:	d000      	beq.n	8000900 <__aeabi_fadd+0x100>
 80008fe:	e0b4      	b.n	8000a6a <__aeabi_fadd+0x26a>
 8000900:	2b00      	cmp	r3, #0
 8000902:	d100      	bne.n	8000906 <__aeabi_fadd+0x106>
 8000904:	e0db      	b.n	8000abe <__aeabi_fadd+0x2be>
 8000906:	2e00      	cmp	r6, #0
 8000908:	d06c      	beq.n	80009e4 <__aeabi_fadd+0x1e4>
 800090a:	1b98      	subs	r0, r3, r6
 800090c:	0145      	lsls	r5, r0, #5
 800090e:	d400      	bmi.n	8000912 <__aeabi_fadd+0x112>
 8000910:	e0f7      	b.n	8000b02 <__aeabi_fadd+0x302>
 8000912:	000c      	movs	r4, r1
 8000914:	1af3      	subs	r3, r6, r3
 8000916:	e03d      	b.n	8000994 <__aeabi_fadd+0x194>
 8000918:	2e00      	cmp	r6, #0
 800091a:	d01b      	beq.n	8000954 <__aeabi_fadd+0x154>
 800091c:	1e51      	subs	r1, r2, #1
 800091e:	2a01      	cmp	r2, #1
 8000920:	d100      	bne.n	8000924 <__aeabi_fadd+0x124>
 8000922:	e082      	b.n	8000a2a <__aeabi_fadd+0x22a>
 8000924:	2aff      	cmp	r2, #255	@ 0xff
 8000926:	d03a      	beq.n	800099e <__aeabi_fadd+0x19e>
 8000928:	000a      	movs	r2, r1
 800092a:	e7ab      	b.n	8000884 <__aeabi_fadd+0x84>
 800092c:	0031      	movs	r1, r6
 800092e:	2020      	movs	r0, #32
 8000930:	40d1      	lsrs	r1, r2
 8000932:	1a82      	subs	r2, r0, r2
 8000934:	4096      	lsls	r6, r2
 8000936:	0032      	movs	r2, r6
 8000938:	1e50      	subs	r0, r2, #1
 800093a:	4182      	sbcs	r2, r0
 800093c:	430a      	orrs	r2, r1
 800093e:	189b      	adds	r3, r3, r2
 8000940:	015a      	lsls	r2, r3, #5
 8000942:	d5b9      	bpl.n	80008b8 <__aeabi_fadd+0xb8>
 8000944:	1c6a      	adds	r2, r5, #1
 8000946:	2dfe      	cmp	r5, #254	@ 0xfe
 8000948:	d175      	bne.n	8000a36 <__aeabi_fadd+0x236>
 800094a:	20ff      	movs	r0, #255	@ 0xff
 800094c:	2300      	movs	r3, #0
 800094e:	e7c4      	b.n	80008da <__aeabi_fadd+0xda>
 8000950:	000c      	movs	r4, r1
 8000952:	0033      	movs	r3, r6
 8000954:	08db      	lsrs	r3, r3, #3
 8000956:	2aff      	cmp	r2, #255	@ 0xff
 8000958:	d146      	bne.n	80009e8 <__aeabi_fadd+0x1e8>
 800095a:	2b00      	cmp	r3, #0
 800095c:	d0f5      	beq.n	800094a <__aeabi_fadd+0x14a>
 800095e:	2280      	movs	r2, #128	@ 0x80
 8000960:	03d2      	lsls	r2, r2, #15
 8000962:	4313      	orrs	r3, r2
 8000964:	025b      	lsls	r3, r3, #9
 8000966:	20ff      	movs	r0, #255	@ 0xff
 8000968:	0a5b      	lsrs	r3, r3, #9
 800096a:	e7b6      	b.n	80008da <__aeabi_fadd+0xda>
 800096c:	019f      	lsls	r7, r3, #6
 800096e:	09bf      	lsrs	r7, r7, #6
 8000970:	0038      	movs	r0, r7
 8000972:	f002 fde3 	bl	800353c <__clzsi2>
 8000976:	3805      	subs	r0, #5
 8000978:	4087      	lsls	r7, r0
 800097a:	4285      	cmp	r5, r0
 800097c:	dc24      	bgt.n	80009c8 <__aeabi_fadd+0x1c8>
 800097e:	003b      	movs	r3, r7
 8000980:	2120      	movs	r1, #32
 8000982:	1b42      	subs	r2, r0, r5
 8000984:	3201      	adds	r2, #1
 8000986:	40d3      	lsrs	r3, r2
 8000988:	1a8a      	subs	r2, r1, r2
 800098a:	4097      	lsls	r7, r2
 800098c:	1e7a      	subs	r2, r7, #1
 800098e:	4197      	sbcs	r7, r2
 8000990:	2200      	movs	r2, #0
 8000992:	433b      	orrs	r3, r7
 8000994:	0759      	lsls	r1, r3, #29
 8000996:	d193      	bne.n	80008c0 <__aeabi_fadd+0xc0>
 8000998:	e797      	b.n	80008ca <__aeabi_fadd+0xca>
 800099a:	000c      	movs	r4, r1
 800099c:	0033      	movs	r3, r6
 800099e:	08db      	lsrs	r3, r3, #3
 80009a0:	e7db      	b.n	800095a <__aeabi_fadd+0x15a>
 80009a2:	2a00      	cmp	r2, #0
 80009a4:	d014      	beq.n	80009d0 <__aeabi_fadd+0x1d0>
 80009a6:	1b42      	subs	r2, r0, r5
 80009a8:	2d00      	cmp	r5, #0
 80009aa:	d14b      	bne.n	8000a44 <__aeabi_fadd+0x244>
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d0d0      	beq.n	8000952 <__aeabi_fadd+0x152>
 80009b0:	1e51      	subs	r1, r2, #1
 80009b2:	2a01      	cmp	r2, #1
 80009b4:	d100      	bne.n	80009b8 <__aeabi_fadd+0x1b8>
 80009b6:	e09e      	b.n	8000af6 <__aeabi_fadd+0x2f6>
 80009b8:	2aff      	cmp	r2, #255	@ 0xff
 80009ba:	d0ef      	beq.n	800099c <__aeabi_fadd+0x19c>
 80009bc:	000a      	movs	r2, r1
 80009be:	2a1b      	cmp	r2, #27
 80009c0:	dd5f      	ble.n	8000a82 <__aeabi_fadd+0x282>
 80009c2:	0002      	movs	r2, r0
 80009c4:	1c73      	adds	r3, r6, #1
 80009c6:	e77b      	b.n	80008c0 <__aeabi_fadd+0xc0>
 80009c8:	4b50      	ldr	r3, [pc, #320]	@ (8000b0c <__aeabi_fadd+0x30c>)
 80009ca:	1a2a      	subs	r2, r5, r0
 80009cc:	403b      	ands	r3, r7
 80009ce:	e7e1      	b.n	8000994 <__aeabi_fadd+0x194>
 80009d0:	21fe      	movs	r1, #254	@ 0xfe
 80009d2:	1c6a      	adds	r2, r5, #1
 80009d4:	4211      	tst	r1, r2
 80009d6:	d13b      	bne.n	8000a50 <__aeabi_fadd+0x250>
 80009d8:	2d00      	cmp	r5, #0
 80009da:	d15d      	bne.n	8000a98 <__aeabi_fadd+0x298>
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d07f      	beq.n	8000ae0 <__aeabi_fadd+0x2e0>
 80009e0:	2e00      	cmp	r6, #0
 80009e2:	d17f      	bne.n	8000ae4 <__aeabi_fadd+0x2e4>
 80009e4:	2200      	movs	r2, #0
 80009e6:	08db      	lsrs	r3, r3, #3
 80009e8:	025b      	lsls	r3, r3, #9
 80009ea:	0a5b      	lsrs	r3, r3, #9
 80009ec:	b2d0      	uxtb	r0, r2
 80009ee:	e774      	b.n	80008da <__aeabi_fadd+0xda>
 80009f0:	28ff      	cmp	r0, #255	@ 0xff
 80009f2:	d0d2      	beq.n	800099a <__aeabi_fadd+0x19a>
 80009f4:	2480      	movs	r4, #128	@ 0x80
 80009f6:	04e4      	lsls	r4, r4, #19
 80009f8:	4323      	orrs	r3, r4
 80009fa:	2401      	movs	r4, #1
 80009fc:	2a1b      	cmp	r2, #27
 80009fe:	dc07      	bgt.n	8000a10 <__aeabi_fadd+0x210>
 8000a00:	001c      	movs	r4, r3
 8000a02:	2520      	movs	r5, #32
 8000a04:	40d4      	lsrs	r4, r2
 8000a06:	1aaa      	subs	r2, r5, r2
 8000a08:	4093      	lsls	r3, r2
 8000a0a:	1e5a      	subs	r2, r3, #1
 8000a0c:	4193      	sbcs	r3, r2
 8000a0e:	431c      	orrs	r4, r3
 8000a10:	1b33      	subs	r3, r6, r4
 8000a12:	0005      	movs	r5, r0
 8000a14:	000c      	movs	r4, r1
 8000a16:	e74d      	b.n	80008b4 <__aeabi_fadd+0xb4>
 8000a18:	1b9f      	subs	r7, r3, r6
 8000a1a:	017a      	lsls	r2, r7, #5
 8000a1c:	d422      	bmi.n	8000a64 <__aeabi_fadd+0x264>
 8000a1e:	2f00      	cmp	r7, #0
 8000a20:	d1a6      	bne.n	8000970 <__aeabi_fadd+0x170>
 8000a22:	2400      	movs	r4, #0
 8000a24:	2000      	movs	r0, #0
 8000a26:	2300      	movs	r3, #0
 8000a28:	e757      	b.n	80008da <__aeabi_fadd+0xda>
 8000a2a:	199b      	adds	r3, r3, r6
 8000a2c:	2501      	movs	r5, #1
 8000a2e:	3201      	adds	r2, #1
 8000a30:	0159      	lsls	r1, r3, #5
 8000a32:	d400      	bmi.n	8000a36 <__aeabi_fadd+0x236>
 8000a34:	e740      	b.n	80008b8 <__aeabi_fadd+0xb8>
 8000a36:	2101      	movs	r1, #1
 8000a38:	4835      	ldr	r0, [pc, #212]	@ (8000b10 <__aeabi_fadd+0x310>)
 8000a3a:	4019      	ands	r1, r3
 8000a3c:	085b      	lsrs	r3, r3, #1
 8000a3e:	4003      	ands	r3, r0
 8000a40:	430b      	orrs	r3, r1
 8000a42:	e7a7      	b.n	8000994 <__aeabi_fadd+0x194>
 8000a44:	28ff      	cmp	r0, #255	@ 0xff
 8000a46:	d0a9      	beq.n	800099c <__aeabi_fadd+0x19c>
 8000a48:	2180      	movs	r1, #128	@ 0x80
 8000a4a:	04c9      	lsls	r1, r1, #19
 8000a4c:	430b      	orrs	r3, r1
 8000a4e:	e7b6      	b.n	80009be <__aeabi_fadd+0x1be>
 8000a50:	2aff      	cmp	r2, #255	@ 0xff
 8000a52:	d100      	bne.n	8000a56 <__aeabi_fadd+0x256>
 8000a54:	e779      	b.n	800094a <__aeabi_fadd+0x14a>
 8000a56:	199b      	adds	r3, r3, r6
 8000a58:	085b      	lsrs	r3, r3, #1
 8000a5a:	0759      	lsls	r1, r3, #29
 8000a5c:	d000      	beq.n	8000a60 <__aeabi_fadd+0x260>
 8000a5e:	e72f      	b.n	80008c0 <__aeabi_fadd+0xc0>
 8000a60:	08db      	lsrs	r3, r3, #3
 8000a62:	e7c1      	b.n	80009e8 <__aeabi_fadd+0x1e8>
 8000a64:	000c      	movs	r4, r1
 8000a66:	1af7      	subs	r7, r6, r3
 8000a68:	e782      	b.n	8000970 <__aeabi_fadd+0x170>
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d12c      	bne.n	8000ac8 <__aeabi_fadd+0x2c8>
 8000a6e:	2e00      	cmp	r6, #0
 8000a70:	d193      	bne.n	800099a <__aeabi_fadd+0x19a>
 8000a72:	2380      	movs	r3, #128	@ 0x80
 8000a74:	2400      	movs	r4, #0
 8000a76:	20ff      	movs	r0, #255	@ 0xff
 8000a78:	03db      	lsls	r3, r3, #15
 8000a7a:	e72e      	b.n	80008da <__aeabi_fadd+0xda>
 8000a7c:	2501      	movs	r5, #1
 8000a7e:	1b9b      	subs	r3, r3, r6
 8000a80:	e718      	b.n	80008b4 <__aeabi_fadd+0xb4>
 8000a82:	0019      	movs	r1, r3
 8000a84:	2520      	movs	r5, #32
 8000a86:	40d1      	lsrs	r1, r2
 8000a88:	1aaa      	subs	r2, r5, r2
 8000a8a:	4093      	lsls	r3, r2
 8000a8c:	1e5a      	subs	r2, r3, #1
 8000a8e:	4193      	sbcs	r3, r2
 8000a90:	430b      	orrs	r3, r1
 8000a92:	0005      	movs	r5, r0
 8000a94:	199b      	adds	r3, r3, r6
 8000a96:	e753      	b.n	8000940 <__aeabi_fadd+0x140>
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d100      	bne.n	8000a9e <__aeabi_fadd+0x29e>
 8000a9c:	e77e      	b.n	800099c <__aeabi_fadd+0x19c>
 8000a9e:	2e00      	cmp	r6, #0
 8000aa0:	d100      	bne.n	8000aa4 <__aeabi_fadd+0x2a4>
 8000aa2:	e77c      	b.n	800099e <__aeabi_fadd+0x19e>
 8000aa4:	2280      	movs	r2, #128	@ 0x80
 8000aa6:	03d2      	lsls	r2, r2, #15
 8000aa8:	4591      	cmp	r9, r2
 8000aaa:	d302      	bcc.n	8000ab2 <__aeabi_fadd+0x2b2>
 8000aac:	4594      	cmp	ip, r2
 8000aae:	d200      	bcs.n	8000ab2 <__aeabi_fadd+0x2b2>
 8000ab0:	0033      	movs	r3, r6
 8000ab2:	08db      	lsrs	r3, r3, #3
 8000ab4:	e753      	b.n	800095e <__aeabi_fadd+0x15e>
 8000ab6:	000c      	movs	r4, r1
 8000ab8:	1af3      	subs	r3, r6, r3
 8000aba:	3501      	adds	r5, #1
 8000abc:	e6fa      	b.n	80008b4 <__aeabi_fadd+0xb4>
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	d0af      	beq.n	8000a22 <__aeabi_fadd+0x222>
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	0033      	movs	r3, r6
 8000ac6:	e78d      	b.n	80009e4 <__aeabi_fadd+0x1e4>
 8000ac8:	2e00      	cmp	r6, #0
 8000aca:	d100      	bne.n	8000ace <__aeabi_fadd+0x2ce>
 8000acc:	e767      	b.n	800099e <__aeabi_fadd+0x19e>
 8000ace:	2280      	movs	r2, #128	@ 0x80
 8000ad0:	03d2      	lsls	r2, r2, #15
 8000ad2:	4591      	cmp	r9, r2
 8000ad4:	d3ed      	bcc.n	8000ab2 <__aeabi_fadd+0x2b2>
 8000ad6:	4594      	cmp	ip, r2
 8000ad8:	d2eb      	bcs.n	8000ab2 <__aeabi_fadd+0x2b2>
 8000ada:	000c      	movs	r4, r1
 8000adc:	0033      	movs	r3, r6
 8000ade:	e7e8      	b.n	8000ab2 <__aeabi_fadd+0x2b2>
 8000ae0:	0033      	movs	r3, r6
 8000ae2:	e77f      	b.n	80009e4 <__aeabi_fadd+0x1e4>
 8000ae4:	199b      	adds	r3, r3, r6
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	0159      	lsls	r1, r3, #5
 8000aea:	d5b9      	bpl.n	8000a60 <__aeabi_fadd+0x260>
 8000aec:	4a07      	ldr	r2, [pc, #28]	@ (8000b0c <__aeabi_fadd+0x30c>)
 8000aee:	4013      	ands	r3, r2
 8000af0:	08db      	lsrs	r3, r3, #3
 8000af2:	2201      	movs	r2, #1
 8000af4:	e778      	b.n	80009e8 <__aeabi_fadd+0x1e8>
 8000af6:	199b      	adds	r3, r3, r6
 8000af8:	3201      	adds	r2, #1
 8000afa:	3501      	adds	r5, #1
 8000afc:	0159      	lsls	r1, r3, #5
 8000afe:	d49a      	bmi.n	8000a36 <__aeabi_fadd+0x236>
 8000b00:	e6da      	b.n	80008b8 <__aeabi_fadd+0xb8>
 8000b02:	1e03      	subs	r3, r0, #0
 8000b04:	d08d      	beq.n	8000a22 <__aeabi_fadd+0x222>
 8000b06:	08db      	lsrs	r3, r3, #3
 8000b08:	e76e      	b.n	80009e8 <__aeabi_fadd+0x1e8>
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	fbffffff 	.word	0xfbffffff
 8000b10:	7dffffff 	.word	0x7dffffff

08000b14 <__aeabi_fdiv>:
 8000b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b16:	464f      	mov	r7, r9
 8000b18:	4646      	mov	r6, r8
 8000b1a:	46d6      	mov	lr, sl
 8000b1c:	0244      	lsls	r4, r0, #9
 8000b1e:	b5c0      	push	{r6, r7, lr}
 8000b20:	0047      	lsls	r7, r0, #1
 8000b22:	1c0e      	adds	r6, r1, #0
 8000b24:	0a64      	lsrs	r4, r4, #9
 8000b26:	0e3f      	lsrs	r7, r7, #24
 8000b28:	0fc5      	lsrs	r5, r0, #31
 8000b2a:	2f00      	cmp	r7, #0
 8000b2c:	d03c      	beq.n	8000ba8 <__aeabi_fdiv+0x94>
 8000b2e:	2fff      	cmp	r7, #255	@ 0xff
 8000b30:	d042      	beq.n	8000bb8 <__aeabi_fdiv+0xa4>
 8000b32:	2300      	movs	r3, #0
 8000b34:	2280      	movs	r2, #128	@ 0x80
 8000b36:	4699      	mov	r9, r3
 8000b38:	469a      	mov	sl, r3
 8000b3a:	00e4      	lsls	r4, r4, #3
 8000b3c:	04d2      	lsls	r2, r2, #19
 8000b3e:	4314      	orrs	r4, r2
 8000b40:	3f7f      	subs	r7, #127	@ 0x7f
 8000b42:	0273      	lsls	r3, r6, #9
 8000b44:	0a5b      	lsrs	r3, r3, #9
 8000b46:	4698      	mov	r8, r3
 8000b48:	0073      	lsls	r3, r6, #1
 8000b4a:	0e1b      	lsrs	r3, r3, #24
 8000b4c:	0ff6      	lsrs	r6, r6, #31
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d01b      	beq.n	8000b8a <__aeabi_fdiv+0x76>
 8000b52:	2bff      	cmp	r3, #255	@ 0xff
 8000b54:	d013      	beq.n	8000b7e <__aeabi_fdiv+0x6a>
 8000b56:	4642      	mov	r2, r8
 8000b58:	2180      	movs	r1, #128	@ 0x80
 8000b5a:	00d2      	lsls	r2, r2, #3
 8000b5c:	04c9      	lsls	r1, r1, #19
 8000b5e:	4311      	orrs	r1, r2
 8000b60:	4688      	mov	r8, r1
 8000b62:	2000      	movs	r0, #0
 8000b64:	3b7f      	subs	r3, #127	@ 0x7f
 8000b66:	0029      	movs	r1, r5
 8000b68:	1aff      	subs	r7, r7, r3
 8000b6a:	464b      	mov	r3, r9
 8000b6c:	4071      	eors	r1, r6
 8000b6e:	b2c9      	uxtb	r1, r1
 8000b70:	2b0f      	cmp	r3, #15
 8000b72:	d900      	bls.n	8000b76 <__aeabi_fdiv+0x62>
 8000b74:	e0b5      	b.n	8000ce2 <__aeabi_fdiv+0x1ce>
 8000b76:	4a74      	ldr	r2, [pc, #464]	@ (8000d48 <__aeabi_fdiv+0x234>)
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	58d3      	ldr	r3, [r2, r3]
 8000b7c:	469f      	mov	pc, r3
 8000b7e:	4643      	mov	r3, r8
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d13f      	bne.n	8000c04 <__aeabi_fdiv+0xf0>
 8000b84:	3fff      	subs	r7, #255	@ 0xff
 8000b86:	3302      	adds	r3, #2
 8000b88:	e003      	b.n	8000b92 <__aeabi_fdiv+0x7e>
 8000b8a:	4643      	mov	r3, r8
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d12d      	bne.n	8000bec <__aeabi_fdiv+0xd8>
 8000b90:	2301      	movs	r3, #1
 8000b92:	0029      	movs	r1, r5
 8000b94:	464a      	mov	r2, r9
 8000b96:	4071      	eors	r1, r6
 8000b98:	b2c9      	uxtb	r1, r1
 8000b9a:	431a      	orrs	r2, r3
 8000b9c:	2a0e      	cmp	r2, #14
 8000b9e:	d838      	bhi.n	8000c12 <__aeabi_fdiv+0xfe>
 8000ba0:	486a      	ldr	r0, [pc, #424]	@ (8000d4c <__aeabi_fdiv+0x238>)
 8000ba2:	0092      	lsls	r2, r2, #2
 8000ba4:	5882      	ldr	r2, [r0, r2]
 8000ba6:	4697      	mov	pc, r2
 8000ba8:	2c00      	cmp	r4, #0
 8000baa:	d113      	bne.n	8000bd4 <__aeabi_fdiv+0xc0>
 8000bac:	2304      	movs	r3, #4
 8000bae:	4699      	mov	r9, r3
 8000bb0:	3b03      	subs	r3, #3
 8000bb2:	2700      	movs	r7, #0
 8000bb4:	469a      	mov	sl, r3
 8000bb6:	e7c4      	b.n	8000b42 <__aeabi_fdiv+0x2e>
 8000bb8:	2c00      	cmp	r4, #0
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_fdiv+0xb4>
 8000bbc:	2308      	movs	r3, #8
 8000bbe:	4699      	mov	r9, r3
 8000bc0:	3b06      	subs	r3, #6
 8000bc2:	27ff      	movs	r7, #255	@ 0xff
 8000bc4:	469a      	mov	sl, r3
 8000bc6:	e7bc      	b.n	8000b42 <__aeabi_fdiv+0x2e>
 8000bc8:	230c      	movs	r3, #12
 8000bca:	4699      	mov	r9, r3
 8000bcc:	3b09      	subs	r3, #9
 8000bce:	27ff      	movs	r7, #255	@ 0xff
 8000bd0:	469a      	mov	sl, r3
 8000bd2:	e7b6      	b.n	8000b42 <__aeabi_fdiv+0x2e>
 8000bd4:	0020      	movs	r0, r4
 8000bd6:	f002 fcb1 	bl	800353c <__clzsi2>
 8000bda:	2776      	movs	r7, #118	@ 0x76
 8000bdc:	1f43      	subs	r3, r0, #5
 8000bde:	409c      	lsls	r4, r3
 8000be0:	2300      	movs	r3, #0
 8000be2:	427f      	negs	r7, r7
 8000be4:	4699      	mov	r9, r3
 8000be6:	469a      	mov	sl, r3
 8000be8:	1a3f      	subs	r7, r7, r0
 8000bea:	e7aa      	b.n	8000b42 <__aeabi_fdiv+0x2e>
 8000bec:	4640      	mov	r0, r8
 8000bee:	f002 fca5 	bl	800353c <__clzsi2>
 8000bf2:	4642      	mov	r2, r8
 8000bf4:	1f43      	subs	r3, r0, #5
 8000bf6:	409a      	lsls	r2, r3
 8000bf8:	2376      	movs	r3, #118	@ 0x76
 8000bfa:	425b      	negs	r3, r3
 8000bfc:	1a1b      	subs	r3, r3, r0
 8000bfe:	4690      	mov	r8, r2
 8000c00:	2000      	movs	r0, #0
 8000c02:	e7b0      	b.n	8000b66 <__aeabi_fdiv+0x52>
 8000c04:	2303      	movs	r3, #3
 8000c06:	464a      	mov	r2, r9
 8000c08:	431a      	orrs	r2, r3
 8000c0a:	4691      	mov	r9, r2
 8000c0c:	2003      	movs	r0, #3
 8000c0e:	33fc      	adds	r3, #252	@ 0xfc
 8000c10:	e7a9      	b.n	8000b66 <__aeabi_fdiv+0x52>
 8000c12:	000d      	movs	r5, r1
 8000c14:	20ff      	movs	r0, #255	@ 0xff
 8000c16:	2200      	movs	r2, #0
 8000c18:	05c0      	lsls	r0, r0, #23
 8000c1a:	07ed      	lsls	r5, r5, #31
 8000c1c:	4310      	orrs	r0, r2
 8000c1e:	4328      	orrs	r0, r5
 8000c20:	bce0      	pop	{r5, r6, r7}
 8000c22:	46ba      	mov	sl, r7
 8000c24:	46b1      	mov	r9, r6
 8000c26:	46a8      	mov	r8, r5
 8000c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c2a:	000d      	movs	r5, r1
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	2200      	movs	r2, #0
 8000c30:	e7f2      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000c32:	4653      	mov	r3, sl
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	d0ed      	beq.n	8000c14 <__aeabi_fdiv+0x100>
 8000c38:	2b03      	cmp	r3, #3
 8000c3a:	d033      	beq.n	8000ca4 <__aeabi_fdiv+0x190>
 8000c3c:	46a0      	mov	r8, r4
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d105      	bne.n	8000c4e <__aeabi_fdiv+0x13a>
 8000c42:	2000      	movs	r0, #0
 8000c44:	2200      	movs	r2, #0
 8000c46:	e7e7      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000c48:	0035      	movs	r5, r6
 8000c4a:	2803      	cmp	r0, #3
 8000c4c:	d07a      	beq.n	8000d44 <__aeabi_fdiv+0x230>
 8000c4e:	003b      	movs	r3, r7
 8000c50:	337f      	adds	r3, #127	@ 0x7f
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	dd2d      	ble.n	8000cb2 <__aeabi_fdiv+0x19e>
 8000c56:	4642      	mov	r2, r8
 8000c58:	0752      	lsls	r2, r2, #29
 8000c5a:	d007      	beq.n	8000c6c <__aeabi_fdiv+0x158>
 8000c5c:	220f      	movs	r2, #15
 8000c5e:	4641      	mov	r1, r8
 8000c60:	400a      	ands	r2, r1
 8000c62:	2a04      	cmp	r2, #4
 8000c64:	d002      	beq.n	8000c6c <__aeabi_fdiv+0x158>
 8000c66:	2204      	movs	r2, #4
 8000c68:	4694      	mov	ip, r2
 8000c6a:	44e0      	add	r8, ip
 8000c6c:	4642      	mov	r2, r8
 8000c6e:	0112      	lsls	r2, r2, #4
 8000c70:	d505      	bpl.n	8000c7e <__aeabi_fdiv+0x16a>
 8000c72:	4642      	mov	r2, r8
 8000c74:	4b36      	ldr	r3, [pc, #216]	@ (8000d50 <__aeabi_fdiv+0x23c>)
 8000c76:	401a      	ands	r2, r3
 8000c78:	003b      	movs	r3, r7
 8000c7a:	4690      	mov	r8, r2
 8000c7c:	3380      	adds	r3, #128	@ 0x80
 8000c7e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c80:	dcc8      	bgt.n	8000c14 <__aeabi_fdiv+0x100>
 8000c82:	4642      	mov	r2, r8
 8000c84:	0192      	lsls	r2, r2, #6
 8000c86:	0a52      	lsrs	r2, r2, #9
 8000c88:	b2d8      	uxtb	r0, r3
 8000c8a:	e7c5      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000c8c:	2280      	movs	r2, #128	@ 0x80
 8000c8e:	2500      	movs	r5, #0
 8000c90:	20ff      	movs	r0, #255	@ 0xff
 8000c92:	03d2      	lsls	r2, r2, #15
 8000c94:	e7c0      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000c96:	2280      	movs	r2, #128	@ 0x80
 8000c98:	03d2      	lsls	r2, r2, #15
 8000c9a:	4214      	tst	r4, r2
 8000c9c:	d002      	beq.n	8000ca4 <__aeabi_fdiv+0x190>
 8000c9e:	4643      	mov	r3, r8
 8000ca0:	4213      	tst	r3, r2
 8000ca2:	d049      	beq.n	8000d38 <__aeabi_fdiv+0x224>
 8000ca4:	2280      	movs	r2, #128	@ 0x80
 8000ca6:	03d2      	lsls	r2, r2, #15
 8000ca8:	4322      	orrs	r2, r4
 8000caa:	0252      	lsls	r2, r2, #9
 8000cac:	20ff      	movs	r0, #255	@ 0xff
 8000cae:	0a52      	lsrs	r2, r2, #9
 8000cb0:	e7b2      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	2b1b      	cmp	r3, #27
 8000cb8:	dcc3      	bgt.n	8000c42 <__aeabi_fdiv+0x12e>
 8000cba:	4642      	mov	r2, r8
 8000cbc:	40da      	lsrs	r2, r3
 8000cbe:	4643      	mov	r3, r8
 8000cc0:	379e      	adds	r7, #158	@ 0x9e
 8000cc2:	40bb      	lsls	r3, r7
 8000cc4:	1e59      	subs	r1, r3, #1
 8000cc6:	418b      	sbcs	r3, r1
 8000cc8:	431a      	orrs	r2, r3
 8000cca:	0753      	lsls	r3, r2, #29
 8000ccc:	d004      	beq.n	8000cd8 <__aeabi_fdiv+0x1c4>
 8000cce:	230f      	movs	r3, #15
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	2b04      	cmp	r3, #4
 8000cd4:	d000      	beq.n	8000cd8 <__aeabi_fdiv+0x1c4>
 8000cd6:	3204      	adds	r2, #4
 8000cd8:	0153      	lsls	r3, r2, #5
 8000cda:	d529      	bpl.n	8000d30 <__aeabi_fdiv+0x21c>
 8000cdc:	2001      	movs	r0, #1
 8000cde:	2200      	movs	r2, #0
 8000ce0:	e79a      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000ce2:	4642      	mov	r2, r8
 8000ce4:	0163      	lsls	r3, r4, #5
 8000ce6:	0155      	lsls	r5, r2, #5
 8000ce8:	42ab      	cmp	r3, r5
 8000cea:	d215      	bcs.n	8000d18 <__aeabi_fdiv+0x204>
 8000cec:	201b      	movs	r0, #27
 8000cee:	2200      	movs	r2, #0
 8000cf0:	3f01      	subs	r7, #1
 8000cf2:	2601      	movs	r6, #1
 8000cf4:	001c      	movs	r4, r3
 8000cf6:	0052      	lsls	r2, r2, #1
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	2c00      	cmp	r4, #0
 8000cfc:	db01      	blt.n	8000d02 <__aeabi_fdiv+0x1ee>
 8000cfe:	429d      	cmp	r5, r3
 8000d00:	d801      	bhi.n	8000d06 <__aeabi_fdiv+0x1f2>
 8000d02:	1b5b      	subs	r3, r3, r5
 8000d04:	4332      	orrs	r2, r6
 8000d06:	3801      	subs	r0, #1
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	d1f3      	bne.n	8000cf4 <__aeabi_fdiv+0x1e0>
 8000d0c:	1e58      	subs	r0, r3, #1
 8000d0e:	4183      	sbcs	r3, r0
 8000d10:	4313      	orrs	r3, r2
 8000d12:	4698      	mov	r8, r3
 8000d14:	000d      	movs	r5, r1
 8000d16:	e79a      	b.n	8000c4e <__aeabi_fdiv+0x13a>
 8000d18:	201a      	movs	r0, #26
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	1b5b      	subs	r3, r3, r5
 8000d1e:	e7e8      	b.n	8000cf2 <__aeabi_fdiv+0x1de>
 8000d20:	3b02      	subs	r3, #2
 8000d22:	425a      	negs	r2, r3
 8000d24:	4153      	adcs	r3, r2
 8000d26:	425b      	negs	r3, r3
 8000d28:	0035      	movs	r5, r6
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	b2d8      	uxtb	r0, r3
 8000d2e:	e773      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000d30:	0192      	lsls	r2, r2, #6
 8000d32:	2000      	movs	r0, #0
 8000d34:	0a52      	lsrs	r2, r2, #9
 8000d36:	e76f      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000d38:	431a      	orrs	r2, r3
 8000d3a:	0252      	lsls	r2, r2, #9
 8000d3c:	0035      	movs	r5, r6
 8000d3e:	20ff      	movs	r0, #255	@ 0xff
 8000d40:	0a52      	lsrs	r2, r2, #9
 8000d42:	e769      	b.n	8000c18 <__aeabi_fdiv+0x104>
 8000d44:	4644      	mov	r4, r8
 8000d46:	e7ad      	b.n	8000ca4 <__aeabi_fdiv+0x190>
 8000d48:	080170d0 	.word	0x080170d0
 8000d4c:	08017110 	.word	0x08017110
 8000d50:	f7ffffff 	.word	0xf7ffffff

08000d54 <__eqsf2>:
 8000d54:	b570      	push	{r4, r5, r6, lr}
 8000d56:	0042      	lsls	r2, r0, #1
 8000d58:	024e      	lsls	r6, r1, #9
 8000d5a:	004c      	lsls	r4, r1, #1
 8000d5c:	0245      	lsls	r5, r0, #9
 8000d5e:	0a6d      	lsrs	r5, r5, #9
 8000d60:	0e12      	lsrs	r2, r2, #24
 8000d62:	0fc3      	lsrs	r3, r0, #31
 8000d64:	0a76      	lsrs	r6, r6, #9
 8000d66:	0e24      	lsrs	r4, r4, #24
 8000d68:	0fc9      	lsrs	r1, r1, #31
 8000d6a:	2aff      	cmp	r2, #255	@ 0xff
 8000d6c:	d010      	beq.n	8000d90 <__eqsf2+0x3c>
 8000d6e:	2cff      	cmp	r4, #255	@ 0xff
 8000d70:	d00c      	beq.n	8000d8c <__eqsf2+0x38>
 8000d72:	2001      	movs	r0, #1
 8000d74:	42a2      	cmp	r2, r4
 8000d76:	d10a      	bne.n	8000d8e <__eqsf2+0x3a>
 8000d78:	42b5      	cmp	r5, r6
 8000d7a:	d108      	bne.n	8000d8e <__eqsf2+0x3a>
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d00f      	beq.n	8000da0 <__eqsf2+0x4c>
 8000d80:	2a00      	cmp	r2, #0
 8000d82:	d104      	bne.n	8000d8e <__eqsf2+0x3a>
 8000d84:	0028      	movs	r0, r5
 8000d86:	1e43      	subs	r3, r0, #1
 8000d88:	4198      	sbcs	r0, r3
 8000d8a:	e000      	b.n	8000d8e <__eqsf2+0x3a>
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	bd70      	pop	{r4, r5, r6, pc}
 8000d90:	2001      	movs	r0, #1
 8000d92:	2cff      	cmp	r4, #255	@ 0xff
 8000d94:	d1fb      	bne.n	8000d8e <__eqsf2+0x3a>
 8000d96:	4335      	orrs	r5, r6
 8000d98:	d1f9      	bne.n	8000d8e <__eqsf2+0x3a>
 8000d9a:	404b      	eors	r3, r1
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	e7f6      	b.n	8000d8e <__eqsf2+0x3a>
 8000da0:	2000      	movs	r0, #0
 8000da2:	e7f4      	b.n	8000d8e <__eqsf2+0x3a>

08000da4 <__gesf2>:
 8000da4:	b530      	push	{r4, r5, lr}
 8000da6:	0042      	lsls	r2, r0, #1
 8000da8:	0244      	lsls	r4, r0, #9
 8000daa:	024d      	lsls	r5, r1, #9
 8000dac:	0fc3      	lsrs	r3, r0, #31
 8000dae:	0048      	lsls	r0, r1, #1
 8000db0:	0a64      	lsrs	r4, r4, #9
 8000db2:	0e12      	lsrs	r2, r2, #24
 8000db4:	0a6d      	lsrs	r5, r5, #9
 8000db6:	0e00      	lsrs	r0, r0, #24
 8000db8:	0fc9      	lsrs	r1, r1, #31
 8000dba:	2aff      	cmp	r2, #255	@ 0xff
 8000dbc:	d019      	beq.n	8000df2 <__gesf2+0x4e>
 8000dbe:	28ff      	cmp	r0, #255	@ 0xff
 8000dc0:	d00b      	beq.n	8000dda <__gesf2+0x36>
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	d11e      	bne.n	8000e04 <__gesf2+0x60>
 8000dc6:	2800      	cmp	r0, #0
 8000dc8:	d10b      	bne.n	8000de2 <__gesf2+0x3e>
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d027      	beq.n	8000e1e <__gesf2+0x7a>
 8000dce:	2c00      	cmp	r4, #0
 8000dd0:	d134      	bne.n	8000e3c <__gesf2+0x98>
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d02f      	beq.n	8000e36 <__gesf2+0x92>
 8000dd6:	0008      	movs	r0, r1
 8000dd8:	bd30      	pop	{r4, r5, pc}
 8000dda:	2d00      	cmp	r5, #0
 8000ddc:	d128      	bne.n	8000e30 <__gesf2+0x8c>
 8000dde:	2a00      	cmp	r2, #0
 8000de0:	d101      	bne.n	8000de6 <__gesf2+0x42>
 8000de2:	2c00      	cmp	r4, #0
 8000de4:	d0f5      	beq.n	8000dd2 <__gesf2+0x2e>
 8000de6:	428b      	cmp	r3, r1
 8000de8:	d107      	bne.n	8000dfa <__gesf2+0x56>
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d023      	beq.n	8000e36 <__gesf2+0x92>
 8000dee:	0018      	movs	r0, r3
 8000df0:	e7f2      	b.n	8000dd8 <__gesf2+0x34>
 8000df2:	2c00      	cmp	r4, #0
 8000df4:	d11c      	bne.n	8000e30 <__gesf2+0x8c>
 8000df6:	28ff      	cmp	r0, #255	@ 0xff
 8000df8:	d014      	beq.n	8000e24 <__gesf2+0x80>
 8000dfa:	1e58      	subs	r0, r3, #1
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	4018      	ands	r0, r3
 8000e00:	3801      	subs	r0, #1
 8000e02:	e7e9      	b.n	8000dd8 <__gesf2+0x34>
 8000e04:	2800      	cmp	r0, #0
 8000e06:	d0f8      	beq.n	8000dfa <__gesf2+0x56>
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d1f6      	bne.n	8000dfa <__gesf2+0x56>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	dcf4      	bgt.n	8000dfa <__gesf2+0x56>
 8000e10:	dbeb      	blt.n	8000dea <__gesf2+0x46>
 8000e12:	42ac      	cmp	r4, r5
 8000e14:	d8f1      	bhi.n	8000dfa <__gesf2+0x56>
 8000e16:	2000      	movs	r0, #0
 8000e18:	42ac      	cmp	r4, r5
 8000e1a:	d2dd      	bcs.n	8000dd8 <__gesf2+0x34>
 8000e1c:	e7e5      	b.n	8000dea <__gesf2+0x46>
 8000e1e:	2c00      	cmp	r4, #0
 8000e20:	d0da      	beq.n	8000dd8 <__gesf2+0x34>
 8000e22:	e7ea      	b.n	8000dfa <__gesf2+0x56>
 8000e24:	2d00      	cmp	r5, #0
 8000e26:	d103      	bne.n	8000e30 <__gesf2+0x8c>
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d1e6      	bne.n	8000dfa <__gesf2+0x56>
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	e7d3      	b.n	8000dd8 <__gesf2+0x34>
 8000e30:	2002      	movs	r0, #2
 8000e32:	4240      	negs	r0, r0
 8000e34:	e7d0      	b.n	8000dd8 <__gesf2+0x34>
 8000e36:	2001      	movs	r0, #1
 8000e38:	4240      	negs	r0, r0
 8000e3a:	e7cd      	b.n	8000dd8 <__gesf2+0x34>
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d0e8      	beq.n	8000e12 <__gesf2+0x6e>
 8000e40:	e7db      	b.n	8000dfa <__gesf2+0x56>
 8000e42:	46c0      	nop			@ (mov r8, r8)

08000e44 <__lesf2>:
 8000e44:	b530      	push	{r4, r5, lr}
 8000e46:	0042      	lsls	r2, r0, #1
 8000e48:	0244      	lsls	r4, r0, #9
 8000e4a:	024d      	lsls	r5, r1, #9
 8000e4c:	0fc3      	lsrs	r3, r0, #31
 8000e4e:	0048      	lsls	r0, r1, #1
 8000e50:	0a64      	lsrs	r4, r4, #9
 8000e52:	0e12      	lsrs	r2, r2, #24
 8000e54:	0a6d      	lsrs	r5, r5, #9
 8000e56:	0e00      	lsrs	r0, r0, #24
 8000e58:	0fc9      	lsrs	r1, r1, #31
 8000e5a:	2aff      	cmp	r2, #255	@ 0xff
 8000e5c:	d01a      	beq.n	8000e94 <__lesf2+0x50>
 8000e5e:	28ff      	cmp	r0, #255	@ 0xff
 8000e60:	d00e      	beq.n	8000e80 <__lesf2+0x3c>
 8000e62:	2a00      	cmp	r2, #0
 8000e64:	d11e      	bne.n	8000ea4 <__lesf2+0x60>
 8000e66:	2800      	cmp	r0, #0
 8000e68:	d10e      	bne.n	8000e88 <__lesf2+0x44>
 8000e6a:	2d00      	cmp	r5, #0
 8000e6c:	d02a      	beq.n	8000ec4 <__lesf2+0x80>
 8000e6e:	2c00      	cmp	r4, #0
 8000e70:	d00c      	beq.n	8000e8c <__lesf2+0x48>
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d01d      	beq.n	8000eb2 <__lesf2+0x6e>
 8000e76:	1e58      	subs	r0, r3, #1
 8000e78:	2302      	movs	r3, #2
 8000e7a:	4018      	ands	r0, r3
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e010      	b.n	8000ea2 <__lesf2+0x5e>
 8000e80:	2d00      	cmp	r5, #0
 8000e82:	d10d      	bne.n	8000ea0 <__lesf2+0x5c>
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	d120      	bne.n	8000eca <__lesf2+0x86>
 8000e88:	2c00      	cmp	r4, #0
 8000e8a:	d11e      	bne.n	8000eca <__lesf2+0x86>
 8000e8c:	2900      	cmp	r1, #0
 8000e8e:	d023      	beq.n	8000ed8 <__lesf2+0x94>
 8000e90:	0008      	movs	r0, r1
 8000e92:	e006      	b.n	8000ea2 <__lesf2+0x5e>
 8000e94:	2c00      	cmp	r4, #0
 8000e96:	d103      	bne.n	8000ea0 <__lesf2+0x5c>
 8000e98:	28ff      	cmp	r0, #255	@ 0xff
 8000e9a:	d1ec      	bne.n	8000e76 <__lesf2+0x32>
 8000e9c:	2d00      	cmp	r5, #0
 8000e9e:	d017      	beq.n	8000ed0 <__lesf2+0x8c>
 8000ea0:	2002      	movs	r0, #2
 8000ea2:	bd30      	pop	{r4, r5, pc}
 8000ea4:	2800      	cmp	r0, #0
 8000ea6:	d0e6      	beq.n	8000e76 <__lesf2+0x32>
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d1e4      	bne.n	8000e76 <__lesf2+0x32>
 8000eac:	4282      	cmp	r2, r0
 8000eae:	dce2      	bgt.n	8000e76 <__lesf2+0x32>
 8000eb0:	db04      	blt.n	8000ebc <__lesf2+0x78>
 8000eb2:	42ac      	cmp	r4, r5
 8000eb4:	d8df      	bhi.n	8000e76 <__lesf2+0x32>
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	42ac      	cmp	r4, r5
 8000eba:	d2f2      	bcs.n	8000ea2 <__lesf2+0x5e>
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d00b      	beq.n	8000ed8 <__lesf2+0x94>
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	e7ee      	b.n	8000ea2 <__lesf2+0x5e>
 8000ec4:	2c00      	cmp	r4, #0
 8000ec6:	d0ec      	beq.n	8000ea2 <__lesf2+0x5e>
 8000ec8:	e7d5      	b.n	8000e76 <__lesf2+0x32>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d1d3      	bne.n	8000e76 <__lesf2+0x32>
 8000ece:	e7f5      	b.n	8000ebc <__lesf2+0x78>
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d0e5      	beq.n	8000ea2 <__lesf2+0x5e>
 8000ed6:	e7ce      	b.n	8000e76 <__lesf2+0x32>
 8000ed8:	2001      	movs	r0, #1
 8000eda:	4240      	negs	r0, r0
 8000edc:	e7e1      	b.n	8000ea2 <__lesf2+0x5e>
 8000ede:	46c0      	nop			@ (mov r8, r8)

08000ee0 <__aeabi_fmul>:
 8000ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ee2:	464f      	mov	r7, r9
 8000ee4:	4646      	mov	r6, r8
 8000ee6:	46d6      	mov	lr, sl
 8000ee8:	0243      	lsls	r3, r0, #9
 8000eea:	0a5b      	lsrs	r3, r3, #9
 8000eec:	0045      	lsls	r5, r0, #1
 8000eee:	b5c0      	push	{r6, r7, lr}
 8000ef0:	4699      	mov	r9, r3
 8000ef2:	1c0f      	adds	r7, r1, #0
 8000ef4:	0e2d      	lsrs	r5, r5, #24
 8000ef6:	0fc6      	lsrs	r6, r0, #31
 8000ef8:	2d00      	cmp	r5, #0
 8000efa:	d100      	bne.n	8000efe <__aeabi_fmul+0x1e>
 8000efc:	e088      	b.n	8001010 <__aeabi_fmul+0x130>
 8000efe:	2dff      	cmp	r5, #255	@ 0xff
 8000f00:	d100      	bne.n	8000f04 <__aeabi_fmul+0x24>
 8000f02:	e08d      	b.n	8001020 <__aeabi_fmul+0x140>
 8000f04:	2280      	movs	r2, #128	@ 0x80
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	04d2      	lsls	r2, r2, #19
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	4691      	mov	r9, r2
 8000f10:	4698      	mov	r8, r3
 8000f12:	469a      	mov	sl, r3
 8000f14:	3d7f      	subs	r5, #127	@ 0x7f
 8000f16:	027c      	lsls	r4, r7, #9
 8000f18:	007b      	lsls	r3, r7, #1
 8000f1a:	0a64      	lsrs	r4, r4, #9
 8000f1c:	0e1b      	lsrs	r3, r3, #24
 8000f1e:	0fff      	lsrs	r7, r7, #31
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d068      	beq.n	8000ff6 <__aeabi_fmul+0x116>
 8000f24:	2bff      	cmp	r3, #255	@ 0xff
 8000f26:	d021      	beq.n	8000f6c <__aeabi_fmul+0x8c>
 8000f28:	2280      	movs	r2, #128	@ 0x80
 8000f2a:	00e4      	lsls	r4, r4, #3
 8000f2c:	04d2      	lsls	r2, r2, #19
 8000f2e:	4314      	orrs	r4, r2
 8000f30:	4642      	mov	r2, r8
 8000f32:	3b7f      	subs	r3, #127	@ 0x7f
 8000f34:	195b      	adds	r3, r3, r5
 8000f36:	2100      	movs	r1, #0
 8000f38:	1c5d      	adds	r5, r3, #1
 8000f3a:	2a0a      	cmp	r2, #10
 8000f3c:	dc2e      	bgt.n	8000f9c <__aeabi_fmul+0xbc>
 8000f3e:	407e      	eors	r6, r7
 8000f40:	4642      	mov	r2, r8
 8000f42:	2a02      	cmp	r2, #2
 8000f44:	dc23      	bgt.n	8000f8e <__aeabi_fmul+0xae>
 8000f46:	3a01      	subs	r2, #1
 8000f48:	2a01      	cmp	r2, #1
 8000f4a:	d900      	bls.n	8000f4e <__aeabi_fmul+0x6e>
 8000f4c:	e0bd      	b.n	80010ca <__aeabi_fmul+0x1ea>
 8000f4e:	2902      	cmp	r1, #2
 8000f50:	d06e      	beq.n	8001030 <__aeabi_fmul+0x150>
 8000f52:	2901      	cmp	r1, #1
 8000f54:	d12c      	bne.n	8000fb0 <__aeabi_fmul+0xd0>
 8000f56:	2000      	movs	r0, #0
 8000f58:	2200      	movs	r2, #0
 8000f5a:	05c0      	lsls	r0, r0, #23
 8000f5c:	07f6      	lsls	r6, r6, #31
 8000f5e:	4310      	orrs	r0, r2
 8000f60:	4330      	orrs	r0, r6
 8000f62:	bce0      	pop	{r5, r6, r7}
 8000f64:	46ba      	mov	sl, r7
 8000f66:	46b1      	mov	r9, r6
 8000f68:	46a8      	mov	r8, r5
 8000f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f6c:	002b      	movs	r3, r5
 8000f6e:	33ff      	adds	r3, #255	@ 0xff
 8000f70:	2c00      	cmp	r4, #0
 8000f72:	d065      	beq.n	8001040 <__aeabi_fmul+0x160>
 8000f74:	2203      	movs	r2, #3
 8000f76:	4641      	mov	r1, r8
 8000f78:	4311      	orrs	r1, r2
 8000f7a:	0032      	movs	r2, r6
 8000f7c:	3501      	adds	r5, #1
 8000f7e:	4688      	mov	r8, r1
 8000f80:	407a      	eors	r2, r7
 8000f82:	35ff      	adds	r5, #255	@ 0xff
 8000f84:	290a      	cmp	r1, #10
 8000f86:	dd00      	ble.n	8000f8a <__aeabi_fmul+0xaa>
 8000f88:	e0d8      	b.n	800113c <__aeabi_fmul+0x25c>
 8000f8a:	0016      	movs	r6, r2
 8000f8c:	2103      	movs	r1, #3
 8000f8e:	4640      	mov	r0, r8
 8000f90:	2201      	movs	r2, #1
 8000f92:	4082      	lsls	r2, r0
 8000f94:	20a6      	movs	r0, #166	@ 0xa6
 8000f96:	00c0      	lsls	r0, r0, #3
 8000f98:	4202      	tst	r2, r0
 8000f9a:	d020      	beq.n	8000fde <__aeabi_fmul+0xfe>
 8000f9c:	4653      	mov	r3, sl
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d046      	beq.n	8001030 <__aeabi_fmul+0x150>
 8000fa2:	2b03      	cmp	r3, #3
 8000fa4:	d100      	bne.n	8000fa8 <__aeabi_fmul+0xc8>
 8000fa6:	e0bb      	b.n	8001120 <__aeabi_fmul+0x240>
 8000fa8:	4651      	mov	r1, sl
 8000faa:	464c      	mov	r4, r9
 8000fac:	2901      	cmp	r1, #1
 8000fae:	d0d2      	beq.n	8000f56 <__aeabi_fmul+0x76>
 8000fb0:	002b      	movs	r3, r5
 8000fb2:	337f      	adds	r3, #127	@ 0x7f
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	dd70      	ble.n	800109a <__aeabi_fmul+0x1ba>
 8000fb8:	0762      	lsls	r2, r4, #29
 8000fba:	d004      	beq.n	8000fc6 <__aeabi_fmul+0xe6>
 8000fbc:	220f      	movs	r2, #15
 8000fbe:	4022      	ands	r2, r4
 8000fc0:	2a04      	cmp	r2, #4
 8000fc2:	d000      	beq.n	8000fc6 <__aeabi_fmul+0xe6>
 8000fc4:	3404      	adds	r4, #4
 8000fc6:	0122      	lsls	r2, r4, #4
 8000fc8:	d503      	bpl.n	8000fd2 <__aeabi_fmul+0xf2>
 8000fca:	4b63      	ldr	r3, [pc, #396]	@ (8001158 <__aeabi_fmul+0x278>)
 8000fcc:	401c      	ands	r4, r3
 8000fce:	002b      	movs	r3, r5
 8000fd0:	3380      	adds	r3, #128	@ 0x80
 8000fd2:	2bfe      	cmp	r3, #254	@ 0xfe
 8000fd4:	dc2c      	bgt.n	8001030 <__aeabi_fmul+0x150>
 8000fd6:	01a2      	lsls	r2, r4, #6
 8000fd8:	0a52      	lsrs	r2, r2, #9
 8000fda:	b2d8      	uxtb	r0, r3
 8000fdc:	e7bd      	b.n	8000f5a <__aeabi_fmul+0x7a>
 8000fde:	2090      	movs	r0, #144	@ 0x90
 8000fe0:	0080      	lsls	r0, r0, #2
 8000fe2:	4202      	tst	r2, r0
 8000fe4:	d127      	bne.n	8001036 <__aeabi_fmul+0x156>
 8000fe6:	38b9      	subs	r0, #185	@ 0xb9
 8000fe8:	38ff      	subs	r0, #255	@ 0xff
 8000fea:	4210      	tst	r0, r2
 8000fec:	d06d      	beq.n	80010ca <__aeabi_fmul+0x1ea>
 8000fee:	003e      	movs	r6, r7
 8000ff0:	46a1      	mov	r9, r4
 8000ff2:	468a      	mov	sl, r1
 8000ff4:	e7d2      	b.n	8000f9c <__aeabi_fmul+0xbc>
 8000ff6:	2c00      	cmp	r4, #0
 8000ff8:	d141      	bne.n	800107e <__aeabi_fmul+0x19e>
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	4642      	mov	r2, r8
 8000ffe:	431a      	orrs	r2, r3
 8001000:	4690      	mov	r8, r2
 8001002:	002b      	movs	r3, r5
 8001004:	4642      	mov	r2, r8
 8001006:	2101      	movs	r1, #1
 8001008:	1c5d      	adds	r5, r3, #1
 800100a:	2a0a      	cmp	r2, #10
 800100c:	dd97      	ble.n	8000f3e <__aeabi_fmul+0x5e>
 800100e:	e7c5      	b.n	8000f9c <__aeabi_fmul+0xbc>
 8001010:	2b00      	cmp	r3, #0
 8001012:	d126      	bne.n	8001062 <__aeabi_fmul+0x182>
 8001014:	2304      	movs	r3, #4
 8001016:	4698      	mov	r8, r3
 8001018:	3b03      	subs	r3, #3
 800101a:	2500      	movs	r5, #0
 800101c:	469a      	mov	sl, r3
 800101e:	e77a      	b.n	8000f16 <__aeabi_fmul+0x36>
 8001020:	2b00      	cmp	r3, #0
 8001022:	d118      	bne.n	8001056 <__aeabi_fmul+0x176>
 8001024:	2308      	movs	r3, #8
 8001026:	4698      	mov	r8, r3
 8001028:	3b06      	subs	r3, #6
 800102a:	25ff      	movs	r5, #255	@ 0xff
 800102c:	469a      	mov	sl, r3
 800102e:	e772      	b.n	8000f16 <__aeabi_fmul+0x36>
 8001030:	20ff      	movs	r0, #255	@ 0xff
 8001032:	2200      	movs	r2, #0
 8001034:	e791      	b.n	8000f5a <__aeabi_fmul+0x7a>
 8001036:	2280      	movs	r2, #128	@ 0x80
 8001038:	2600      	movs	r6, #0
 800103a:	20ff      	movs	r0, #255	@ 0xff
 800103c:	03d2      	lsls	r2, r2, #15
 800103e:	e78c      	b.n	8000f5a <__aeabi_fmul+0x7a>
 8001040:	4641      	mov	r1, r8
 8001042:	2202      	movs	r2, #2
 8001044:	3501      	adds	r5, #1
 8001046:	4311      	orrs	r1, r2
 8001048:	4688      	mov	r8, r1
 800104a:	35ff      	adds	r5, #255	@ 0xff
 800104c:	290a      	cmp	r1, #10
 800104e:	dca5      	bgt.n	8000f9c <__aeabi_fmul+0xbc>
 8001050:	2102      	movs	r1, #2
 8001052:	407e      	eors	r6, r7
 8001054:	e774      	b.n	8000f40 <__aeabi_fmul+0x60>
 8001056:	230c      	movs	r3, #12
 8001058:	4698      	mov	r8, r3
 800105a:	3b09      	subs	r3, #9
 800105c:	25ff      	movs	r5, #255	@ 0xff
 800105e:	469a      	mov	sl, r3
 8001060:	e759      	b.n	8000f16 <__aeabi_fmul+0x36>
 8001062:	0018      	movs	r0, r3
 8001064:	f002 fa6a 	bl	800353c <__clzsi2>
 8001068:	464a      	mov	r2, r9
 800106a:	1f43      	subs	r3, r0, #5
 800106c:	2576      	movs	r5, #118	@ 0x76
 800106e:	409a      	lsls	r2, r3
 8001070:	2300      	movs	r3, #0
 8001072:	426d      	negs	r5, r5
 8001074:	4691      	mov	r9, r2
 8001076:	4698      	mov	r8, r3
 8001078:	469a      	mov	sl, r3
 800107a:	1a2d      	subs	r5, r5, r0
 800107c:	e74b      	b.n	8000f16 <__aeabi_fmul+0x36>
 800107e:	0020      	movs	r0, r4
 8001080:	f002 fa5c 	bl	800353c <__clzsi2>
 8001084:	4642      	mov	r2, r8
 8001086:	1f43      	subs	r3, r0, #5
 8001088:	409c      	lsls	r4, r3
 800108a:	1a2b      	subs	r3, r5, r0
 800108c:	3b76      	subs	r3, #118	@ 0x76
 800108e:	2100      	movs	r1, #0
 8001090:	1c5d      	adds	r5, r3, #1
 8001092:	2a0a      	cmp	r2, #10
 8001094:	dc00      	bgt.n	8001098 <__aeabi_fmul+0x1b8>
 8001096:	e752      	b.n	8000f3e <__aeabi_fmul+0x5e>
 8001098:	e780      	b.n	8000f9c <__aeabi_fmul+0xbc>
 800109a:	2201      	movs	r2, #1
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b1b      	cmp	r3, #27
 80010a0:	dd00      	ble.n	80010a4 <__aeabi_fmul+0x1c4>
 80010a2:	e758      	b.n	8000f56 <__aeabi_fmul+0x76>
 80010a4:	359e      	adds	r5, #158	@ 0x9e
 80010a6:	0022      	movs	r2, r4
 80010a8:	40ac      	lsls	r4, r5
 80010aa:	40da      	lsrs	r2, r3
 80010ac:	1e63      	subs	r3, r4, #1
 80010ae:	419c      	sbcs	r4, r3
 80010b0:	4322      	orrs	r2, r4
 80010b2:	0753      	lsls	r3, r2, #29
 80010b4:	d004      	beq.n	80010c0 <__aeabi_fmul+0x1e0>
 80010b6:	230f      	movs	r3, #15
 80010b8:	4013      	ands	r3, r2
 80010ba:	2b04      	cmp	r3, #4
 80010bc:	d000      	beq.n	80010c0 <__aeabi_fmul+0x1e0>
 80010be:	3204      	adds	r2, #4
 80010c0:	0153      	lsls	r3, r2, #5
 80010c2:	d537      	bpl.n	8001134 <__aeabi_fmul+0x254>
 80010c4:	2001      	movs	r0, #1
 80010c6:	2200      	movs	r2, #0
 80010c8:	e747      	b.n	8000f5a <__aeabi_fmul+0x7a>
 80010ca:	0c21      	lsrs	r1, r4, #16
 80010cc:	464a      	mov	r2, r9
 80010ce:	0424      	lsls	r4, r4, #16
 80010d0:	0c24      	lsrs	r4, r4, #16
 80010d2:	0027      	movs	r7, r4
 80010d4:	0c10      	lsrs	r0, r2, #16
 80010d6:	0412      	lsls	r2, r2, #16
 80010d8:	0c12      	lsrs	r2, r2, #16
 80010da:	4344      	muls	r4, r0
 80010dc:	4357      	muls	r7, r2
 80010de:	4348      	muls	r0, r1
 80010e0:	4351      	muls	r1, r2
 80010e2:	0c3a      	lsrs	r2, r7, #16
 80010e4:	1909      	adds	r1, r1, r4
 80010e6:	1852      	adds	r2, r2, r1
 80010e8:	4294      	cmp	r4, r2
 80010ea:	d903      	bls.n	80010f4 <__aeabi_fmul+0x214>
 80010ec:	2180      	movs	r1, #128	@ 0x80
 80010ee:	0249      	lsls	r1, r1, #9
 80010f0:	468c      	mov	ip, r1
 80010f2:	4460      	add	r0, ip
 80010f4:	043f      	lsls	r7, r7, #16
 80010f6:	0411      	lsls	r1, r2, #16
 80010f8:	0c3f      	lsrs	r7, r7, #16
 80010fa:	19c9      	adds	r1, r1, r7
 80010fc:	018c      	lsls	r4, r1, #6
 80010fe:	1e67      	subs	r7, r4, #1
 8001100:	41bc      	sbcs	r4, r7
 8001102:	0c12      	lsrs	r2, r2, #16
 8001104:	0e89      	lsrs	r1, r1, #26
 8001106:	1812      	adds	r2, r2, r0
 8001108:	430c      	orrs	r4, r1
 800110a:	0192      	lsls	r2, r2, #6
 800110c:	4314      	orrs	r4, r2
 800110e:	0112      	lsls	r2, r2, #4
 8001110:	d50e      	bpl.n	8001130 <__aeabi_fmul+0x250>
 8001112:	2301      	movs	r3, #1
 8001114:	0862      	lsrs	r2, r4, #1
 8001116:	401c      	ands	r4, r3
 8001118:	4314      	orrs	r4, r2
 800111a:	e749      	b.n	8000fb0 <__aeabi_fmul+0xd0>
 800111c:	003e      	movs	r6, r7
 800111e:	46a1      	mov	r9, r4
 8001120:	2280      	movs	r2, #128	@ 0x80
 8001122:	464b      	mov	r3, r9
 8001124:	03d2      	lsls	r2, r2, #15
 8001126:	431a      	orrs	r2, r3
 8001128:	0252      	lsls	r2, r2, #9
 800112a:	20ff      	movs	r0, #255	@ 0xff
 800112c:	0a52      	lsrs	r2, r2, #9
 800112e:	e714      	b.n	8000f5a <__aeabi_fmul+0x7a>
 8001130:	001d      	movs	r5, r3
 8001132:	e73d      	b.n	8000fb0 <__aeabi_fmul+0xd0>
 8001134:	0192      	lsls	r2, r2, #6
 8001136:	2000      	movs	r0, #0
 8001138:	0a52      	lsrs	r2, r2, #9
 800113a:	e70e      	b.n	8000f5a <__aeabi_fmul+0x7a>
 800113c:	290f      	cmp	r1, #15
 800113e:	d1ed      	bne.n	800111c <__aeabi_fmul+0x23c>
 8001140:	2280      	movs	r2, #128	@ 0x80
 8001142:	464b      	mov	r3, r9
 8001144:	03d2      	lsls	r2, r2, #15
 8001146:	4213      	tst	r3, r2
 8001148:	d0ea      	beq.n	8001120 <__aeabi_fmul+0x240>
 800114a:	4214      	tst	r4, r2
 800114c:	d1e8      	bne.n	8001120 <__aeabi_fmul+0x240>
 800114e:	003e      	movs	r6, r7
 8001150:	20ff      	movs	r0, #255	@ 0xff
 8001152:	4322      	orrs	r2, r4
 8001154:	e701      	b.n	8000f5a <__aeabi_fmul+0x7a>
 8001156:	46c0      	nop			@ (mov r8, r8)
 8001158:	f7ffffff 	.word	0xf7ffffff

0800115c <__aeabi_fsub>:
 800115c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800115e:	4647      	mov	r7, r8
 8001160:	46ce      	mov	lr, r9
 8001162:	024e      	lsls	r6, r1, #9
 8001164:	0243      	lsls	r3, r0, #9
 8001166:	0045      	lsls	r5, r0, #1
 8001168:	0a72      	lsrs	r2, r6, #9
 800116a:	0fc4      	lsrs	r4, r0, #31
 800116c:	0048      	lsls	r0, r1, #1
 800116e:	b580      	push	{r7, lr}
 8001170:	4694      	mov	ip, r2
 8001172:	0a5f      	lsrs	r7, r3, #9
 8001174:	0e2d      	lsrs	r5, r5, #24
 8001176:	099b      	lsrs	r3, r3, #6
 8001178:	0e00      	lsrs	r0, r0, #24
 800117a:	0fc9      	lsrs	r1, r1, #31
 800117c:	09b6      	lsrs	r6, r6, #6
 800117e:	28ff      	cmp	r0, #255	@ 0xff
 8001180:	d024      	beq.n	80011cc <__aeabi_fsub+0x70>
 8001182:	2201      	movs	r2, #1
 8001184:	4051      	eors	r1, r2
 8001186:	1a2a      	subs	r2, r5, r0
 8001188:	428c      	cmp	r4, r1
 800118a:	d00f      	beq.n	80011ac <__aeabi_fsub+0x50>
 800118c:	2a00      	cmp	r2, #0
 800118e:	dc00      	bgt.n	8001192 <__aeabi_fsub+0x36>
 8001190:	e16a      	b.n	8001468 <__aeabi_fsub+0x30c>
 8001192:	2800      	cmp	r0, #0
 8001194:	d135      	bne.n	8001202 <__aeabi_fsub+0xa6>
 8001196:	2e00      	cmp	r6, #0
 8001198:	d100      	bne.n	800119c <__aeabi_fsub+0x40>
 800119a:	e0a2      	b.n	80012e2 <__aeabi_fsub+0x186>
 800119c:	1e51      	subs	r1, r2, #1
 800119e:	2a01      	cmp	r2, #1
 80011a0:	d100      	bne.n	80011a4 <__aeabi_fsub+0x48>
 80011a2:	e124      	b.n	80013ee <__aeabi_fsub+0x292>
 80011a4:	2aff      	cmp	r2, #255	@ 0xff
 80011a6:	d021      	beq.n	80011ec <__aeabi_fsub+0x90>
 80011a8:	000a      	movs	r2, r1
 80011aa:	e02f      	b.n	800120c <__aeabi_fsub+0xb0>
 80011ac:	2a00      	cmp	r2, #0
 80011ae:	dc00      	bgt.n	80011b2 <__aeabi_fsub+0x56>
 80011b0:	e167      	b.n	8001482 <__aeabi_fsub+0x326>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d05e      	beq.n	8001274 <__aeabi_fsub+0x118>
 80011b6:	2dff      	cmp	r5, #255	@ 0xff
 80011b8:	d018      	beq.n	80011ec <__aeabi_fsub+0x90>
 80011ba:	2180      	movs	r1, #128	@ 0x80
 80011bc:	04c9      	lsls	r1, r1, #19
 80011be:	430e      	orrs	r6, r1
 80011c0:	2a1b      	cmp	r2, #27
 80011c2:	dc00      	bgt.n	80011c6 <__aeabi_fsub+0x6a>
 80011c4:	e076      	b.n	80012b4 <__aeabi_fsub+0x158>
 80011c6:	002a      	movs	r2, r5
 80011c8:	3301      	adds	r3, #1
 80011ca:	e032      	b.n	8001232 <__aeabi_fsub+0xd6>
 80011cc:	002a      	movs	r2, r5
 80011ce:	3aff      	subs	r2, #255	@ 0xff
 80011d0:	4691      	mov	r9, r2
 80011d2:	2e00      	cmp	r6, #0
 80011d4:	d042      	beq.n	800125c <__aeabi_fsub+0x100>
 80011d6:	428c      	cmp	r4, r1
 80011d8:	d055      	beq.n	8001286 <__aeabi_fsub+0x12a>
 80011da:	464a      	mov	r2, r9
 80011dc:	2a00      	cmp	r2, #0
 80011de:	d100      	bne.n	80011e2 <__aeabi_fsub+0x86>
 80011e0:	e09c      	b.n	800131c <__aeabi_fsub+0x1c0>
 80011e2:	2d00      	cmp	r5, #0
 80011e4:	d100      	bne.n	80011e8 <__aeabi_fsub+0x8c>
 80011e6:	e077      	b.n	80012d8 <__aeabi_fsub+0x17c>
 80011e8:	000c      	movs	r4, r1
 80011ea:	0033      	movs	r3, r6
 80011ec:	08db      	lsrs	r3, r3, #3
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d100      	bne.n	80011f4 <__aeabi_fsub+0x98>
 80011f2:	e06e      	b.n	80012d2 <__aeabi_fsub+0x176>
 80011f4:	2280      	movs	r2, #128	@ 0x80
 80011f6:	03d2      	lsls	r2, r2, #15
 80011f8:	4313      	orrs	r3, r2
 80011fa:	025b      	lsls	r3, r3, #9
 80011fc:	20ff      	movs	r0, #255	@ 0xff
 80011fe:	0a5b      	lsrs	r3, r3, #9
 8001200:	e024      	b.n	800124c <__aeabi_fsub+0xf0>
 8001202:	2dff      	cmp	r5, #255	@ 0xff
 8001204:	d0f2      	beq.n	80011ec <__aeabi_fsub+0x90>
 8001206:	2180      	movs	r1, #128	@ 0x80
 8001208:	04c9      	lsls	r1, r1, #19
 800120a:	430e      	orrs	r6, r1
 800120c:	2101      	movs	r1, #1
 800120e:	2a1b      	cmp	r2, #27
 8001210:	dc08      	bgt.n	8001224 <__aeabi_fsub+0xc8>
 8001212:	0031      	movs	r1, r6
 8001214:	2020      	movs	r0, #32
 8001216:	40d1      	lsrs	r1, r2
 8001218:	1a82      	subs	r2, r0, r2
 800121a:	4096      	lsls	r6, r2
 800121c:	0032      	movs	r2, r6
 800121e:	1e50      	subs	r0, r2, #1
 8001220:	4182      	sbcs	r2, r0
 8001222:	4311      	orrs	r1, r2
 8001224:	1a5b      	subs	r3, r3, r1
 8001226:	015a      	lsls	r2, r3, #5
 8001228:	d460      	bmi.n	80012ec <__aeabi_fsub+0x190>
 800122a:	2107      	movs	r1, #7
 800122c:	002a      	movs	r2, r5
 800122e:	4019      	ands	r1, r3
 8001230:	d057      	beq.n	80012e2 <__aeabi_fsub+0x186>
 8001232:	210f      	movs	r1, #15
 8001234:	4019      	ands	r1, r3
 8001236:	2904      	cmp	r1, #4
 8001238:	d000      	beq.n	800123c <__aeabi_fsub+0xe0>
 800123a:	3304      	adds	r3, #4
 800123c:	0159      	lsls	r1, r3, #5
 800123e:	d550      	bpl.n	80012e2 <__aeabi_fsub+0x186>
 8001240:	1c50      	adds	r0, r2, #1
 8001242:	2afe      	cmp	r2, #254	@ 0xfe
 8001244:	d045      	beq.n	80012d2 <__aeabi_fsub+0x176>
 8001246:	019b      	lsls	r3, r3, #6
 8001248:	b2c0      	uxtb	r0, r0
 800124a:	0a5b      	lsrs	r3, r3, #9
 800124c:	05c0      	lsls	r0, r0, #23
 800124e:	4318      	orrs	r0, r3
 8001250:	07e4      	lsls	r4, r4, #31
 8001252:	4320      	orrs	r0, r4
 8001254:	bcc0      	pop	{r6, r7}
 8001256:	46b9      	mov	r9, r7
 8001258:	46b0      	mov	r8, r6
 800125a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800125c:	2201      	movs	r2, #1
 800125e:	4051      	eors	r1, r2
 8001260:	428c      	cmp	r4, r1
 8001262:	d1ba      	bne.n	80011da <__aeabi_fsub+0x7e>
 8001264:	464a      	mov	r2, r9
 8001266:	2a00      	cmp	r2, #0
 8001268:	d010      	beq.n	800128c <__aeabi_fsub+0x130>
 800126a:	2d00      	cmp	r5, #0
 800126c:	d100      	bne.n	8001270 <__aeabi_fsub+0x114>
 800126e:	e098      	b.n	80013a2 <__aeabi_fsub+0x246>
 8001270:	2300      	movs	r3, #0
 8001272:	e7bb      	b.n	80011ec <__aeabi_fsub+0x90>
 8001274:	2e00      	cmp	r6, #0
 8001276:	d034      	beq.n	80012e2 <__aeabi_fsub+0x186>
 8001278:	1e51      	subs	r1, r2, #1
 800127a:	2a01      	cmp	r2, #1
 800127c:	d06e      	beq.n	800135c <__aeabi_fsub+0x200>
 800127e:	2aff      	cmp	r2, #255	@ 0xff
 8001280:	d0b4      	beq.n	80011ec <__aeabi_fsub+0x90>
 8001282:	000a      	movs	r2, r1
 8001284:	e79c      	b.n	80011c0 <__aeabi_fsub+0x64>
 8001286:	2a00      	cmp	r2, #0
 8001288:	d000      	beq.n	800128c <__aeabi_fsub+0x130>
 800128a:	e088      	b.n	800139e <__aeabi_fsub+0x242>
 800128c:	20fe      	movs	r0, #254	@ 0xfe
 800128e:	1c6a      	adds	r2, r5, #1
 8001290:	4210      	tst	r0, r2
 8001292:	d000      	beq.n	8001296 <__aeabi_fsub+0x13a>
 8001294:	e092      	b.n	80013bc <__aeabi_fsub+0x260>
 8001296:	2d00      	cmp	r5, #0
 8001298:	d000      	beq.n	800129c <__aeabi_fsub+0x140>
 800129a:	e0a4      	b.n	80013e6 <__aeabi_fsub+0x28a>
 800129c:	2b00      	cmp	r3, #0
 800129e:	d100      	bne.n	80012a2 <__aeabi_fsub+0x146>
 80012a0:	e0cb      	b.n	800143a <__aeabi_fsub+0x2de>
 80012a2:	2e00      	cmp	r6, #0
 80012a4:	d000      	beq.n	80012a8 <__aeabi_fsub+0x14c>
 80012a6:	e0ca      	b.n	800143e <__aeabi_fsub+0x2e2>
 80012a8:	2200      	movs	r2, #0
 80012aa:	08db      	lsrs	r3, r3, #3
 80012ac:	025b      	lsls	r3, r3, #9
 80012ae:	0a5b      	lsrs	r3, r3, #9
 80012b0:	b2d0      	uxtb	r0, r2
 80012b2:	e7cb      	b.n	800124c <__aeabi_fsub+0xf0>
 80012b4:	0031      	movs	r1, r6
 80012b6:	2020      	movs	r0, #32
 80012b8:	40d1      	lsrs	r1, r2
 80012ba:	1a82      	subs	r2, r0, r2
 80012bc:	4096      	lsls	r6, r2
 80012be:	0032      	movs	r2, r6
 80012c0:	1e50      	subs	r0, r2, #1
 80012c2:	4182      	sbcs	r2, r0
 80012c4:	430a      	orrs	r2, r1
 80012c6:	189b      	adds	r3, r3, r2
 80012c8:	015a      	lsls	r2, r3, #5
 80012ca:	d5ae      	bpl.n	800122a <__aeabi_fsub+0xce>
 80012cc:	1c6a      	adds	r2, r5, #1
 80012ce:	2dfe      	cmp	r5, #254	@ 0xfe
 80012d0:	d14a      	bne.n	8001368 <__aeabi_fsub+0x20c>
 80012d2:	20ff      	movs	r0, #255	@ 0xff
 80012d4:	2300      	movs	r3, #0
 80012d6:	e7b9      	b.n	800124c <__aeabi_fsub+0xf0>
 80012d8:	22ff      	movs	r2, #255	@ 0xff
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d14b      	bne.n	8001376 <__aeabi_fsub+0x21a>
 80012de:	000c      	movs	r4, r1
 80012e0:	0033      	movs	r3, r6
 80012e2:	08db      	lsrs	r3, r3, #3
 80012e4:	2aff      	cmp	r2, #255	@ 0xff
 80012e6:	d100      	bne.n	80012ea <__aeabi_fsub+0x18e>
 80012e8:	e781      	b.n	80011ee <__aeabi_fsub+0x92>
 80012ea:	e7df      	b.n	80012ac <__aeabi_fsub+0x150>
 80012ec:	019f      	lsls	r7, r3, #6
 80012ee:	09bf      	lsrs	r7, r7, #6
 80012f0:	0038      	movs	r0, r7
 80012f2:	f002 f923 	bl	800353c <__clzsi2>
 80012f6:	3805      	subs	r0, #5
 80012f8:	4087      	lsls	r7, r0
 80012fa:	4285      	cmp	r5, r0
 80012fc:	dc21      	bgt.n	8001342 <__aeabi_fsub+0x1e6>
 80012fe:	003b      	movs	r3, r7
 8001300:	2120      	movs	r1, #32
 8001302:	1b42      	subs	r2, r0, r5
 8001304:	3201      	adds	r2, #1
 8001306:	40d3      	lsrs	r3, r2
 8001308:	1a8a      	subs	r2, r1, r2
 800130a:	4097      	lsls	r7, r2
 800130c:	1e7a      	subs	r2, r7, #1
 800130e:	4197      	sbcs	r7, r2
 8001310:	2200      	movs	r2, #0
 8001312:	433b      	orrs	r3, r7
 8001314:	0759      	lsls	r1, r3, #29
 8001316:	d000      	beq.n	800131a <__aeabi_fsub+0x1be>
 8001318:	e78b      	b.n	8001232 <__aeabi_fsub+0xd6>
 800131a:	e78f      	b.n	800123c <__aeabi_fsub+0xe0>
 800131c:	20fe      	movs	r0, #254	@ 0xfe
 800131e:	1c6a      	adds	r2, r5, #1
 8001320:	4210      	tst	r0, r2
 8001322:	d112      	bne.n	800134a <__aeabi_fsub+0x1ee>
 8001324:	2d00      	cmp	r5, #0
 8001326:	d152      	bne.n	80013ce <__aeabi_fsub+0x272>
 8001328:	2b00      	cmp	r3, #0
 800132a:	d07c      	beq.n	8001426 <__aeabi_fsub+0x2ca>
 800132c:	2e00      	cmp	r6, #0
 800132e:	d0bb      	beq.n	80012a8 <__aeabi_fsub+0x14c>
 8001330:	1b9a      	subs	r2, r3, r6
 8001332:	0150      	lsls	r0, r2, #5
 8001334:	d400      	bmi.n	8001338 <__aeabi_fsub+0x1dc>
 8001336:	e08b      	b.n	8001450 <__aeabi_fsub+0x2f4>
 8001338:	2401      	movs	r4, #1
 800133a:	2200      	movs	r2, #0
 800133c:	1af3      	subs	r3, r6, r3
 800133e:	400c      	ands	r4, r1
 8001340:	e7e8      	b.n	8001314 <__aeabi_fsub+0x1b8>
 8001342:	4b56      	ldr	r3, [pc, #344]	@ (800149c <__aeabi_fsub+0x340>)
 8001344:	1a2a      	subs	r2, r5, r0
 8001346:	403b      	ands	r3, r7
 8001348:	e7e4      	b.n	8001314 <__aeabi_fsub+0x1b8>
 800134a:	1b9f      	subs	r7, r3, r6
 800134c:	017a      	lsls	r2, r7, #5
 800134e:	d446      	bmi.n	80013de <__aeabi_fsub+0x282>
 8001350:	2f00      	cmp	r7, #0
 8001352:	d1cd      	bne.n	80012f0 <__aeabi_fsub+0x194>
 8001354:	2400      	movs	r4, #0
 8001356:	2000      	movs	r0, #0
 8001358:	2300      	movs	r3, #0
 800135a:	e777      	b.n	800124c <__aeabi_fsub+0xf0>
 800135c:	199b      	adds	r3, r3, r6
 800135e:	2501      	movs	r5, #1
 8001360:	3201      	adds	r2, #1
 8001362:	0159      	lsls	r1, r3, #5
 8001364:	d400      	bmi.n	8001368 <__aeabi_fsub+0x20c>
 8001366:	e760      	b.n	800122a <__aeabi_fsub+0xce>
 8001368:	2101      	movs	r1, #1
 800136a:	484d      	ldr	r0, [pc, #308]	@ (80014a0 <__aeabi_fsub+0x344>)
 800136c:	4019      	ands	r1, r3
 800136e:	085b      	lsrs	r3, r3, #1
 8001370:	4003      	ands	r3, r0
 8001372:	430b      	orrs	r3, r1
 8001374:	e7ce      	b.n	8001314 <__aeabi_fsub+0x1b8>
 8001376:	1e57      	subs	r7, r2, #1
 8001378:	2a01      	cmp	r2, #1
 800137a:	d05a      	beq.n	8001432 <__aeabi_fsub+0x2d6>
 800137c:	000c      	movs	r4, r1
 800137e:	2aff      	cmp	r2, #255	@ 0xff
 8001380:	d033      	beq.n	80013ea <__aeabi_fsub+0x28e>
 8001382:	2201      	movs	r2, #1
 8001384:	2f1b      	cmp	r7, #27
 8001386:	dc07      	bgt.n	8001398 <__aeabi_fsub+0x23c>
 8001388:	2120      	movs	r1, #32
 800138a:	1bc9      	subs	r1, r1, r7
 800138c:	001a      	movs	r2, r3
 800138e:	408b      	lsls	r3, r1
 8001390:	40fa      	lsrs	r2, r7
 8001392:	1e59      	subs	r1, r3, #1
 8001394:	418b      	sbcs	r3, r1
 8001396:	431a      	orrs	r2, r3
 8001398:	0005      	movs	r5, r0
 800139a:	1ab3      	subs	r3, r6, r2
 800139c:	e743      	b.n	8001226 <__aeabi_fsub+0xca>
 800139e:	2d00      	cmp	r5, #0
 80013a0:	d123      	bne.n	80013ea <__aeabi_fsub+0x28e>
 80013a2:	22ff      	movs	r2, #255	@ 0xff
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d09b      	beq.n	80012e0 <__aeabi_fsub+0x184>
 80013a8:	1e51      	subs	r1, r2, #1
 80013aa:	2a01      	cmp	r2, #1
 80013ac:	d0d6      	beq.n	800135c <__aeabi_fsub+0x200>
 80013ae:	2aff      	cmp	r2, #255	@ 0xff
 80013b0:	d01b      	beq.n	80013ea <__aeabi_fsub+0x28e>
 80013b2:	291b      	cmp	r1, #27
 80013b4:	dd2c      	ble.n	8001410 <__aeabi_fsub+0x2b4>
 80013b6:	0002      	movs	r2, r0
 80013b8:	1c73      	adds	r3, r6, #1
 80013ba:	e73a      	b.n	8001232 <__aeabi_fsub+0xd6>
 80013bc:	2aff      	cmp	r2, #255	@ 0xff
 80013be:	d088      	beq.n	80012d2 <__aeabi_fsub+0x176>
 80013c0:	199b      	adds	r3, r3, r6
 80013c2:	085b      	lsrs	r3, r3, #1
 80013c4:	0759      	lsls	r1, r3, #29
 80013c6:	d000      	beq.n	80013ca <__aeabi_fsub+0x26e>
 80013c8:	e733      	b.n	8001232 <__aeabi_fsub+0xd6>
 80013ca:	08db      	lsrs	r3, r3, #3
 80013cc:	e76e      	b.n	80012ac <__aeabi_fsub+0x150>
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d110      	bne.n	80013f4 <__aeabi_fsub+0x298>
 80013d2:	2e00      	cmp	r6, #0
 80013d4:	d043      	beq.n	800145e <__aeabi_fsub+0x302>
 80013d6:	2401      	movs	r4, #1
 80013d8:	0033      	movs	r3, r6
 80013da:	400c      	ands	r4, r1
 80013dc:	e706      	b.n	80011ec <__aeabi_fsub+0x90>
 80013de:	2401      	movs	r4, #1
 80013e0:	1af7      	subs	r7, r6, r3
 80013e2:	400c      	ands	r4, r1
 80013e4:	e784      	b.n	80012f0 <__aeabi_fsub+0x194>
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d104      	bne.n	80013f4 <__aeabi_fsub+0x298>
 80013ea:	0033      	movs	r3, r6
 80013ec:	e6fe      	b.n	80011ec <__aeabi_fsub+0x90>
 80013ee:	2501      	movs	r5, #1
 80013f0:	1b9b      	subs	r3, r3, r6
 80013f2:	e718      	b.n	8001226 <__aeabi_fsub+0xca>
 80013f4:	2e00      	cmp	r6, #0
 80013f6:	d100      	bne.n	80013fa <__aeabi_fsub+0x29e>
 80013f8:	e6f8      	b.n	80011ec <__aeabi_fsub+0x90>
 80013fa:	2280      	movs	r2, #128	@ 0x80
 80013fc:	03d2      	lsls	r2, r2, #15
 80013fe:	4297      	cmp	r7, r2
 8001400:	d304      	bcc.n	800140c <__aeabi_fsub+0x2b0>
 8001402:	4594      	cmp	ip, r2
 8001404:	d202      	bcs.n	800140c <__aeabi_fsub+0x2b0>
 8001406:	2401      	movs	r4, #1
 8001408:	0033      	movs	r3, r6
 800140a:	400c      	ands	r4, r1
 800140c:	08db      	lsrs	r3, r3, #3
 800140e:	e6f1      	b.n	80011f4 <__aeabi_fsub+0x98>
 8001410:	001a      	movs	r2, r3
 8001412:	2520      	movs	r5, #32
 8001414:	40ca      	lsrs	r2, r1
 8001416:	1a69      	subs	r1, r5, r1
 8001418:	408b      	lsls	r3, r1
 800141a:	1e59      	subs	r1, r3, #1
 800141c:	418b      	sbcs	r3, r1
 800141e:	4313      	orrs	r3, r2
 8001420:	0005      	movs	r5, r0
 8001422:	199b      	adds	r3, r3, r6
 8001424:	e750      	b.n	80012c8 <__aeabi_fsub+0x16c>
 8001426:	2e00      	cmp	r6, #0
 8001428:	d094      	beq.n	8001354 <__aeabi_fsub+0x1f8>
 800142a:	2401      	movs	r4, #1
 800142c:	0033      	movs	r3, r6
 800142e:	400c      	ands	r4, r1
 8001430:	e73a      	b.n	80012a8 <__aeabi_fsub+0x14c>
 8001432:	000c      	movs	r4, r1
 8001434:	2501      	movs	r5, #1
 8001436:	1af3      	subs	r3, r6, r3
 8001438:	e6f5      	b.n	8001226 <__aeabi_fsub+0xca>
 800143a:	0033      	movs	r3, r6
 800143c:	e734      	b.n	80012a8 <__aeabi_fsub+0x14c>
 800143e:	199b      	adds	r3, r3, r6
 8001440:	2200      	movs	r2, #0
 8001442:	0159      	lsls	r1, r3, #5
 8001444:	d5c1      	bpl.n	80013ca <__aeabi_fsub+0x26e>
 8001446:	4a15      	ldr	r2, [pc, #84]	@ (800149c <__aeabi_fsub+0x340>)
 8001448:	4013      	ands	r3, r2
 800144a:	08db      	lsrs	r3, r3, #3
 800144c:	2201      	movs	r2, #1
 800144e:	e72d      	b.n	80012ac <__aeabi_fsub+0x150>
 8001450:	2a00      	cmp	r2, #0
 8001452:	d100      	bne.n	8001456 <__aeabi_fsub+0x2fa>
 8001454:	e77e      	b.n	8001354 <__aeabi_fsub+0x1f8>
 8001456:	0013      	movs	r3, r2
 8001458:	2200      	movs	r2, #0
 800145a:	08db      	lsrs	r3, r3, #3
 800145c:	e726      	b.n	80012ac <__aeabi_fsub+0x150>
 800145e:	2380      	movs	r3, #128	@ 0x80
 8001460:	2400      	movs	r4, #0
 8001462:	20ff      	movs	r0, #255	@ 0xff
 8001464:	03db      	lsls	r3, r3, #15
 8001466:	e6f1      	b.n	800124c <__aeabi_fsub+0xf0>
 8001468:	2a00      	cmp	r2, #0
 800146a:	d100      	bne.n	800146e <__aeabi_fsub+0x312>
 800146c:	e756      	b.n	800131c <__aeabi_fsub+0x1c0>
 800146e:	1b47      	subs	r7, r0, r5
 8001470:	003a      	movs	r2, r7
 8001472:	2d00      	cmp	r5, #0
 8001474:	d100      	bne.n	8001478 <__aeabi_fsub+0x31c>
 8001476:	e730      	b.n	80012da <__aeabi_fsub+0x17e>
 8001478:	2280      	movs	r2, #128	@ 0x80
 800147a:	04d2      	lsls	r2, r2, #19
 800147c:	000c      	movs	r4, r1
 800147e:	4313      	orrs	r3, r2
 8001480:	e77f      	b.n	8001382 <__aeabi_fsub+0x226>
 8001482:	2a00      	cmp	r2, #0
 8001484:	d100      	bne.n	8001488 <__aeabi_fsub+0x32c>
 8001486:	e701      	b.n	800128c <__aeabi_fsub+0x130>
 8001488:	1b41      	subs	r1, r0, r5
 800148a:	2d00      	cmp	r5, #0
 800148c:	d101      	bne.n	8001492 <__aeabi_fsub+0x336>
 800148e:	000a      	movs	r2, r1
 8001490:	e788      	b.n	80013a4 <__aeabi_fsub+0x248>
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	04d2      	lsls	r2, r2, #19
 8001496:	4313      	orrs	r3, r2
 8001498:	e78b      	b.n	80013b2 <__aeabi_fsub+0x256>
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	fbffffff 	.word	0xfbffffff
 80014a0:	7dffffff 	.word	0x7dffffff

080014a4 <__aeabi_fcmpun>:
 80014a4:	0243      	lsls	r3, r0, #9
 80014a6:	024a      	lsls	r2, r1, #9
 80014a8:	0040      	lsls	r0, r0, #1
 80014aa:	0049      	lsls	r1, r1, #1
 80014ac:	0a5b      	lsrs	r3, r3, #9
 80014ae:	0a52      	lsrs	r2, r2, #9
 80014b0:	0e09      	lsrs	r1, r1, #24
 80014b2:	0e00      	lsrs	r0, r0, #24
 80014b4:	28ff      	cmp	r0, #255	@ 0xff
 80014b6:	d006      	beq.n	80014c6 <__aeabi_fcmpun+0x22>
 80014b8:	2000      	movs	r0, #0
 80014ba:	29ff      	cmp	r1, #255	@ 0xff
 80014bc:	d102      	bne.n	80014c4 <__aeabi_fcmpun+0x20>
 80014be:	1e53      	subs	r3, r2, #1
 80014c0:	419a      	sbcs	r2, r3
 80014c2:	0010      	movs	r0, r2
 80014c4:	4770      	bx	lr
 80014c6:	38fe      	subs	r0, #254	@ 0xfe
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1fb      	bne.n	80014c4 <__aeabi_fcmpun+0x20>
 80014cc:	e7f4      	b.n	80014b8 <__aeabi_fcmpun+0x14>
 80014ce:	46c0      	nop			@ (mov r8, r8)

080014d0 <__aeabi_f2iz>:
 80014d0:	0241      	lsls	r1, r0, #9
 80014d2:	0042      	lsls	r2, r0, #1
 80014d4:	0fc3      	lsrs	r3, r0, #31
 80014d6:	0a49      	lsrs	r1, r1, #9
 80014d8:	2000      	movs	r0, #0
 80014da:	0e12      	lsrs	r2, r2, #24
 80014dc:	2a7e      	cmp	r2, #126	@ 0x7e
 80014de:	dd03      	ble.n	80014e8 <__aeabi_f2iz+0x18>
 80014e0:	2a9d      	cmp	r2, #157	@ 0x9d
 80014e2:	dd02      	ble.n	80014ea <__aeabi_f2iz+0x1a>
 80014e4:	4a09      	ldr	r2, [pc, #36]	@ (800150c <__aeabi_f2iz+0x3c>)
 80014e6:	1898      	adds	r0, r3, r2
 80014e8:	4770      	bx	lr
 80014ea:	2080      	movs	r0, #128	@ 0x80
 80014ec:	0400      	lsls	r0, r0, #16
 80014ee:	4301      	orrs	r1, r0
 80014f0:	2a95      	cmp	r2, #149	@ 0x95
 80014f2:	dc07      	bgt.n	8001504 <__aeabi_f2iz+0x34>
 80014f4:	2096      	movs	r0, #150	@ 0x96
 80014f6:	1a82      	subs	r2, r0, r2
 80014f8:	40d1      	lsrs	r1, r2
 80014fa:	4248      	negs	r0, r1
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1f3      	bne.n	80014e8 <__aeabi_f2iz+0x18>
 8001500:	0008      	movs	r0, r1
 8001502:	e7f1      	b.n	80014e8 <__aeabi_f2iz+0x18>
 8001504:	3a96      	subs	r2, #150	@ 0x96
 8001506:	4091      	lsls	r1, r2
 8001508:	e7f7      	b.n	80014fa <__aeabi_f2iz+0x2a>
 800150a:	46c0      	nop			@ (mov r8, r8)
 800150c:	7fffffff 	.word	0x7fffffff

08001510 <__aeabi_i2f>:
 8001510:	b570      	push	{r4, r5, r6, lr}
 8001512:	2800      	cmp	r0, #0
 8001514:	d013      	beq.n	800153e <__aeabi_i2f+0x2e>
 8001516:	17c3      	asrs	r3, r0, #31
 8001518:	18c5      	adds	r5, r0, r3
 800151a:	405d      	eors	r5, r3
 800151c:	0fc4      	lsrs	r4, r0, #31
 800151e:	0028      	movs	r0, r5
 8001520:	f002 f80c 	bl	800353c <__clzsi2>
 8001524:	239e      	movs	r3, #158	@ 0x9e
 8001526:	0001      	movs	r1, r0
 8001528:	1a1b      	subs	r3, r3, r0
 800152a:	2b96      	cmp	r3, #150	@ 0x96
 800152c:	dc0f      	bgt.n	800154e <__aeabi_i2f+0x3e>
 800152e:	2808      	cmp	r0, #8
 8001530:	d034      	beq.n	800159c <__aeabi_i2f+0x8c>
 8001532:	3908      	subs	r1, #8
 8001534:	408d      	lsls	r5, r1
 8001536:	026d      	lsls	r5, r5, #9
 8001538:	0a6d      	lsrs	r5, r5, #9
 800153a:	b2d8      	uxtb	r0, r3
 800153c:	e002      	b.n	8001544 <__aeabi_i2f+0x34>
 800153e:	2400      	movs	r4, #0
 8001540:	2000      	movs	r0, #0
 8001542:	2500      	movs	r5, #0
 8001544:	05c0      	lsls	r0, r0, #23
 8001546:	4328      	orrs	r0, r5
 8001548:	07e4      	lsls	r4, r4, #31
 800154a:	4320      	orrs	r0, r4
 800154c:	bd70      	pop	{r4, r5, r6, pc}
 800154e:	2b99      	cmp	r3, #153	@ 0x99
 8001550:	dc16      	bgt.n	8001580 <__aeabi_i2f+0x70>
 8001552:	1f42      	subs	r2, r0, #5
 8001554:	2805      	cmp	r0, #5
 8001556:	d000      	beq.n	800155a <__aeabi_i2f+0x4a>
 8001558:	4095      	lsls	r5, r2
 800155a:	002a      	movs	r2, r5
 800155c:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <__aeabi_i2f+0x94>)
 800155e:	4002      	ands	r2, r0
 8001560:	076e      	lsls	r6, r5, #29
 8001562:	d009      	beq.n	8001578 <__aeabi_i2f+0x68>
 8001564:	260f      	movs	r6, #15
 8001566:	4035      	ands	r5, r6
 8001568:	2d04      	cmp	r5, #4
 800156a:	d005      	beq.n	8001578 <__aeabi_i2f+0x68>
 800156c:	3204      	adds	r2, #4
 800156e:	0155      	lsls	r5, r2, #5
 8001570:	d502      	bpl.n	8001578 <__aeabi_i2f+0x68>
 8001572:	239f      	movs	r3, #159	@ 0x9f
 8001574:	4002      	ands	r2, r0
 8001576:	1a5b      	subs	r3, r3, r1
 8001578:	0192      	lsls	r2, r2, #6
 800157a:	0a55      	lsrs	r5, r2, #9
 800157c:	b2d8      	uxtb	r0, r3
 800157e:	e7e1      	b.n	8001544 <__aeabi_i2f+0x34>
 8001580:	2205      	movs	r2, #5
 8001582:	1a12      	subs	r2, r2, r0
 8001584:	0028      	movs	r0, r5
 8001586:	40d0      	lsrs	r0, r2
 8001588:	0002      	movs	r2, r0
 800158a:	0008      	movs	r0, r1
 800158c:	301b      	adds	r0, #27
 800158e:	4085      	lsls	r5, r0
 8001590:	0028      	movs	r0, r5
 8001592:	1e45      	subs	r5, r0, #1
 8001594:	41a8      	sbcs	r0, r5
 8001596:	4302      	orrs	r2, r0
 8001598:	0015      	movs	r5, r2
 800159a:	e7de      	b.n	800155a <__aeabi_i2f+0x4a>
 800159c:	026d      	lsls	r5, r5, #9
 800159e:	2096      	movs	r0, #150	@ 0x96
 80015a0:	0a6d      	lsrs	r5, r5, #9
 80015a2:	e7cf      	b.n	8001544 <__aeabi_i2f+0x34>
 80015a4:	fbffffff 	.word	0xfbffffff

080015a8 <__aeabi_ui2f>:
 80015a8:	b570      	push	{r4, r5, r6, lr}
 80015aa:	1e04      	subs	r4, r0, #0
 80015ac:	d00e      	beq.n	80015cc <__aeabi_ui2f+0x24>
 80015ae:	f001 ffc5 	bl	800353c <__clzsi2>
 80015b2:	239e      	movs	r3, #158	@ 0x9e
 80015b4:	0001      	movs	r1, r0
 80015b6:	1a1b      	subs	r3, r3, r0
 80015b8:	2b96      	cmp	r3, #150	@ 0x96
 80015ba:	dc0c      	bgt.n	80015d6 <__aeabi_ui2f+0x2e>
 80015bc:	2808      	cmp	r0, #8
 80015be:	d02f      	beq.n	8001620 <__aeabi_ui2f+0x78>
 80015c0:	3908      	subs	r1, #8
 80015c2:	408c      	lsls	r4, r1
 80015c4:	0264      	lsls	r4, r4, #9
 80015c6:	0a64      	lsrs	r4, r4, #9
 80015c8:	b2d8      	uxtb	r0, r3
 80015ca:	e001      	b.n	80015d0 <__aeabi_ui2f+0x28>
 80015cc:	2000      	movs	r0, #0
 80015ce:	2400      	movs	r4, #0
 80015d0:	05c0      	lsls	r0, r0, #23
 80015d2:	4320      	orrs	r0, r4
 80015d4:	bd70      	pop	{r4, r5, r6, pc}
 80015d6:	2b99      	cmp	r3, #153	@ 0x99
 80015d8:	dc16      	bgt.n	8001608 <__aeabi_ui2f+0x60>
 80015da:	1f42      	subs	r2, r0, #5
 80015dc:	2805      	cmp	r0, #5
 80015de:	d000      	beq.n	80015e2 <__aeabi_ui2f+0x3a>
 80015e0:	4094      	lsls	r4, r2
 80015e2:	0022      	movs	r2, r4
 80015e4:	4810      	ldr	r0, [pc, #64]	@ (8001628 <__aeabi_ui2f+0x80>)
 80015e6:	4002      	ands	r2, r0
 80015e8:	0765      	lsls	r5, r4, #29
 80015ea:	d009      	beq.n	8001600 <__aeabi_ui2f+0x58>
 80015ec:	250f      	movs	r5, #15
 80015ee:	402c      	ands	r4, r5
 80015f0:	2c04      	cmp	r4, #4
 80015f2:	d005      	beq.n	8001600 <__aeabi_ui2f+0x58>
 80015f4:	3204      	adds	r2, #4
 80015f6:	0154      	lsls	r4, r2, #5
 80015f8:	d502      	bpl.n	8001600 <__aeabi_ui2f+0x58>
 80015fa:	239f      	movs	r3, #159	@ 0x9f
 80015fc:	4002      	ands	r2, r0
 80015fe:	1a5b      	subs	r3, r3, r1
 8001600:	0192      	lsls	r2, r2, #6
 8001602:	0a54      	lsrs	r4, r2, #9
 8001604:	b2d8      	uxtb	r0, r3
 8001606:	e7e3      	b.n	80015d0 <__aeabi_ui2f+0x28>
 8001608:	0002      	movs	r2, r0
 800160a:	0020      	movs	r0, r4
 800160c:	321b      	adds	r2, #27
 800160e:	4090      	lsls	r0, r2
 8001610:	0002      	movs	r2, r0
 8001612:	1e50      	subs	r0, r2, #1
 8001614:	4182      	sbcs	r2, r0
 8001616:	2005      	movs	r0, #5
 8001618:	1a40      	subs	r0, r0, r1
 800161a:	40c4      	lsrs	r4, r0
 800161c:	4314      	orrs	r4, r2
 800161e:	e7e0      	b.n	80015e2 <__aeabi_ui2f+0x3a>
 8001620:	0264      	lsls	r4, r4, #9
 8001622:	2096      	movs	r0, #150	@ 0x96
 8001624:	0a64      	lsrs	r4, r4, #9
 8001626:	e7d3      	b.n	80015d0 <__aeabi_ui2f+0x28>
 8001628:	fbffffff 	.word	0xfbffffff

0800162c <__aeabi_dadd>:
 800162c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800162e:	4657      	mov	r7, sl
 8001630:	464e      	mov	r6, r9
 8001632:	4645      	mov	r5, r8
 8001634:	46de      	mov	lr, fp
 8001636:	b5e0      	push	{r5, r6, r7, lr}
 8001638:	b083      	sub	sp, #12
 800163a:	9000      	str	r0, [sp, #0]
 800163c:	9101      	str	r1, [sp, #4]
 800163e:	030c      	lsls	r4, r1, #12
 8001640:	004f      	lsls	r7, r1, #1
 8001642:	0fce      	lsrs	r6, r1, #31
 8001644:	0a61      	lsrs	r1, r4, #9
 8001646:	9c00      	ldr	r4, [sp, #0]
 8001648:	031d      	lsls	r5, r3, #12
 800164a:	0f64      	lsrs	r4, r4, #29
 800164c:	430c      	orrs	r4, r1
 800164e:	9900      	ldr	r1, [sp, #0]
 8001650:	9200      	str	r2, [sp, #0]
 8001652:	9301      	str	r3, [sp, #4]
 8001654:	00c8      	lsls	r0, r1, #3
 8001656:	0059      	lsls	r1, r3, #1
 8001658:	0d4b      	lsrs	r3, r1, #21
 800165a:	4699      	mov	r9, r3
 800165c:	9a00      	ldr	r2, [sp, #0]
 800165e:	9b01      	ldr	r3, [sp, #4]
 8001660:	0a6d      	lsrs	r5, r5, #9
 8001662:	0fd9      	lsrs	r1, r3, #31
 8001664:	0f53      	lsrs	r3, r2, #29
 8001666:	432b      	orrs	r3, r5
 8001668:	469a      	mov	sl, r3
 800166a:	9b00      	ldr	r3, [sp, #0]
 800166c:	0d7f      	lsrs	r7, r7, #21
 800166e:	00da      	lsls	r2, r3, #3
 8001670:	4694      	mov	ip, r2
 8001672:	464a      	mov	r2, r9
 8001674:	46b0      	mov	r8, r6
 8001676:	1aba      	subs	r2, r7, r2
 8001678:	428e      	cmp	r6, r1
 800167a:	d100      	bne.n	800167e <__aeabi_dadd+0x52>
 800167c:	e0b0      	b.n	80017e0 <__aeabi_dadd+0x1b4>
 800167e:	2a00      	cmp	r2, #0
 8001680:	dc00      	bgt.n	8001684 <__aeabi_dadd+0x58>
 8001682:	e078      	b.n	8001776 <__aeabi_dadd+0x14a>
 8001684:	4649      	mov	r1, r9
 8001686:	2900      	cmp	r1, #0
 8001688:	d100      	bne.n	800168c <__aeabi_dadd+0x60>
 800168a:	e0e9      	b.n	8001860 <__aeabi_dadd+0x234>
 800168c:	49c9      	ldr	r1, [pc, #804]	@ (80019b4 <__aeabi_dadd+0x388>)
 800168e:	428f      	cmp	r7, r1
 8001690:	d100      	bne.n	8001694 <__aeabi_dadd+0x68>
 8001692:	e195      	b.n	80019c0 <__aeabi_dadd+0x394>
 8001694:	2501      	movs	r5, #1
 8001696:	2a38      	cmp	r2, #56	@ 0x38
 8001698:	dc16      	bgt.n	80016c8 <__aeabi_dadd+0x9c>
 800169a:	2180      	movs	r1, #128	@ 0x80
 800169c:	4653      	mov	r3, sl
 800169e:	0409      	lsls	r1, r1, #16
 80016a0:	430b      	orrs	r3, r1
 80016a2:	469a      	mov	sl, r3
 80016a4:	2a1f      	cmp	r2, #31
 80016a6:	dd00      	ble.n	80016aa <__aeabi_dadd+0x7e>
 80016a8:	e1e7      	b.n	8001a7a <__aeabi_dadd+0x44e>
 80016aa:	2120      	movs	r1, #32
 80016ac:	4655      	mov	r5, sl
 80016ae:	1a8b      	subs	r3, r1, r2
 80016b0:	4661      	mov	r1, ip
 80016b2:	409d      	lsls	r5, r3
 80016b4:	40d1      	lsrs	r1, r2
 80016b6:	430d      	orrs	r5, r1
 80016b8:	4661      	mov	r1, ip
 80016ba:	4099      	lsls	r1, r3
 80016bc:	1e4b      	subs	r3, r1, #1
 80016be:	4199      	sbcs	r1, r3
 80016c0:	4653      	mov	r3, sl
 80016c2:	40d3      	lsrs	r3, r2
 80016c4:	430d      	orrs	r5, r1
 80016c6:	1ae4      	subs	r4, r4, r3
 80016c8:	1b45      	subs	r5, r0, r5
 80016ca:	42a8      	cmp	r0, r5
 80016cc:	4180      	sbcs	r0, r0
 80016ce:	4240      	negs	r0, r0
 80016d0:	1a24      	subs	r4, r4, r0
 80016d2:	0223      	lsls	r3, r4, #8
 80016d4:	d400      	bmi.n	80016d8 <__aeabi_dadd+0xac>
 80016d6:	e10f      	b.n	80018f8 <__aeabi_dadd+0x2cc>
 80016d8:	0264      	lsls	r4, r4, #9
 80016da:	0a64      	lsrs	r4, r4, #9
 80016dc:	2c00      	cmp	r4, #0
 80016de:	d100      	bne.n	80016e2 <__aeabi_dadd+0xb6>
 80016e0:	e139      	b.n	8001956 <__aeabi_dadd+0x32a>
 80016e2:	0020      	movs	r0, r4
 80016e4:	f001 ff2a 	bl	800353c <__clzsi2>
 80016e8:	0003      	movs	r3, r0
 80016ea:	3b08      	subs	r3, #8
 80016ec:	2120      	movs	r1, #32
 80016ee:	0028      	movs	r0, r5
 80016f0:	1aca      	subs	r2, r1, r3
 80016f2:	40d0      	lsrs	r0, r2
 80016f4:	409c      	lsls	r4, r3
 80016f6:	0002      	movs	r2, r0
 80016f8:	409d      	lsls	r5, r3
 80016fa:	4322      	orrs	r2, r4
 80016fc:	429f      	cmp	r7, r3
 80016fe:	dd00      	ble.n	8001702 <__aeabi_dadd+0xd6>
 8001700:	e173      	b.n	80019ea <__aeabi_dadd+0x3be>
 8001702:	1bd8      	subs	r0, r3, r7
 8001704:	3001      	adds	r0, #1
 8001706:	1a09      	subs	r1, r1, r0
 8001708:	002c      	movs	r4, r5
 800170a:	408d      	lsls	r5, r1
 800170c:	40c4      	lsrs	r4, r0
 800170e:	1e6b      	subs	r3, r5, #1
 8001710:	419d      	sbcs	r5, r3
 8001712:	0013      	movs	r3, r2
 8001714:	40c2      	lsrs	r2, r0
 8001716:	408b      	lsls	r3, r1
 8001718:	4325      	orrs	r5, r4
 800171a:	2700      	movs	r7, #0
 800171c:	0014      	movs	r4, r2
 800171e:	431d      	orrs	r5, r3
 8001720:	076b      	lsls	r3, r5, #29
 8001722:	d009      	beq.n	8001738 <__aeabi_dadd+0x10c>
 8001724:	230f      	movs	r3, #15
 8001726:	402b      	ands	r3, r5
 8001728:	2b04      	cmp	r3, #4
 800172a:	d005      	beq.n	8001738 <__aeabi_dadd+0x10c>
 800172c:	1d2b      	adds	r3, r5, #4
 800172e:	42ab      	cmp	r3, r5
 8001730:	41ad      	sbcs	r5, r5
 8001732:	426d      	negs	r5, r5
 8001734:	1964      	adds	r4, r4, r5
 8001736:	001d      	movs	r5, r3
 8001738:	0223      	lsls	r3, r4, #8
 800173a:	d400      	bmi.n	800173e <__aeabi_dadd+0x112>
 800173c:	e12d      	b.n	800199a <__aeabi_dadd+0x36e>
 800173e:	4a9d      	ldr	r2, [pc, #628]	@ (80019b4 <__aeabi_dadd+0x388>)
 8001740:	3701      	adds	r7, #1
 8001742:	4297      	cmp	r7, r2
 8001744:	d100      	bne.n	8001748 <__aeabi_dadd+0x11c>
 8001746:	e0d3      	b.n	80018f0 <__aeabi_dadd+0x2c4>
 8001748:	4646      	mov	r6, r8
 800174a:	499b      	ldr	r1, [pc, #620]	@ (80019b8 <__aeabi_dadd+0x38c>)
 800174c:	08ed      	lsrs	r5, r5, #3
 800174e:	4021      	ands	r1, r4
 8001750:	074a      	lsls	r2, r1, #29
 8001752:	432a      	orrs	r2, r5
 8001754:	057c      	lsls	r4, r7, #21
 8001756:	024d      	lsls	r5, r1, #9
 8001758:	0b2d      	lsrs	r5, r5, #12
 800175a:	0d64      	lsrs	r4, r4, #21
 800175c:	0524      	lsls	r4, r4, #20
 800175e:	432c      	orrs	r4, r5
 8001760:	07f6      	lsls	r6, r6, #31
 8001762:	4334      	orrs	r4, r6
 8001764:	0010      	movs	r0, r2
 8001766:	0021      	movs	r1, r4
 8001768:	b003      	add	sp, #12
 800176a:	bcf0      	pop	{r4, r5, r6, r7}
 800176c:	46bb      	mov	fp, r7
 800176e:	46b2      	mov	sl, r6
 8001770:	46a9      	mov	r9, r5
 8001772:	46a0      	mov	r8, r4
 8001774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001776:	2a00      	cmp	r2, #0
 8001778:	d100      	bne.n	800177c <__aeabi_dadd+0x150>
 800177a:	e084      	b.n	8001886 <__aeabi_dadd+0x25a>
 800177c:	464a      	mov	r2, r9
 800177e:	1bd2      	subs	r2, r2, r7
 8001780:	2f00      	cmp	r7, #0
 8001782:	d000      	beq.n	8001786 <__aeabi_dadd+0x15a>
 8001784:	e16d      	b.n	8001a62 <__aeabi_dadd+0x436>
 8001786:	0025      	movs	r5, r4
 8001788:	4305      	orrs	r5, r0
 800178a:	d100      	bne.n	800178e <__aeabi_dadd+0x162>
 800178c:	e127      	b.n	80019de <__aeabi_dadd+0x3b2>
 800178e:	1e56      	subs	r6, r2, #1
 8001790:	2a01      	cmp	r2, #1
 8001792:	d100      	bne.n	8001796 <__aeabi_dadd+0x16a>
 8001794:	e23b      	b.n	8001c0e <__aeabi_dadd+0x5e2>
 8001796:	4d87      	ldr	r5, [pc, #540]	@ (80019b4 <__aeabi_dadd+0x388>)
 8001798:	42aa      	cmp	r2, r5
 800179a:	d100      	bne.n	800179e <__aeabi_dadd+0x172>
 800179c:	e26a      	b.n	8001c74 <__aeabi_dadd+0x648>
 800179e:	2501      	movs	r5, #1
 80017a0:	2e38      	cmp	r6, #56	@ 0x38
 80017a2:	dc12      	bgt.n	80017ca <__aeabi_dadd+0x19e>
 80017a4:	0032      	movs	r2, r6
 80017a6:	2a1f      	cmp	r2, #31
 80017a8:	dd00      	ble.n	80017ac <__aeabi_dadd+0x180>
 80017aa:	e1f8      	b.n	8001b9e <__aeabi_dadd+0x572>
 80017ac:	2620      	movs	r6, #32
 80017ae:	0025      	movs	r5, r4
 80017b0:	1ab6      	subs	r6, r6, r2
 80017b2:	0007      	movs	r7, r0
 80017b4:	4653      	mov	r3, sl
 80017b6:	40b0      	lsls	r0, r6
 80017b8:	40d4      	lsrs	r4, r2
 80017ba:	40b5      	lsls	r5, r6
 80017bc:	40d7      	lsrs	r7, r2
 80017be:	1e46      	subs	r6, r0, #1
 80017c0:	41b0      	sbcs	r0, r6
 80017c2:	1b1b      	subs	r3, r3, r4
 80017c4:	469a      	mov	sl, r3
 80017c6:	433d      	orrs	r5, r7
 80017c8:	4305      	orrs	r5, r0
 80017ca:	4662      	mov	r2, ip
 80017cc:	1b55      	subs	r5, r2, r5
 80017ce:	45ac      	cmp	ip, r5
 80017d0:	4192      	sbcs	r2, r2
 80017d2:	4653      	mov	r3, sl
 80017d4:	4252      	negs	r2, r2
 80017d6:	000e      	movs	r6, r1
 80017d8:	464f      	mov	r7, r9
 80017da:	4688      	mov	r8, r1
 80017dc:	1a9c      	subs	r4, r3, r2
 80017de:	e778      	b.n	80016d2 <__aeabi_dadd+0xa6>
 80017e0:	2a00      	cmp	r2, #0
 80017e2:	dc00      	bgt.n	80017e6 <__aeabi_dadd+0x1ba>
 80017e4:	e08e      	b.n	8001904 <__aeabi_dadd+0x2d8>
 80017e6:	4649      	mov	r1, r9
 80017e8:	2900      	cmp	r1, #0
 80017ea:	d175      	bne.n	80018d8 <__aeabi_dadd+0x2ac>
 80017ec:	4661      	mov	r1, ip
 80017ee:	4653      	mov	r3, sl
 80017f0:	4319      	orrs	r1, r3
 80017f2:	d100      	bne.n	80017f6 <__aeabi_dadd+0x1ca>
 80017f4:	e0f6      	b.n	80019e4 <__aeabi_dadd+0x3b8>
 80017f6:	1e51      	subs	r1, r2, #1
 80017f8:	2a01      	cmp	r2, #1
 80017fa:	d100      	bne.n	80017fe <__aeabi_dadd+0x1d2>
 80017fc:	e191      	b.n	8001b22 <__aeabi_dadd+0x4f6>
 80017fe:	4d6d      	ldr	r5, [pc, #436]	@ (80019b4 <__aeabi_dadd+0x388>)
 8001800:	42aa      	cmp	r2, r5
 8001802:	d100      	bne.n	8001806 <__aeabi_dadd+0x1da>
 8001804:	e0dc      	b.n	80019c0 <__aeabi_dadd+0x394>
 8001806:	2501      	movs	r5, #1
 8001808:	2938      	cmp	r1, #56	@ 0x38
 800180a:	dc14      	bgt.n	8001836 <__aeabi_dadd+0x20a>
 800180c:	000a      	movs	r2, r1
 800180e:	2a1f      	cmp	r2, #31
 8001810:	dd00      	ble.n	8001814 <__aeabi_dadd+0x1e8>
 8001812:	e1a2      	b.n	8001b5a <__aeabi_dadd+0x52e>
 8001814:	2120      	movs	r1, #32
 8001816:	4653      	mov	r3, sl
 8001818:	1a89      	subs	r1, r1, r2
 800181a:	408b      	lsls	r3, r1
 800181c:	001d      	movs	r5, r3
 800181e:	4663      	mov	r3, ip
 8001820:	40d3      	lsrs	r3, r2
 8001822:	431d      	orrs	r5, r3
 8001824:	4663      	mov	r3, ip
 8001826:	408b      	lsls	r3, r1
 8001828:	0019      	movs	r1, r3
 800182a:	1e4b      	subs	r3, r1, #1
 800182c:	4199      	sbcs	r1, r3
 800182e:	4653      	mov	r3, sl
 8001830:	40d3      	lsrs	r3, r2
 8001832:	430d      	orrs	r5, r1
 8001834:	18e4      	adds	r4, r4, r3
 8001836:	182d      	adds	r5, r5, r0
 8001838:	4285      	cmp	r5, r0
 800183a:	4180      	sbcs	r0, r0
 800183c:	4240      	negs	r0, r0
 800183e:	1824      	adds	r4, r4, r0
 8001840:	0223      	lsls	r3, r4, #8
 8001842:	d559      	bpl.n	80018f8 <__aeabi_dadd+0x2cc>
 8001844:	4b5b      	ldr	r3, [pc, #364]	@ (80019b4 <__aeabi_dadd+0x388>)
 8001846:	3701      	adds	r7, #1
 8001848:	429f      	cmp	r7, r3
 800184a:	d051      	beq.n	80018f0 <__aeabi_dadd+0x2c4>
 800184c:	2101      	movs	r1, #1
 800184e:	4b5a      	ldr	r3, [pc, #360]	@ (80019b8 <__aeabi_dadd+0x38c>)
 8001850:	086a      	lsrs	r2, r5, #1
 8001852:	401c      	ands	r4, r3
 8001854:	4029      	ands	r1, r5
 8001856:	430a      	orrs	r2, r1
 8001858:	07e5      	lsls	r5, r4, #31
 800185a:	4315      	orrs	r5, r2
 800185c:	0864      	lsrs	r4, r4, #1
 800185e:	e75f      	b.n	8001720 <__aeabi_dadd+0xf4>
 8001860:	4661      	mov	r1, ip
 8001862:	4653      	mov	r3, sl
 8001864:	4319      	orrs	r1, r3
 8001866:	d100      	bne.n	800186a <__aeabi_dadd+0x23e>
 8001868:	e0bc      	b.n	80019e4 <__aeabi_dadd+0x3b8>
 800186a:	1e51      	subs	r1, r2, #1
 800186c:	2a01      	cmp	r2, #1
 800186e:	d100      	bne.n	8001872 <__aeabi_dadd+0x246>
 8001870:	e164      	b.n	8001b3c <__aeabi_dadd+0x510>
 8001872:	4d50      	ldr	r5, [pc, #320]	@ (80019b4 <__aeabi_dadd+0x388>)
 8001874:	42aa      	cmp	r2, r5
 8001876:	d100      	bne.n	800187a <__aeabi_dadd+0x24e>
 8001878:	e16a      	b.n	8001b50 <__aeabi_dadd+0x524>
 800187a:	2501      	movs	r5, #1
 800187c:	2938      	cmp	r1, #56	@ 0x38
 800187e:	dd00      	ble.n	8001882 <__aeabi_dadd+0x256>
 8001880:	e722      	b.n	80016c8 <__aeabi_dadd+0x9c>
 8001882:	000a      	movs	r2, r1
 8001884:	e70e      	b.n	80016a4 <__aeabi_dadd+0x78>
 8001886:	4a4d      	ldr	r2, [pc, #308]	@ (80019bc <__aeabi_dadd+0x390>)
 8001888:	1c7d      	adds	r5, r7, #1
 800188a:	4215      	tst	r5, r2
 800188c:	d000      	beq.n	8001890 <__aeabi_dadd+0x264>
 800188e:	e0d0      	b.n	8001a32 <__aeabi_dadd+0x406>
 8001890:	0025      	movs	r5, r4
 8001892:	4662      	mov	r2, ip
 8001894:	4653      	mov	r3, sl
 8001896:	4305      	orrs	r5, r0
 8001898:	431a      	orrs	r2, r3
 800189a:	2f00      	cmp	r7, #0
 800189c:	d000      	beq.n	80018a0 <__aeabi_dadd+0x274>
 800189e:	e137      	b.n	8001b10 <__aeabi_dadd+0x4e4>
 80018a0:	2d00      	cmp	r5, #0
 80018a2:	d100      	bne.n	80018a6 <__aeabi_dadd+0x27a>
 80018a4:	e1a8      	b.n	8001bf8 <__aeabi_dadd+0x5cc>
 80018a6:	2a00      	cmp	r2, #0
 80018a8:	d100      	bne.n	80018ac <__aeabi_dadd+0x280>
 80018aa:	e16a      	b.n	8001b82 <__aeabi_dadd+0x556>
 80018ac:	4663      	mov	r3, ip
 80018ae:	1ac5      	subs	r5, r0, r3
 80018b0:	4653      	mov	r3, sl
 80018b2:	1ae2      	subs	r2, r4, r3
 80018b4:	42a8      	cmp	r0, r5
 80018b6:	419b      	sbcs	r3, r3
 80018b8:	425b      	negs	r3, r3
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	021a      	lsls	r2, r3, #8
 80018be:	d400      	bmi.n	80018c2 <__aeabi_dadd+0x296>
 80018c0:	e203      	b.n	8001cca <__aeabi_dadd+0x69e>
 80018c2:	4663      	mov	r3, ip
 80018c4:	1a1d      	subs	r5, r3, r0
 80018c6:	45ac      	cmp	ip, r5
 80018c8:	4192      	sbcs	r2, r2
 80018ca:	4653      	mov	r3, sl
 80018cc:	4252      	negs	r2, r2
 80018ce:	1b1c      	subs	r4, r3, r4
 80018d0:	000e      	movs	r6, r1
 80018d2:	4688      	mov	r8, r1
 80018d4:	1aa4      	subs	r4, r4, r2
 80018d6:	e723      	b.n	8001720 <__aeabi_dadd+0xf4>
 80018d8:	4936      	ldr	r1, [pc, #216]	@ (80019b4 <__aeabi_dadd+0x388>)
 80018da:	428f      	cmp	r7, r1
 80018dc:	d070      	beq.n	80019c0 <__aeabi_dadd+0x394>
 80018de:	2501      	movs	r5, #1
 80018e0:	2a38      	cmp	r2, #56	@ 0x38
 80018e2:	dca8      	bgt.n	8001836 <__aeabi_dadd+0x20a>
 80018e4:	2180      	movs	r1, #128	@ 0x80
 80018e6:	4653      	mov	r3, sl
 80018e8:	0409      	lsls	r1, r1, #16
 80018ea:	430b      	orrs	r3, r1
 80018ec:	469a      	mov	sl, r3
 80018ee:	e78e      	b.n	800180e <__aeabi_dadd+0x1e2>
 80018f0:	003c      	movs	r4, r7
 80018f2:	2500      	movs	r5, #0
 80018f4:	2200      	movs	r2, #0
 80018f6:	e731      	b.n	800175c <__aeabi_dadd+0x130>
 80018f8:	2307      	movs	r3, #7
 80018fa:	402b      	ands	r3, r5
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d000      	beq.n	8001902 <__aeabi_dadd+0x2d6>
 8001900:	e710      	b.n	8001724 <__aeabi_dadd+0xf8>
 8001902:	e093      	b.n	8001a2c <__aeabi_dadd+0x400>
 8001904:	2a00      	cmp	r2, #0
 8001906:	d074      	beq.n	80019f2 <__aeabi_dadd+0x3c6>
 8001908:	464a      	mov	r2, r9
 800190a:	1bd2      	subs	r2, r2, r7
 800190c:	2f00      	cmp	r7, #0
 800190e:	d100      	bne.n	8001912 <__aeabi_dadd+0x2e6>
 8001910:	e0c7      	b.n	8001aa2 <__aeabi_dadd+0x476>
 8001912:	4928      	ldr	r1, [pc, #160]	@ (80019b4 <__aeabi_dadd+0x388>)
 8001914:	4589      	cmp	r9, r1
 8001916:	d100      	bne.n	800191a <__aeabi_dadd+0x2ee>
 8001918:	e185      	b.n	8001c26 <__aeabi_dadd+0x5fa>
 800191a:	2501      	movs	r5, #1
 800191c:	2a38      	cmp	r2, #56	@ 0x38
 800191e:	dc12      	bgt.n	8001946 <__aeabi_dadd+0x31a>
 8001920:	2180      	movs	r1, #128	@ 0x80
 8001922:	0409      	lsls	r1, r1, #16
 8001924:	430c      	orrs	r4, r1
 8001926:	2a1f      	cmp	r2, #31
 8001928:	dd00      	ble.n	800192c <__aeabi_dadd+0x300>
 800192a:	e1ab      	b.n	8001c84 <__aeabi_dadd+0x658>
 800192c:	2120      	movs	r1, #32
 800192e:	0025      	movs	r5, r4
 8001930:	1a89      	subs	r1, r1, r2
 8001932:	0007      	movs	r7, r0
 8001934:	4088      	lsls	r0, r1
 8001936:	408d      	lsls	r5, r1
 8001938:	40d7      	lsrs	r7, r2
 800193a:	1e41      	subs	r1, r0, #1
 800193c:	4188      	sbcs	r0, r1
 800193e:	40d4      	lsrs	r4, r2
 8001940:	433d      	orrs	r5, r7
 8001942:	4305      	orrs	r5, r0
 8001944:	44a2      	add	sl, r4
 8001946:	4465      	add	r5, ip
 8001948:	4565      	cmp	r5, ip
 800194a:	4192      	sbcs	r2, r2
 800194c:	4252      	negs	r2, r2
 800194e:	4452      	add	r2, sl
 8001950:	0014      	movs	r4, r2
 8001952:	464f      	mov	r7, r9
 8001954:	e774      	b.n	8001840 <__aeabi_dadd+0x214>
 8001956:	0028      	movs	r0, r5
 8001958:	f001 fdf0 	bl	800353c <__clzsi2>
 800195c:	0003      	movs	r3, r0
 800195e:	3318      	adds	r3, #24
 8001960:	2b1f      	cmp	r3, #31
 8001962:	dc00      	bgt.n	8001966 <__aeabi_dadd+0x33a>
 8001964:	e6c2      	b.n	80016ec <__aeabi_dadd+0xc0>
 8001966:	002a      	movs	r2, r5
 8001968:	3808      	subs	r0, #8
 800196a:	4082      	lsls	r2, r0
 800196c:	429f      	cmp	r7, r3
 800196e:	dd00      	ble.n	8001972 <__aeabi_dadd+0x346>
 8001970:	e0a9      	b.n	8001ac6 <__aeabi_dadd+0x49a>
 8001972:	1bdb      	subs	r3, r3, r7
 8001974:	1c58      	adds	r0, r3, #1
 8001976:	281f      	cmp	r0, #31
 8001978:	dc00      	bgt.n	800197c <__aeabi_dadd+0x350>
 800197a:	e1ac      	b.n	8001cd6 <__aeabi_dadd+0x6aa>
 800197c:	0015      	movs	r5, r2
 800197e:	3b1f      	subs	r3, #31
 8001980:	40dd      	lsrs	r5, r3
 8001982:	2820      	cmp	r0, #32
 8001984:	d005      	beq.n	8001992 <__aeabi_dadd+0x366>
 8001986:	2340      	movs	r3, #64	@ 0x40
 8001988:	1a1b      	subs	r3, r3, r0
 800198a:	409a      	lsls	r2, r3
 800198c:	1e53      	subs	r3, r2, #1
 800198e:	419a      	sbcs	r2, r3
 8001990:	4315      	orrs	r5, r2
 8001992:	2307      	movs	r3, #7
 8001994:	2700      	movs	r7, #0
 8001996:	402b      	ands	r3, r5
 8001998:	e7b0      	b.n	80018fc <__aeabi_dadd+0x2d0>
 800199a:	08ed      	lsrs	r5, r5, #3
 800199c:	4b05      	ldr	r3, [pc, #20]	@ (80019b4 <__aeabi_dadd+0x388>)
 800199e:	0762      	lsls	r2, r4, #29
 80019a0:	432a      	orrs	r2, r5
 80019a2:	08e4      	lsrs	r4, r4, #3
 80019a4:	429f      	cmp	r7, r3
 80019a6:	d00f      	beq.n	80019c8 <__aeabi_dadd+0x39c>
 80019a8:	0324      	lsls	r4, r4, #12
 80019aa:	0b25      	lsrs	r5, r4, #12
 80019ac:	057c      	lsls	r4, r7, #21
 80019ae:	0d64      	lsrs	r4, r4, #21
 80019b0:	e6d4      	b.n	800175c <__aeabi_dadd+0x130>
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	000007ff 	.word	0x000007ff
 80019b8:	ff7fffff 	.word	0xff7fffff
 80019bc:	000007fe 	.word	0x000007fe
 80019c0:	08c0      	lsrs	r0, r0, #3
 80019c2:	0762      	lsls	r2, r4, #29
 80019c4:	4302      	orrs	r2, r0
 80019c6:	08e4      	lsrs	r4, r4, #3
 80019c8:	0013      	movs	r3, r2
 80019ca:	4323      	orrs	r3, r4
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dadd+0x3a4>
 80019ce:	e186      	b.n	8001cde <__aeabi_dadd+0x6b2>
 80019d0:	2580      	movs	r5, #128	@ 0x80
 80019d2:	032d      	lsls	r5, r5, #12
 80019d4:	4325      	orrs	r5, r4
 80019d6:	032d      	lsls	r5, r5, #12
 80019d8:	4cc3      	ldr	r4, [pc, #780]	@ (8001ce8 <__aeabi_dadd+0x6bc>)
 80019da:	0b2d      	lsrs	r5, r5, #12
 80019dc:	e6be      	b.n	800175c <__aeabi_dadd+0x130>
 80019de:	4660      	mov	r0, ip
 80019e0:	4654      	mov	r4, sl
 80019e2:	000e      	movs	r6, r1
 80019e4:	0017      	movs	r7, r2
 80019e6:	08c5      	lsrs	r5, r0, #3
 80019e8:	e7d8      	b.n	800199c <__aeabi_dadd+0x370>
 80019ea:	4cc0      	ldr	r4, [pc, #768]	@ (8001cec <__aeabi_dadd+0x6c0>)
 80019ec:	1aff      	subs	r7, r7, r3
 80019ee:	4014      	ands	r4, r2
 80019f0:	e696      	b.n	8001720 <__aeabi_dadd+0xf4>
 80019f2:	4abf      	ldr	r2, [pc, #764]	@ (8001cf0 <__aeabi_dadd+0x6c4>)
 80019f4:	1c79      	adds	r1, r7, #1
 80019f6:	4211      	tst	r1, r2
 80019f8:	d16b      	bne.n	8001ad2 <__aeabi_dadd+0x4a6>
 80019fa:	0022      	movs	r2, r4
 80019fc:	4302      	orrs	r2, r0
 80019fe:	2f00      	cmp	r7, #0
 8001a00:	d000      	beq.n	8001a04 <__aeabi_dadd+0x3d8>
 8001a02:	e0db      	b.n	8001bbc <__aeabi_dadd+0x590>
 8001a04:	2a00      	cmp	r2, #0
 8001a06:	d100      	bne.n	8001a0a <__aeabi_dadd+0x3de>
 8001a08:	e12d      	b.n	8001c66 <__aeabi_dadd+0x63a>
 8001a0a:	4662      	mov	r2, ip
 8001a0c:	4653      	mov	r3, sl
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dadd+0x3e8>
 8001a12:	e0b6      	b.n	8001b82 <__aeabi_dadd+0x556>
 8001a14:	4663      	mov	r3, ip
 8001a16:	18c5      	adds	r5, r0, r3
 8001a18:	4285      	cmp	r5, r0
 8001a1a:	4180      	sbcs	r0, r0
 8001a1c:	4454      	add	r4, sl
 8001a1e:	4240      	negs	r0, r0
 8001a20:	1824      	adds	r4, r4, r0
 8001a22:	0223      	lsls	r3, r4, #8
 8001a24:	d502      	bpl.n	8001a2c <__aeabi_dadd+0x400>
 8001a26:	000f      	movs	r7, r1
 8001a28:	4bb0      	ldr	r3, [pc, #704]	@ (8001cec <__aeabi_dadd+0x6c0>)
 8001a2a:	401c      	ands	r4, r3
 8001a2c:	003a      	movs	r2, r7
 8001a2e:	0028      	movs	r0, r5
 8001a30:	e7d8      	b.n	80019e4 <__aeabi_dadd+0x3b8>
 8001a32:	4662      	mov	r2, ip
 8001a34:	1a85      	subs	r5, r0, r2
 8001a36:	42a8      	cmp	r0, r5
 8001a38:	4192      	sbcs	r2, r2
 8001a3a:	4653      	mov	r3, sl
 8001a3c:	4252      	negs	r2, r2
 8001a3e:	4691      	mov	r9, r2
 8001a40:	1ae3      	subs	r3, r4, r3
 8001a42:	001a      	movs	r2, r3
 8001a44:	464b      	mov	r3, r9
 8001a46:	1ad2      	subs	r2, r2, r3
 8001a48:	0013      	movs	r3, r2
 8001a4a:	4691      	mov	r9, r2
 8001a4c:	021a      	lsls	r2, r3, #8
 8001a4e:	d454      	bmi.n	8001afa <__aeabi_dadd+0x4ce>
 8001a50:	464a      	mov	r2, r9
 8001a52:	464c      	mov	r4, r9
 8001a54:	432a      	orrs	r2, r5
 8001a56:	d000      	beq.n	8001a5a <__aeabi_dadd+0x42e>
 8001a58:	e640      	b.n	80016dc <__aeabi_dadd+0xb0>
 8001a5a:	2600      	movs	r6, #0
 8001a5c:	2400      	movs	r4, #0
 8001a5e:	2500      	movs	r5, #0
 8001a60:	e67c      	b.n	800175c <__aeabi_dadd+0x130>
 8001a62:	4da1      	ldr	r5, [pc, #644]	@ (8001ce8 <__aeabi_dadd+0x6bc>)
 8001a64:	45a9      	cmp	r9, r5
 8001a66:	d100      	bne.n	8001a6a <__aeabi_dadd+0x43e>
 8001a68:	e090      	b.n	8001b8c <__aeabi_dadd+0x560>
 8001a6a:	2501      	movs	r5, #1
 8001a6c:	2a38      	cmp	r2, #56	@ 0x38
 8001a6e:	dd00      	ble.n	8001a72 <__aeabi_dadd+0x446>
 8001a70:	e6ab      	b.n	80017ca <__aeabi_dadd+0x19e>
 8001a72:	2580      	movs	r5, #128	@ 0x80
 8001a74:	042d      	lsls	r5, r5, #16
 8001a76:	432c      	orrs	r4, r5
 8001a78:	e695      	b.n	80017a6 <__aeabi_dadd+0x17a>
 8001a7a:	0011      	movs	r1, r2
 8001a7c:	4655      	mov	r5, sl
 8001a7e:	3920      	subs	r1, #32
 8001a80:	40cd      	lsrs	r5, r1
 8001a82:	46a9      	mov	r9, r5
 8001a84:	2a20      	cmp	r2, #32
 8001a86:	d006      	beq.n	8001a96 <__aeabi_dadd+0x46a>
 8001a88:	2140      	movs	r1, #64	@ 0x40
 8001a8a:	4653      	mov	r3, sl
 8001a8c:	1a8a      	subs	r2, r1, r2
 8001a8e:	4093      	lsls	r3, r2
 8001a90:	4662      	mov	r2, ip
 8001a92:	431a      	orrs	r2, r3
 8001a94:	4694      	mov	ip, r2
 8001a96:	4665      	mov	r5, ip
 8001a98:	1e6b      	subs	r3, r5, #1
 8001a9a:	419d      	sbcs	r5, r3
 8001a9c:	464b      	mov	r3, r9
 8001a9e:	431d      	orrs	r5, r3
 8001aa0:	e612      	b.n	80016c8 <__aeabi_dadd+0x9c>
 8001aa2:	0021      	movs	r1, r4
 8001aa4:	4301      	orrs	r1, r0
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_dadd+0x47e>
 8001aa8:	e0c4      	b.n	8001c34 <__aeabi_dadd+0x608>
 8001aaa:	1e51      	subs	r1, r2, #1
 8001aac:	2a01      	cmp	r2, #1
 8001aae:	d100      	bne.n	8001ab2 <__aeabi_dadd+0x486>
 8001ab0:	e0fb      	b.n	8001caa <__aeabi_dadd+0x67e>
 8001ab2:	4d8d      	ldr	r5, [pc, #564]	@ (8001ce8 <__aeabi_dadd+0x6bc>)
 8001ab4:	42aa      	cmp	r2, r5
 8001ab6:	d100      	bne.n	8001aba <__aeabi_dadd+0x48e>
 8001ab8:	e0b5      	b.n	8001c26 <__aeabi_dadd+0x5fa>
 8001aba:	2501      	movs	r5, #1
 8001abc:	2938      	cmp	r1, #56	@ 0x38
 8001abe:	dd00      	ble.n	8001ac2 <__aeabi_dadd+0x496>
 8001ac0:	e741      	b.n	8001946 <__aeabi_dadd+0x31a>
 8001ac2:	000a      	movs	r2, r1
 8001ac4:	e72f      	b.n	8001926 <__aeabi_dadd+0x2fa>
 8001ac6:	4c89      	ldr	r4, [pc, #548]	@ (8001cec <__aeabi_dadd+0x6c0>)
 8001ac8:	1aff      	subs	r7, r7, r3
 8001aca:	4014      	ands	r4, r2
 8001acc:	0762      	lsls	r2, r4, #29
 8001ace:	08e4      	lsrs	r4, r4, #3
 8001ad0:	e76a      	b.n	80019a8 <__aeabi_dadd+0x37c>
 8001ad2:	4a85      	ldr	r2, [pc, #532]	@ (8001ce8 <__aeabi_dadd+0x6bc>)
 8001ad4:	4291      	cmp	r1, r2
 8001ad6:	d100      	bne.n	8001ada <__aeabi_dadd+0x4ae>
 8001ad8:	e0e3      	b.n	8001ca2 <__aeabi_dadd+0x676>
 8001ada:	4663      	mov	r3, ip
 8001adc:	18c2      	adds	r2, r0, r3
 8001ade:	4282      	cmp	r2, r0
 8001ae0:	4180      	sbcs	r0, r0
 8001ae2:	0023      	movs	r3, r4
 8001ae4:	4240      	negs	r0, r0
 8001ae6:	4453      	add	r3, sl
 8001ae8:	181b      	adds	r3, r3, r0
 8001aea:	07dd      	lsls	r5, r3, #31
 8001aec:	085c      	lsrs	r4, r3, #1
 8001aee:	2307      	movs	r3, #7
 8001af0:	0852      	lsrs	r2, r2, #1
 8001af2:	4315      	orrs	r5, r2
 8001af4:	000f      	movs	r7, r1
 8001af6:	402b      	ands	r3, r5
 8001af8:	e700      	b.n	80018fc <__aeabi_dadd+0x2d0>
 8001afa:	4663      	mov	r3, ip
 8001afc:	1a1d      	subs	r5, r3, r0
 8001afe:	45ac      	cmp	ip, r5
 8001b00:	4192      	sbcs	r2, r2
 8001b02:	4653      	mov	r3, sl
 8001b04:	4252      	negs	r2, r2
 8001b06:	1b1c      	subs	r4, r3, r4
 8001b08:	000e      	movs	r6, r1
 8001b0a:	4688      	mov	r8, r1
 8001b0c:	1aa4      	subs	r4, r4, r2
 8001b0e:	e5e5      	b.n	80016dc <__aeabi_dadd+0xb0>
 8001b10:	2d00      	cmp	r5, #0
 8001b12:	d000      	beq.n	8001b16 <__aeabi_dadd+0x4ea>
 8001b14:	e091      	b.n	8001c3a <__aeabi_dadd+0x60e>
 8001b16:	2a00      	cmp	r2, #0
 8001b18:	d138      	bne.n	8001b8c <__aeabi_dadd+0x560>
 8001b1a:	2480      	movs	r4, #128	@ 0x80
 8001b1c:	2600      	movs	r6, #0
 8001b1e:	0324      	lsls	r4, r4, #12
 8001b20:	e756      	b.n	80019d0 <__aeabi_dadd+0x3a4>
 8001b22:	4663      	mov	r3, ip
 8001b24:	18c5      	adds	r5, r0, r3
 8001b26:	4285      	cmp	r5, r0
 8001b28:	4180      	sbcs	r0, r0
 8001b2a:	4454      	add	r4, sl
 8001b2c:	4240      	negs	r0, r0
 8001b2e:	1824      	adds	r4, r4, r0
 8001b30:	2701      	movs	r7, #1
 8001b32:	0223      	lsls	r3, r4, #8
 8001b34:	d400      	bmi.n	8001b38 <__aeabi_dadd+0x50c>
 8001b36:	e6df      	b.n	80018f8 <__aeabi_dadd+0x2cc>
 8001b38:	2702      	movs	r7, #2
 8001b3a:	e687      	b.n	800184c <__aeabi_dadd+0x220>
 8001b3c:	4663      	mov	r3, ip
 8001b3e:	1ac5      	subs	r5, r0, r3
 8001b40:	42a8      	cmp	r0, r5
 8001b42:	4180      	sbcs	r0, r0
 8001b44:	4653      	mov	r3, sl
 8001b46:	4240      	negs	r0, r0
 8001b48:	1ae4      	subs	r4, r4, r3
 8001b4a:	2701      	movs	r7, #1
 8001b4c:	1a24      	subs	r4, r4, r0
 8001b4e:	e5c0      	b.n	80016d2 <__aeabi_dadd+0xa6>
 8001b50:	0762      	lsls	r2, r4, #29
 8001b52:	08c0      	lsrs	r0, r0, #3
 8001b54:	4302      	orrs	r2, r0
 8001b56:	08e4      	lsrs	r4, r4, #3
 8001b58:	e736      	b.n	80019c8 <__aeabi_dadd+0x39c>
 8001b5a:	0011      	movs	r1, r2
 8001b5c:	4653      	mov	r3, sl
 8001b5e:	3920      	subs	r1, #32
 8001b60:	40cb      	lsrs	r3, r1
 8001b62:	4699      	mov	r9, r3
 8001b64:	2a20      	cmp	r2, #32
 8001b66:	d006      	beq.n	8001b76 <__aeabi_dadd+0x54a>
 8001b68:	2140      	movs	r1, #64	@ 0x40
 8001b6a:	4653      	mov	r3, sl
 8001b6c:	1a8a      	subs	r2, r1, r2
 8001b6e:	4093      	lsls	r3, r2
 8001b70:	4662      	mov	r2, ip
 8001b72:	431a      	orrs	r2, r3
 8001b74:	4694      	mov	ip, r2
 8001b76:	4665      	mov	r5, ip
 8001b78:	1e6b      	subs	r3, r5, #1
 8001b7a:	419d      	sbcs	r5, r3
 8001b7c:	464b      	mov	r3, r9
 8001b7e:	431d      	orrs	r5, r3
 8001b80:	e659      	b.n	8001836 <__aeabi_dadd+0x20a>
 8001b82:	0762      	lsls	r2, r4, #29
 8001b84:	08c0      	lsrs	r0, r0, #3
 8001b86:	4302      	orrs	r2, r0
 8001b88:	08e4      	lsrs	r4, r4, #3
 8001b8a:	e70d      	b.n	80019a8 <__aeabi_dadd+0x37c>
 8001b8c:	4653      	mov	r3, sl
 8001b8e:	075a      	lsls	r2, r3, #29
 8001b90:	4663      	mov	r3, ip
 8001b92:	08d8      	lsrs	r0, r3, #3
 8001b94:	4653      	mov	r3, sl
 8001b96:	000e      	movs	r6, r1
 8001b98:	4302      	orrs	r2, r0
 8001b9a:	08dc      	lsrs	r4, r3, #3
 8001b9c:	e714      	b.n	80019c8 <__aeabi_dadd+0x39c>
 8001b9e:	0015      	movs	r5, r2
 8001ba0:	0026      	movs	r6, r4
 8001ba2:	3d20      	subs	r5, #32
 8001ba4:	40ee      	lsrs	r6, r5
 8001ba6:	2a20      	cmp	r2, #32
 8001ba8:	d003      	beq.n	8001bb2 <__aeabi_dadd+0x586>
 8001baa:	2540      	movs	r5, #64	@ 0x40
 8001bac:	1aaa      	subs	r2, r5, r2
 8001bae:	4094      	lsls	r4, r2
 8001bb0:	4320      	orrs	r0, r4
 8001bb2:	1e42      	subs	r2, r0, #1
 8001bb4:	4190      	sbcs	r0, r2
 8001bb6:	0005      	movs	r5, r0
 8001bb8:	4335      	orrs	r5, r6
 8001bba:	e606      	b.n	80017ca <__aeabi_dadd+0x19e>
 8001bbc:	2a00      	cmp	r2, #0
 8001bbe:	d07c      	beq.n	8001cba <__aeabi_dadd+0x68e>
 8001bc0:	4662      	mov	r2, ip
 8001bc2:	4653      	mov	r3, sl
 8001bc4:	08c0      	lsrs	r0, r0, #3
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_dadd+0x5a0>
 8001bca:	e6fa      	b.n	80019c2 <__aeabi_dadd+0x396>
 8001bcc:	0762      	lsls	r2, r4, #29
 8001bce:	4310      	orrs	r0, r2
 8001bd0:	2280      	movs	r2, #128	@ 0x80
 8001bd2:	08e4      	lsrs	r4, r4, #3
 8001bd4:	0312      	lsls	r2, r2, #12
 8001bd6:	4214      	tst	r4, r2
 8001bd8:	d008      	beq.n	8001bec <__aeabi_dadd+0x5c0>
 8001bda:	08d9      	lsrs	r1, r3, #3
 8001bdc:	4211      	tst	r1, r2
 8001bde:	d105      	bne.n	8001bec <__aeabi_dadd+0x5c0>
 8001be0:	4663      	mov	r3, ip
 8001be2:	08d8      	lsrs	r0, r3, #3
 8001be4:	4653      	mov	r3, sl
 8001be6:	000c      	movs	r4, r1
 8001be8:	075b      	lsls	r3, r3, #29
 8001bea:	4318      	orrs	r0, r3
 8001bec:	0f42      	lsrs	r2, r0, #29
 8001bee:	00c0      	lsls	r0, r0, #3
 8001bf0:	08c0      	lsrs	r0, r0, #3
 8001bf2:	0752      	lsls	r2, r2, #29
 8001bf4:	4302      	orrs	r2, r0
 8001bf6:	e6e7      	b.n	80019c8 <__aeabi_dadd+0x39c>
 8001bf8:	2a00      	cmp	r2, #0
 8001bfa:	d100      	bne.n	8001bfe <__aeabi_dadd+0x5d2>
 8001bfc:	e72d      	b.n	8001a5a <__aeabi_dadd+0x42e>
 8001bfe:	4663      	mov	r3, ip
 8001c00:	08d8      	lsrs	r0, r3, #3
 8001c02:	4653      	mov	r3, sl
 8001c04:	075a      	lsls	r2, r3, #29
 8001c06:	000e      	movs	r6, r1
 8001c08:	4302      	orrs	r2, r0
 8001c0a:	08dc      	lsrs	r4, r3, #3
 8001c0c:	e6cc      	b.n	80019a8 <__aeabi_dadd+0x37c>
 8001c0e:	4663      	mov	r3, ip
 8001c10:	1a1d      	subs	r5, r3, r0
 8001c12:	45ac      	cmp	ip, r5
 8001c14:	4192      	sbcs	r2, r2
 8001c16:	4653      	mov	r3, sl
 8001c18:	4252      	negs	r2, r2
 8001c1a:	1b1c      	subs	r4, r3, r4
 8001c1c:	000e      	movs	r6, r1
 8001c1e:	4688      	mov	r8, r1
 8001c20:	1aa4      	subs	r4, r4, r2
 8001c22:	3701      	adds	r7, #1
 8001c24:	e555      	b.n	80016d2 <__aeabi_dadd+0xa6>
 8001c26:	4663      	mov	r3, ip
 8001c28:	08d9      	lsrs	r1, r3, #3
 8001c2a:	4653      	mov	r3, sl
 8001c2c:	075a      	lsls	r2, r3, #29
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	08dc      	lsrs	r4, r3, #3
 8001c32:	e6c9      	b.n	80019c8 <__aeabi_dadd+0x39c>
 8001c34:	4660      	mov	r0, ip
 8001c36:	4654      	mov	r4, sl
 8001c38:	e6d4      	b.n	80019e4 <__aeabi_dadd+0x3b8>
 8001c3a:	08c0      	lsrs	r0, r0, #3
 8001c3c:	2a00      	cmp	r2, #0
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dadd+0x616>
 8001c40:	e6bf      	b.n	80019c2 <__aeabi_dadd+0x396>
 8001c42:	0762      	lsls	r2, r4, #29
 8001c44:	4310      	orrs	r0, r2
 8001c46:	2280      	movs	r2, #128	@ 0x80
 8001c48:	08e4      	lsrs	r4, r4, #3
 8001c4a:	0312      	lsls	r2, r2, #12
 8001c4c:	4214      	tst	r4, r2
 8001c4e:	d0cd      	beq.n	8001bec <__aeabi_dadd+0x5c0>
 8001c50:	08dd      	lsrs	r5, r3, #3
 8001c52:	4215      	tst	r5, r2
 8001c54:	d1ca      	bne.n	8001bec <__aeabi_dadd+0x5c0>
 8001c56:	4663      	mov	r3, ip
 8001c58:	08d8      	lsrs	r0, r3, #3
 8001c5a:	4653      	mov	r3, sl
 8001c5c:	075b      	lsls	r3, r3, #29
 8001c5e:	000e      	movs	r6, r1
 8001c60:	002c      	movs	r4, r5
 8001c62:	4318      	orrs	r0, r3
 8001c64:	e7c2      	b.n	8001bec <__aeabi_dadd+0x5c0>
 8001c66:	4663      	mov	r3, ip
 8001c68:	08d9      	lsrs	r1, r3, #3
 8001c6a:	4653      	mov	r3, sl
 8001c6c:	075a      	lsls	r2, r3, #29
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	08dc      	lsrs	r4, r3, #3
 8001c72:	e699      	b.n	80019a8 <__aeabi_dadd+0x37c>
 8001c74:	4663      	mov	r3, ip
 8001c76:	08d8      	lsrs	r0, r3, #3
 8001c78:	4653      	mov	r3, sl
 8001c7a:	075a      	lsls	r2, r3, #29
 8001c7c:	000e      	movs	r6, r1
 8001c7e:	4302      	orrs	r2, r0
 8001c80:	08dc      	lsrs	r4, r3, #3
 8001c82:	e6a1      	b.n	80019c8 <__aeabi_dadd+0x39c>
 8001c84:	0011      	movs	r1, r2
 8001c86:	0027      	movs	r7, r4
 8001c88:	3920      	subs	r1, #32
 8001c8a:	40cf      	lsrs	r7, r1
 8001c8c:	2a20      	cmp	r2, #32
 8001c8e:	d003      	beq.n	8001c98 <__aeabi_dadd+0x66c>
 8001c90:	2140      	movs	r1, #64	@ 0x40
 8001c92:	1a8a      	subs	r2, r1, r2
 8001c94:	4094      	lsls	r4, r2
 8001c96:	4320      	orrs	r0, r4
 8001c98:	1e42      	subs	r2, r0, #1
 8001c9a:	4190      	sbcs	r0, r2
 8001c9c:	0005      	movs	r5, r0
 8001c9e:	433d      	orrs	r5, r7
 8001ca0:	e651      	b.n	8001946 <__aeabi_dadd+0x31a>
 8001ca2:	000c      	movs	r4, r1
 8001ca4:	2500      	movs	r5, #0
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	e558      	b.n	800175c <__aeabi_dadd+0x130>
 8001caa:	4460      	add	r0, ip
 8001cac:	4560      	cmp	r0, ip
 8001cae:	4192      	sbcs	r2, r2
 8001cb0:	4454      	add	r4, sl
 8001cb2:	4252      	negs	r2, r2
 8001cb4:	0005      	movs	r5, r0
 8001cb6:	18a4      	adds	r4, r4, r2
 8001cb8:	e73a      	b.n	8001b30 <__aeabi_dadd+0x504>
 8001cba:	4653      	mov	r3, sl
 8001cbc:	075a      	lsls	r2, r3, #29
 8001cbe:	4663      	mov	r3, ip
 8001cc0:	08d9      	lsrs	r1, r3, #3
 8001cc2:	4653      	mov	r3, sl
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	08dc      	lsrs	r4, r3, #3
 8001cc8:	e67e      	b.n	80019c8 <__aeabi_dadd+0x39c>
 8001cca:	001a      	movs	r2, r3
 8001ccc:	001c      	movs	r4, r3
 8001cce:	432a      	orrs	r2, r5
 8001cd0:	d000      	beq.n	8001cd4 <__aeabi_dadd+0x6a8>
 8001cd2:	e6ab      	b.n	8001a2c <__aeabi_dadd+0x400>
 8001cd4:	e6c1      	b.n	8001a5a <__aeabi_dadd+0x42e>
 8001cd6:	2120      	movs	r1, #32
 8001cd8:	2500      	movs	r5, #0
 8001cda:	1a09      	subs	r1, r1, r0
 8001cdc:	e519      	b.n	8001712 <__aeabi_dadd+0xe6>
 8001cde:	2200      	movs	r2, #0
 8001ce0:	2500      	movs	r5, #0
 8001ce2:	4c01      	ldr	r4, [pc, #4]	@ (8001ce8 <__aeabi_dadd+0x6bc>)
 8001ce4:	e53a      	b.n	800175c <__aeabi_dadd+0x130>
 8001ce6:	46c0      	nop			@ (mov r8, r8)
 8001ce8:	000007ff 	.word	0x000007ff
 8001cec:	ff7fffff 	.word	0xff7fffff
 8001cf0:	000007fe 	.word	0x000007fe

08001cf4 <__aeabi_ddiv>:
 8001cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf6:	46de      	mov	lr, fp
 8001cf8:	4645      	mov	r5, r8
 8001cfa:	4657      	mov	r7, sl
 8001cfc:	464e      	mov	r6, r9
 8001cfe:	b5e0      	push	{r5, r6, r7, lr}
 8001d00:	b087      	sub	sp, #28
 8001d02:	9200      	str	r2, [sp, #0]
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	030b      	lsls	r3, r1, #12
 8001d08:	0b1b      	lsrs	r3, r3, #12
 8001d0a:	469b      	mov	fp, r3
 8001d0c:	0fca      	lsrs	r2, r1, #31
 8001d0e:	004b      	lsls	r3, r1, #1
 8001d10:	0004      	movs	r4, r0
 8001d12:	4680      	mov	r8, r0
 8001d14:	0d5b      	lsrs	r3, r3, #21
 8001d16:	9202      	str	r2, [sp, #8]
 8001d18:	d100      	bne.n	8001d1c <__aeabi_ddiv+0x28>
 8001d1a:	e16a      	b.n	8001ff2 <__aeabi_ddiv+0x2fe>
 8001d1c:	4ad4      	ldr	r2, [pc, #848]	@ (8002070 <__aeabi_ddiv+0x37c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d100      	bne.n	8001d24 <__aeabi_ddiv+0x30>
 8001d22:	e18c      	b.n	800203e <__aeabi_ddiv+0x34a>
 8001d24:	4659      	mov	r1, fp
 8001d26:	0f42      	lsrs	r2, r0, #29
 8001d28:	00c9      	lsls	r1, r1, #3
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	2180      	movs	r1, #128	@ 0x80
 8001d2e:	0409      	lsls	r1, r1, #16
 8001d30:	4311      	orrs	r1, r2
 8001d32:	00c2      	lsls	r2, r0, #3
 8001d34:	4690      	mov	r8, r2
 8001d36:	4acf      	ldr	r2, [pc, #828]	@ (8002074 <__aeabi_ddiv+0x380>)
 8001d38:	4689      	mov	r9, r1
 8001d3a:	4692      	mov	sl, r2
 8001d3c:	449a      	add	sl, r3
 8001d3e:	2300      	movs	r3, #0
 8001d40:	2400      	movs	r4, #0
 8001d42:	9303      	str	r3, [sp, #12]
 8001d44:	9e00      	ldr	r6, [sp, #0]
 8001d46:	9f01      	ldr	r7, [sp, #4]
 8001d48:	033b      	lsls	r3, r7, #12
 8001d4a:	0b1b      	lsrs	r3, r3, #12
 8001d4c:	469b      	mov	fp, r3
 8001d4e:	007b      	lsls	r3, r7, #1
 8001d50:	0030      	movs	r0, r6
 8001d52:	0d5b      	lsrs	r3, r3, #21
 8001d54:	0ffd      	lsrs	r5, r7, #31
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d100      	bne.n	8001d5c <__aeabi_ddiv+0x68>
 8001d5a:	e128      	b.n	8001fae <__aeabi_ddiv+0x2ba>
 8001d5c:	4ac4      	ldr	r2, [pc, #784]	@ (8002070 <__aeabi_ddiv+0x37c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d100      	bne.n	8001d64 <__aeabi_ddiv+0x70>
 8001d62:	e177      	b.n	8002054 <__aeabi_ddiv+0x360>
 8001d64:	4659      	mov	r1, fp
 8001d66:	0f72      	lsrs	r2, r6, #29
 8001d68:	00c9      	lsls	r1, r1, #3
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	2180      	movs	r1, #128	@ 0x80
 8001d6e:	0409      	lsls	r1, r1, #16
 8001d70:	4311      	orrs	r1, r2
 8001d72:	468b      	mov	fp, r1
 8001d74:	49bf      	ldr	r1, [pc, #764]	@ (8002074 <__aeabi_ddiv+0x380>)
 8001d76:	00f2      	lsls	r2, r6, #3
 8001d78:	468c      	mov	ip, r1
 8001d7a:	4651      	mov	r1, sl
 8001d7c:	4463      	add	r3, ip
 8001d7e:	1acb      	subs	r3, r1, r3
 8001d80:	469a      	mov	sl, r3
 8001d82:	2300      	movs	r3, #0
 8001d84:	9e02      	ldr	r6, [sp, #8]
 8001d86:	406e      	eors	r6, r5
 8001d88:	2c0f      	cmp	r4, #15
 8001d8a:	d827      	bhi.n	8001ddc <__aeabi_ddiv+0xe8>
 8001d8c:	49ba      	ldr	r1, [pc, #744]	@ (8002078 <__aeabi_ddiv+0x384>)
 8001d8e:	00a4      	lsls	r4, r4, #2
 8001d90:	5909      	ldr	r1, [r1, r4]
 8001d92:	468f      	mov	pc, r1
 8001d94:	46cb      	mov	fp, r9
 8001d96:	4642      	mov	r2, r8
 8001d98:	9e02      	ldr	r6, [sp, #8]
 8001d9a:	9b03      	ldr	r3, [sp, #12]
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d016      	beq.n	8001dce <__aeabi_ddiv+0xda>
 8001da0:	2b03      	cmp	r3, #3
 8001da2:	d100      	bne.n	8001da6 <__aeabi_ddiv+0xb2>
 8001da4:	e2a6      	b.n	80022f4 <__aeabi_ddiv+0x600>
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d000      	beq.n	8001dac <__aeabi_ddiv+0xb8>
 8001daa:	e0df      	b.n	8001f6c <__aeabi_ddiv+0x278>
 8001dac:	2200      	movs	r2, #0
 8001dae:	2300      	movs	r3, #0
 8001db0:	2400      	movs	r4, #0
 8001db2:	4690      	mov	r8, r2
 8001db4:	051b      	lsls	r3, r3, #20
 8001db6:	4323      	orrs	r3, r4
 8001db8:	07f6      	lsls	r6, r6, #31
 8001dba:	4333      	orrs	r3, r6
 8001dbc:	4640      	mov	r0, r8
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	b007      	add	sp, #28
 8001dc2:	bcf0      	pop	{r4, r5, r6, r7}
 8001dc4:	46bb      	mov	fp, r7
 8001dc6:	46b2      	mov	sl, r6
 8001dc8:	46a9      	mov	r9, r5
 8001dca:	46a0      	mov	r8, r4
 8001dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2400      	movs	r4, #0
 8001dd2:	4690      	mov	r8, r2
 8001dd4:	4ba6      	ldr	r3, [pc, #664]	@ (8002070 <__aeabi_ddiv+0x37c>)
 8001dd6:	e7ed      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 8001dd8:	002e      	movs	r6, r5
 8001dda:	e7df      	b.n	8001d9c <__aeabi_ddiv+0xa8>
 8001ddc:	45cb      	cmp	fp, r9
 8001dde:	d200      	bcs.n	8001de2 <__aeabi_ddiv+0xee>
 8001de0:	e1d4      	b.n	800218c <__aeabi_ddiv+0x498>
 8001de2:	d100      	bne.n	8001de6 <__aeabi_ddiv+0xf2>
 8001de4:	e1cf      	b.n	8002186 <__aeabi_ddiv+0x492>
 8001de6:	2301      	movs	r3, #1
 8001de8:	425b      	negs	r3, r3
 8001dea:	469c      	mov	ip, r3
 8001dec:	4644      	mov	r4, r8
 8001dee:	4648      	mov	r0, r9
 8001df0:	2700      	movs	r7, #0
 8001df2:	44e2      	add	sl, ip
 8001df4:	465b      	mov	r3, fp
 8001df6:	0e15      	lsrs	r5, r2, #24
 8001df8:	021b      	lsls	r3, r3, #8
 8001dfa:	431d      	orrs	r5, r3
 8001dfc:	0c19      	lsrs	r1, r3, #16
 8001dfe:	042b      	lsls	r3, r5, #16
 8001e00:	0212      	lsls	r2, r2, #8
 8001e02:	9500      	str	r5, [sp, #0]
 8001e04:	0c1d      	lsrs	r5, r3, #16
 8001e06:	4691      	mov	r9, r2
 8001e08:	9102      	str	r1, [sp, #8]
 8001e0a:	9503      	str	r5, [sp, #12]
 8001e0c:	f7fe fa1e 	bl	800024c <__aeabi_uidivmod>
 8001e10:	0002      	movs	r2, r0
 8001e12:	436a      	muls	r2, r5
 8001e14:	040b      	lsls	r3, r1, #16
 8001e16:	0c21      	lsrs	r1, r4, #16
 8001e18:	4680      	mov	r8, r0
 8001e1a:	4319      	orrs	r1, r3
 8001e1c:	428a      	cmp	r2, r1
 8001e1e:	d909      	bls.n	8001e34 <__aeabi_ddiv+0x140>
 8001e20:	9d00      	ldr	r5, [sp, #0]
 8001e22:	2301      	movs	r3, #1
 8001e24:	46ac      	mov	ip, r5
 8001e26:	425b      	negs	r3, r3
 8001e28:	4461      	add	r1, ip
 8001e2a:	469c      	mov	ip, r3
 8001e2c:	44e0      	add	r8, ip
 8001e2e:	428d      	cmp	r5, r1
 8001e30:	d800      	bhi.n	8001e34 <__aeabi_ddiv+0x140>
 8001e32:	e1fb      	b.n	800222c <__aeabi_ddiv+0x538>
 8001e34:	1a88      	subs	r0, r1, r2
 8001e36:	9902      	ldr	r1, [sp, #8]
 8001e38:	f7fe fa08 	bl	800024c <__aeabi_uidivmod>
 8001e3c:	9a03      	ldr	r2, [sp, #12]
 8001e3e:	0424      	lsls	r4, r4, #16
 8001e40:	4342      	muls	r2, r0
 8001e42:	0409      	lsls	r1, r1, #16
 8001e44:	0c24      	lsrs	r4, r4, #16
 8001e46:	0003      	movs	r3, r0
 8001e48:	430c      	orrs	r4, r1
 8001e4a:	42a2      	cmp	r2, r4
 8001e4c:	d906      	bls.n	8001e5c <__aeabi_ddiv+0x168>
 8001e4e:	9900      	ldr	r1, [sp, #0]
 8001e50:	3b01      	subs	r3, #1
 8001e52:	468c      	mov	ip, r1
 8001e54:	4464      	add	r4, ip
 8001e56:	42a1      	cmp	r1, r4
 8001e58:	d800      	bhi.n	8001e5c <__aeabi_ddiv+0x168>
 8001e5a:	e1e1      	b.n	8002220 <__aeabi_ddiv+0x52c>
 8001e5c:	1aa0      	subs	r0, r4, r2
 8001e5e:	4642      	mov	r2, r8
 8001e60:	0412      	lsls	r2, r2, #16
 8001e62:	431a      	orrs	r2, r3
 8001e64:	4693      	mov	fp, r2
 8001e66:	464b      	mov	r3, r9
 8001e68:	4659      	mov	r1, fp
 8001e6a:	0c1b      	lsrs	r3, r3, #16
 8001e6c:	001d      	movs	r5, r3
 8001e6e:	9304      	str	r3, [sp, #16]
 8001e70:	040b      	lsls	r3, r1, #16
 8001e72:	4649      	mov	r1, r9
 8001e74:	0409      	lsls	r1, r1, #16
 8001e76:	0c09      	lsrs	r1, r1, #16
 8001e78:	000c      	movs	r4, r1
 8001e7a:	0c1b      	lsrs	r3, r3, #16
 8001e7c:	435c      	muls	r4, r3
 8001e7e:	0c12      	lsrs	r2, r2, #16
 8001e80:	436b      	muls	r3, r5
 8001e82:	4688      	mov	r8, r1
 8001e84:	4351      	muls	r1, r2
 8001e86:	436a      	muls	r2, r5
 8001e88:	0c25      	lsrs	r5, r4, #16
 8001e8a:	46ac      	mov	ip, r5
 8001e8c:	185b      	adds	r3, r3, r1
 8001e8e:	4463      	add	r3, ip
 8001e90:	4299      	cmp	r1, r3
 8001e92:	d903      	bls.n	8001e9c <__aeabi_ddiv+0x1a8>
 8001e94:	2180      	movs	r1, #128	@ 0x80
 8001e96:	0249      	lsls	r1, r1, #9
 8001e98:	468c      	mov	ip, r1
 8001e9a:	4462      	add	r2, ip
 8001e9c:	0c19      	lsrs	r1, r3, #16
 8001e9e:	0424      	lsls	r4, r4, #16
 8001ea0:	041b      	lsls	r3, r3, #16
 8001ea2:	0c24      	lsrs	r4, r4, #16
 8001ea4:	188a      	adds	r2, r1, r2
 8001ea6:	191c      	adds	r4, r3, r4
 8001ea8:	4290      	cmp	r0, r2
 8001eaa:	d302      	bcc.n	8001eb2 <__aeabi_ddiv+0x1be>
 8001eac:	d116      	bne.n	8001edc <__aeabi_ddiv+0x1e8>
 8001eae:	42a7      	cmp	r7, r4
 8001eb0:	d214      	bcs.n	8001edc <__aeabi_ddiv+0x1e8>
 8001eb2:	465b      	mov	r3, fp
 8001eb4:	9d00      	ldr	r5, [sp, #0]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	444f      	add	r7, r9
 8001eba:	9305      	str	r3, [sp, #20]
 8001ebc:	454f      	cmp	r7, r9
 8001ebe:	419b      	sbcs	r3, r3
 8001ec0:	46ac      	mov	ip, r5
 8001ec2:	425b      	negs	r3, r3
 8001ec4:	4463      	add	r3, ip
 8001ec6:	18c0      	adds	r0, r0, r3
 8001ec8:	4285      	cmp	r5, r0
 8001eca:	d300      	bcc.n	8001ece <__aeabi_ddiv+0x1da>
 8001ecc:	e1a1      	b.n	8002212 <__aeabi_ddiv+0x51e>
 8001ece:	4282      	cmp	r2, r0
 8001ed0:	d900      	bls.n	8001ed4 <__aeabi_ddiv+0x1e0>
 8001ed2:	e1f6      	b.n	80022c2 <__aeabi_ddiv+0x5ce>
 8001ed4:	d100      	bne.n	8001ed8 <__aeabi_ddiv+0x1e4>
 8001ed6:	e1f1      	b.n	80022bc <__aeabi_ddiv+0x5c8>
 8001ed8:	9b05      	ldr	r3, [sp, #20]
 8001eda:	469b      	mov	fp, r3
 8001edc:	1b3c      	subs	r4, r7, r4
 8001ede:	42a7      	cmp	r7, r4
 8001ee0:	41bf      	sbcs	r7, r7
 8001ee2:	9d00      	ldr	r5, [sp, #0]
 8001ee4:	1a80      	subs	r0, r0, r2
 8001ee6:	427f      	negs	r7, r7
 8001ee8:	1bc0      	subs	r0, r0, r7
 8001eea:	4285      	cmp	r5, r0
 8001eec:	d100      	bne.n	8001ef0 <__aeabi_ddiv+0x1fc>
 8001eee:	e1d0      	b.n	8002292 <__aeabi_ddiv+0x59e>
 8001ef0:	9902      	ldr	r1, [sp, #8]
 8001ef2:	f7fe f9ab 	bl	800024c <__aeabi_uidivmod>
 8001ef6:	9a03      	ldr	r2, [sp, #12]
 8001ef8:	040b      	lsls	r3, r1, #16
 8001efa:	4342      	muls	r2, r0
 8001efc:	0c21      	lsrs	r1, r4, #16
 8001efe:	0007      	movs	r7, r0
 8001f00:	4319      	orrs	r1, r3
 8001f02:	428a      	cmp	r2, r1
 8001f04:	d900      	bls.n	8001f08 <__aeabi_ddiv+0x214>
 8001f06:	e178      	b.n	80021fa <__aeabi_ddiv+0x506>
 8001f08:	1a88      	subs	r0, r1, r2
 8001f0a:	9902      	ldr	r1, [sp, #8]
 8001f0c:	f7fe f99e 	bl	800024c <__aeabi_uidivmod>
 8001f10:	9a03      	ldr	r2, [sp, #12]
 8001f12:	0424      	lsls	r4, r4, #16
 8001f14:	4342      	muls	r2, r0
 8001f16:	0409      	lsls	r1, r1, #16
 8001f18:	0c24      	lsrs	r4, r4, #16
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	430c      	orrs	r4, r1
 8001f1e:	42a2      	cmp	r2, r4
 8001f20:	d900      	bls.n	8001f24 <__aeabi_ddiv+0x230>
 8001f22:	e15d      	b.n	80021e0 <__aeabi_ddiv+0x4ec>
 8001f24:	4641      	mov	r1, r8
 8001f26:	1aa4      	subs	r4, r4, r2
 8001f28:	043a      	lsls	r2, r7, #16
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	9d04      	ldr	r5, [sp, #16]
 8001f2e:	0413      	lsls	r3, r2, #16
 8001f30:	0c1b      	lsrs	r3, r3, #16
 8001f32:	4359      	muls	r1, r3
 8001f34:	4647      	mov	r7, r8
 8001f36:	436b      	muls	r3, r5
 8001f38:	469c      	mov	ip, r3
 8001f3a:	0c10      	lsrs	r0, r2, #16
 8001f3c:	4347      	muls	r7, r0
 8001f3e:	0c0b      	lsrs	r3, r1, #16
 8001f40:	44bc      	add	ip, r7
 8001f42:	4463      	add	r3, ip
 8001f44:	4368      	muls	r0, r5
 8001f46:	429f      	cmp	r7, r3
 8001f48:	d903      	bls.n	8001f52 <__aeabi_ddiv+0x25e>
 8001f4a:	2580      	movs	r5, #128	@ 0x80
 8001f4c:	026d      	lsls	r5, r5, #9
 8001f4e:	46ac      	mov	ip, r5
 8001f50:	4460      	add	r0, ip
 8001f52:	0c1f      	lsrs	r7, r3, #16
 8001f54:	0409      	lsls	r1, r1, #16
 8001f56:	041b      	lsls	r3, r3, #16
 8001f58:	0c09      	lsrs	r1, r1, #16
 8001f5a:	183f      	adds	r7, r7, r0
 8001f5c:	185b      	adds	r3, r3, r1
 8001f5e:	42bc      	cmp	r4, r7
 8001f60:	d200      	bcs.n	8001f64 <__aeabi_ddiv+0x270>
 8001f62:	e102      	b.n	800216a <__aeabi_ddiv+0x476>
 8001f64:	d100      	bne.n	8001f68 <__aeabi_ddiv+0x274>
 8001f66:	e0fd      	b.n	8002164 <__aeabi_ddiv+0x470>
 8001f68:	2301      	movs	r3, #1
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	4b43      	ldr	r3, [pc, #268]	@ (800207c <__aeabi_ddiv+0x388>)
 8001f6e:	4453      	add	r3, sl
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	dc00      	bgt.n	8001f76 <__aeabi_ddiv+0x282>
 8001f74:	e0ae      	b.n	80020d4 <__aeabi_ddiv+0x3e0>
 8001f76:	0751      	lsls	r1, r2, #29
 8001f78:	d000      	beq.n	8001f7c <__aeabi_ddiv+0x288>
 8001f7a:	e198      	b.n	80022ae <__aeabi_ddiv+0x5ba>
 8001f7c:	4659      	mov	r1, fp
 8001f7e:	01c9      	lsls	r1, r1, #7
 8001f80:	d506      	bpl.n	8001f90 <__aeabi_ddiv+0x29c>
 8001f82:	4659      	mov	r1, fp
 8001f84:	4b3e      	ldr	r3, [pc, #248]	@ (8002080 <__aeabi_ddiv+0x38c>)
 8001f86:	4019      	ands	r1, r3
 8001f88:	2380      	movs	r3, #128	@ 0x80
 8001f8a:	468b      	mov	fp, r1
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	4453      	add	r3, sl
 8001f90:	493c      	ldr	r1, [pc, #240]	@ (8002084 <__aeabi_ddiv+0x390>)
 8001f92:	428b      	cmp	r3, r1
 8001f94:	dd00      	ble.n	8001f98 <__aeabi_ddiv+0x2a4>
 8001f96:	e71a      	b.n	8001dce <__aeabi_ddiv+0xda>
 8001f98:	4659      	mov	r1, fp
 8001f9a:	08d2      	lsrs	r2, r2, #3
 8001f9c:	0749      	lsls	r1, r1, #29
 8001f9e:	4311      	orrs	r1, r2
 8001fa0:	465a      	mov	r2, fp
 8001fa2:	055b      	lsls	r3, r3, #21
 8001fa4:	0254      	lsls	r4, r2, #9
 8001fa6:	4688      	mov	r8, r1
 8001fa8:	0b24      	lsrs	r4, r4, #12
 8001faa:	0d5b      	lsrs	r3, r3, #21
 8001fac:	e702      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 8001fae:	465a      	mov	r2, fp
 8001fb0:	9b00      	ldr	r3, [sp, #0]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	d100      	bne.n	8001fb8 <__aeabi_ddiv+0x2c4>
 8001fb6:	e07e      	b.n	80020b6 <__aeabi_ddiv+0x3c2>
 8001fb8:	465b      	mov	r3, fp
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d100      	bne.n	8001fc0 <__aeabi_ddiv+0x2cc>
 8001fbe:	e100      	b.n	80021c2 <__aeabi_ddiv+0x4ce>
 8001fc0:	4658      	mov	r0, fp
 8001fc2:	f001 fabb 	bl	800353c <__clzsi2>
 8001fc6:	0002      	movs	r2, r0
 8001fc8:	0003      	movs	r3, r0
 8001fca:	3a0b      	subs	r2, #11
 8001fcc:	271d      	movs	r7, #29
 8001fce:	9e00      	ldr	r6, [sp, #0]
 8001fd0:	1aba      	subs	r2, r7, r2
 8001fd2:	0019      	movs	r1, r3
 8001fd4:	4658      	mov	r0, fp
 8001fd6:	40d6      	lsrs	r6, r2
 8001fd8:	3908      	subs	r1, #8
 8001fda:	4088      	lsls	r0, r1
 8001fdc:	0032      	movs	r2, r6
 8001fde:	4302      	orrs	r2, r0
 8001fe0:	4693      	mov	fp, r2
 8001fe2:	9a00      	ldr	r2, [sp, #0]
 8001fe4:	408a      	lsls	r2, r1
 8001fe6:	4928      	ldr	r1, [pc, #160]	@ (8002088 <__aeabi_ddiv+0x394>)
 8001fe8:	4453      	add	r3, sl
 8001fea:	468a      	mov	sl, r1
 8001fec:	449a      	add	sl, r3
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e6c8      	b.n	8001d84 <__aeabi_ddiv+0x90>
 8001ff2:	465b      	mov	r3, fp
 8001ff4:	4303      	orrs	r3, r0
 8001ff6:	4699      	mov	r9, r3
 8001ff8:	d056      	beq.n	80020a8 <__aeabi_ddiv+0x3b4>
 8001ffa:	465b      	mov	r3, fp
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d100      	bne.n	8002002 <__aeabi_ddiv+0x30e>
 8002000:	e0cd      	b.n	800219e <__aeabi_ddiv+0x4aa>
 8002002:	4658      	mov	r0, fp
 8002004:	f001 fa9a 	bl	800353c <__clzsi2>
 8002008:	230b      	movs	r3, #11
 800200a:	425b      	negs	r3, r3
 800200c:	469c      	mov	ip, r3
 800200e:	0002      	movs	r2, r0
 8002010:	4484      	add	ip, r0
 8002012:	4666      	mov	r6, ip
 8002014:	231d      	movs	r3, #29
 8002016:	1b9b      	subs	r3, r3, r6
 8002018:	0026      	movs	r6, r4
 800201a:	0011      	movs	r1, r2
 800201c:	4658      	mov	r0, fp
 800201e:	40de      	lsrs	r6, r3
 8002020:	3908      	subs	r1, #8
 8002022:	4088      	lsls	r0, r1
 8002024:	0033      	movs	r3, r6
 8002026:	4303      	orrs	r3, r0
 8002028:	4699      	mov	r9, r3
 800202a:	0023      	movs	r3, r4
 800202c:	408b      	lsls	r3, r1
 800202e:	4698      	mov	r8, r3
 8002030:	4b16      	ldr	r3, [pc, #88]	@ (800208c <__aeabi_ddiv+0x398>)
 8002032:	2400      	movs	r4, #0
 8002034:	1a9b      	subs	r3, r3, r2
 8002036:	469a      	mov	sl, r3
 8002038:	2300      	movs	r3, #0
 800203a:	9303      	str	r3, [sp, #12]
 800203c:	e682      	b.n	8001d44 <__aeabi_ddiv+0x50>
 800203e:	465a      	mov	r2, fp
 8002040:	4302      	orrs	r2, r0
 8002042:	4691      	mov	r9, r2
 8002044:	d12a      	bne.n	800209c <__aeabi_ddiv+0x3a8>
 8002046:	2200      	movs	r2, #0
 8002048:	469a      	mov	sl, r3
 800204a:	2302      	movs	r3, #2
 800204c:	4690      	mov	r8, r2
 800204e:	2408      	movs	r4, #8
 8002050:	9303      	str	r3, [sp, #12]
 8002052:	e677      	b.n	8001d44 <__aeabi_ddiv+0x50>
 8002054:	465a      	mov	r2, fp
 8002056:	9b00      	ldr	r3, [sp, #0]
 8002058:	431a      	orrs	r2, r3
 800205a:	4b0d      	ldr	r3, [pc, #52]	@ (8002090 <__aeabi_ddiv+0x39c>)
 800205c:	469c      	mov	ip, r3
 800205e:	44e2      	add	sl, ip
 8002060:	2a00      	cmp	r2, #0
 8002062:	d117      	bne.n	8002094 <__aeabi_ddiv+0x3a0>
 8002064:	2302      	movs	r3, #2
 8002066:	431c      	orrs	r4, r3
 8002068:	2300      	movs	r3, #0
 800206a:	469b      	mov	fp, r3
 800206c:	3302      	adds	r3, #2
 800206e:	e689      	b.n	8001d84 <__aeabi_ddiv+0x90>
 8002070:	000007ff 	.word	0x000007ff
 8002074:	fffffc01 	.word	0xfffffc01
 8002078:	0801714c 	.word	0x0801714c
 800207c:	000003ff 	.word	0x000003ff
 8002080:	feffffff 	.word	0xfeffffff
 8002084:	000007fe 	.word	0x000007fe
 8002088:	000003f3 	.word	0x000003f3
 800208c:	fffffc0d 	.word	0xfffffc0d
 8002090:	fffff801 	.word	0xfffff801
 8002094:	2303      	movs	r3, #3
 8002096:	0032      	movs	r2, r6
 8002098:	431c      	orrs	r4, r3
 800209a:	e673      	b.n	8001d84 <__aeabi_ddiv+0x90>
 800209c:	469a      	mov	sl, r3
 800209e:	2303      	movs	r3, #3
 80020a0:	46d9      	mov	r9, fp
 80020a2:	240c      	movs	r4, #12
 80020a4:	9303      	str	r3, [sp, #12]
 80020a6:	e64d      	b.n	8001d44 <__aeabi_ddiv+0x50>
 80020a8:	2300      	movs	r3, #0
 80020aa:	4698      	mov	r8, r3
 80020ac:	469a      	mov	sl, r3
 80020ae:	3301      	adds	r3, #1
 80020b0:	2404      	movs	r4, #4
 80020b2:	9303      	str	r3, [sp, #12]
 80020b4:	e646      	b.n	8001d44 <__aeabi_ddiv+0x50>
 80020b6:	2301      	movs	r3, #1
 80020b8:	431c      	orrs	r4, r3
 80020ba:	2300      	movs	r3, #0
 80020bc:	469b      	mov	fp, r3
 80020be:	3301      	adds	r3, #1
 80020c0:	e660      	b.n	8001d84 <__aeabi_ddiv+0x90>
 80020c2:	2300      	movs	r3, #0
 80020c4:	2480      	movs	r4, #128	@ 0x80
 80020c6:	4698      	mov	r8, r3
 80020c8:	2600      	movs	r6, #0
 80020ca:	4b92      	ldr	r3, [pc, #584]	@ (8002314 <__aeabi_ddiv+0x620>)
 80020cc:	0324      	lsls	r4, r4, #12
 80020ce:	e671      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 80020d0:	2201      	movs	r2, #1
 80020d2:	4252      	negs	r2, r2
 80020d4:	2101      	movs	r1, #1
 80020d6:	1ac9      	subs	r1, r1, r3
 80020d8:	2938      	cmp	r1, #56	@ 0x38
 80020da:	dd00      	ble.n	80020de <__aeabi_ddiv+0x3ea>
 80020dc:	e666      	b.n	8001dac <__aeabi_ddiv+0xb8>
 80020de:	291f      	cmp	r1, #31
 80020e0:	dc00      	bgt.n	80020e4 <__aeabi_ddiv+0x3f0>
 80020e2:	e0ab      	b.n	800223c <__aeabi_ddiv+0x548>
 80020e4:	201f      	movs	r0, #31
 80020e6:	4240      	negs	r0, r0
 80020e8:	1ac3      	subs	r3, r0, r3
 80020ea:	4658      	mov	r0, fp
 80020ec:	40d8      	lsrs	r0, r3
 80020ee:	0003      	movs	r3, r0
 80020f0:	2920      	cmp	r1, #32
 80020f2:	d004      	beq.n	80020fe <__aeabi_ddiv+0x40a>
 80020f4:	4658      	mov	r0, fp
 80020f6:	4988      	ldr	r1, [pc, #544]	@ (8002318 <__aeabi_ddiv+0x624>)
 80020f8:	4451      	add	r1, sl
 80020fa:	4088      	lsls	r0, r1
 80020fc:	4302      	orrs	r2, r0
 80020fe:	1e51      	subs	r1, r2, #1
 8002100:	418a      	sbcs	r2, r1
 8002102:	431a      	orrs	r2, r3
 8002104:	2307      	movs	r3, #7
 8002106:	0019      	movs	r1, r3
 8002108:	2400      	movs	r4, #0
 800210a:	4011      	ands	r1, r2
 800210c:	4213      	tst	r3, r2
 800210e:	d00c      	beq.n	800212a <__aeabi_ddiv+0x436>
 8002110:	230f      	movs	r3, #15
 8002112:	4013      	ands	r3, r2
 8002114:	2b04      	cmp	r3, #4
 8002116:	d100      	bne.n	800211a <__aeabi_ddiv+0x426>
 8002118:	e0f9      	b.n	800230e <__aeabi_ddiv+0x61a>
 800211a:	1d11      	adds	r1, r2, #4
 800211c:	4291      	cmp	r1, r2
 800211e:	419b      	sbcs	r3, r3
 8002120:	000a      	movs	r2, r1
 8002122:	425b      	negs	r3, r3
 8002124:	0759      	lsls	r1, r3, #29
 8002126:	025b      	lsls	r3, r3, #9
 8002128:	0b1c      	lsrs	r4, r3, #12
 800212a:	08d2      	lsrs	r2, r2, #3
 800212c:	430a      	orrs	r2, r1
 800212e:	4690      	mov	r8, r2
 8002130:	2300      	movs	r3, #0
 8002132:	e63f      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 8002134:	2480      	movs	r4, #128	@ 0x80
 8002136:	464b      	mov	r3, r9
 8002138:	0324      	lsls	r4, r4, #12
 800213a:	4223      	tst	r3, r4
 800213c:	d009      	beq.n	8002152 <__aeabi_ddiv+0x45e>
 800213e:	465b      	mov	r3, fp
 8002140:	4223      	tst	r3, r4
 8002142:	d106      	bne.n	8002152 <__aeabi_ddiv+0x45e>
 8002144:	431c      	orrs	r4, r3
 8002146:	0324      	lsls	r4, r4, #12
 8002148:	002e      	movs	r6, r5
 800214a:	4690      	mov	r8, r2
 800214c:	4b71      	ldr	r3, [pc, #452]	@ (8002314 <__aeabi_ddiv+0x620>)
 800214e:	0b24      	lsrs	r4, r4, #12
 8002150:	e630      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 8002152:	2480      	movs	r4, #128	@ 0x80
 8002154:	464b      	mov	r3, r9
 8002156:	0324      	lsls	r4, r4, #12
 8002158:	431c      	orrs	r4, r3
 800215a:	0324      	lsls	r4, r4, #12
 800215c:	9e02      	ldr	r6, [sp, #8]
 800215e:	4b6d      	ldr	r3, [pc, #436]	@ (8002314 <__aeabi_ddiv+0x620>)
 8002160:	0b24      	lsrs	r4, r4, #12
 8002162:	e627      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 8002164:	2b00      	cmp	r3, #0
 8002166:	d100      	bne.n	800216a <__aeabi_ddiv+0x476>
 8002168:	e700      	b.n	8001f6c <__aeabi_ddiv+0x278>
 800216a:	9800      	ldr	r0, [sp, #0]
 800216c:	1e51      	subs	r1, r2, #1
 800216e:	4684      	mov	ip, r0
 8002170:	4464      	add	r4, ip
 8002172:	4284      	cmp	r4, r0
 8002174:	d200      	bcs.n	8002178 <__aeabi_ddiv+0x484>
 8002176:	e084      	b.n	8002282 <__aeabi_ddiv+0x58e>
 8002178:	42bc      	cmp	r4, r7
 800217a:	d200      	bcs.n	800217e <__aeabi_ddiv+0x48a>
 800217c:	e0ae      	b.n	80022dc <__aeabi_ddiv+0x5e8>
 800217e:	d100      	bne.n	8002182 <__aeabi_ddiv+0x48e>
 8002180:	e0c1      	b.n	8002306 <__aeabi_ddiv+0x612>
 8002182:	000a      	movs	r2, r1
 8002184:	e6f0      	b.n	8001f68 <__aeabi_ddiv+0x274>
 8002186:	4542      	cmp	r2, r8
 8002188:	d900      	bls.n	800218c <__aeabi_ddiv+0x498>
 800218a:	e62c      	b.n	8001de6 <__aeabi_ddiv+0xf2>
 800218c:	464b      	mov	r3, r9
 800218e:	07dc      	lsls	r4, r3, #31
 8002190:	0858      	lsrs	r0, r3, #1
 8002192:	4643      	mov	r3, r8
 8002194:	085b      	lsrs	r3, r3, #1
 8002196:	431c      	orrs	r4, r3
 8002198:	4643      	mov	r3, r8
 800219a:	07df      	lsls	r7, r3, #31
 800219c:	e62a      	b.n	8001df4 <__aeabi_ddiv+0x100>
 800219e:	f001 f9cd 	bl	800353c <__clzsi2>
 80021a2:	2315      	movs	r3, #21
 80021a4:	469c      	mov	ip, r3
 80021a6:	4484      	add	ip, r0
 80021a8:	0002      	movs	r2, r0
 80021aa:	4663      	mov	r3, ip
 80021ac:	3220      	adds	r2, #32
 80021ae:	2b1c      	cmp	r3, #28
 80021b0:	dc00      	bgt.n	80021b4 <__aeabi_ddiv+0x4c0>
 80021b2:	e72e      	b.n	8002012 <__aeabi_ddiv+0x31e>
 80021b4:	0023      	movs	r3, r4
 80021b6:	3808      	subs	r0, #8
 80021b8:	4083      	lsls	r3, r0
 80021ba:	4699      	mov	r9, r3
 80021bc:	2300      	movs	r3, #0
 80021be:	4698      	mov	r8, r3
 80021c0:	e736      	b.n	8002030 <__aeabi_ddiv+0x33c>
 80021c2:	f001 f9bb 	bl	800353c <__clzsi2>
 80021c6:	0002      	movs	r2, r0
 80021c8:	0003      	movs	r3, r0
 80021ca:	3215      	adds	r2, #21
 80021cc:	3320      	adds	r3, #32
 80021ce:	2a1c      	cmp	r2, #28
 80021d0:	dc00      	bgt.n	80021d4 <__aeabi_ddiv+0x4e0>
 80021d2:	e6fb      	b.n	8001fcc <__aeabi_ddiv+0x2d8>
 80021d4:	9900      	ldr	r1, [sp, #0]
 80021d6:	3808      	subs	r0, #8
 80021d8:	4081      	lsls	r1, r0
 80021da:	2200      	movs	r2, #0
 80021dc:	468b      	mov	fp, r1
 80021de:	e702      	b.n	8001fe6 <__aeabi_ddiv+0x2f2>
 80021e0:	9900      	ldr	r1, [sp, #0]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	468c      	mov	ip, r1
 80021e6:	4464      	add	r4, ip
 80021e8:	42a1      	cmp	r1, r4
 80021ea:	d900      	bls.n	80021ee <__aeabi_ddiv+0x4fa>
 80021ec:	e69a      	b.n	8001f24 <__aeabi_ddiv+0x230>
 80021ee:	42a2      	cmp	r2, r4
 80021f0:	d800      	bhi.n	80021f4 <__aeabi_ddiv+0x500>
 80021f2:	e697      	b.n	8001f24 <__aeabi_ddiv+0x230>
 80021f4:	1e83      	subs	r3, r0, #2
 80021f6:	4464      	add	r4, ip
 80021f8:	e694      	b.n	8001f24 <__aeabi_ddiv+0x230>
 80021fa:	46ac      	mov	ip, r5
 80021fc:	4461      	add	r1, ip
 80021fe:	3f01      	subs	r7, #1
 8002200:	428d      	cmp	r5, r1
 8002202:	d900      	bls.n	8002206 <__aeabi_ddiv+0x512>
 8002204:	e680      	b.n	8001f08 <__aeabi_ddiv+0x214>
 8002206:	428a      	cmp	r2, r1
 8002208:	d800      	bhi.n	800220c <__aeabi_ddiv+0x518>
 800220a:	e67d      	b.n	8001f08 <__aeabi_ddiv+0x214>
 800220c:	1e87      	subs	r7, r0, #2
 800220e:	4461      	add	r1, ip
 8002210:	e67a      	b.n	8001f08 <__aeabi_ddiv+0x214>
 8002212:	4285      	cmp	r5, r0
 8002214:	d000      	beq.n	8002218 <__aeabi_ddiv+0x524>
 8002216:	e65f      	b.n	8001ed8 <__aeabi_ddiv+0x1e4>
 8002218:	45b9      	cmp	r9, r7
 800221a:	d900      	bls.n	800221e <__aeabi_ddiv+0x52a>
 800221c:	e65c      	b.n	8001ed8 <__aeabi_ddiv+0x1e4>
 800221e:	e656      	b.n	8001ece <__aeabi_ddiv+0x1da>
 8002220:	42a2      	cmp	r2, r4
 8002222:	d800      	bhi.n	8002226 <__aeabi_ddiv+0x532>
 8002224:	e61a      	b.n	8001e5c <__aeabi_ddiv+0x168>
 8002226:	1e83      	subs	r3, r0, #2
 8002228:	4464      	add	r4, ip
 800222a:	e617      	b.n	8001e5c <__aeabi_ddiv+0x168>
 800222c:	428a      	cmp	r2, r1
 800222e:	d800      	bhi.n	8002232 <__aeabi_ddiv+0x53e>
 8002230:	e600      	b.n	8001e34 <__aeabi_ddiv+0x140>
 8002232:	46ac      	mov	ip, r5
 8002234:	1e83      	subs	r3, r0, #2
 8002236:	4698      	mov	r8, r3
 8002238:	4461      	add	r1, ip
 800223a:	e5fb      	b.n	8001e34 <__aeabi_ddiv+0x140>
 800223c:	4837      	ldr	r0, [pc, #220]	@ (800231c <__aeabi_ddiv+0x628>)
 800223e:	0014      	movs	r4, r2
 8002240:	4450      	add	r0, sl
 8002242:	4082      	lsls	r2, r0
 8002244:	465b      	mov	r3, fp
 8002246:	0017      	movs	r7, r2
 8002248:	4083      	lsls	r3, r0
 800224a:	40cc      	lsrs	r4, r1
 800224c:	1e7a      	subs	r2, r7, #1
 800224e:	4197      	sbcs	r7, r2
 8002250:	4323      	orrs	r3, r4
 8002252:	433b      	orrs	r3, r7
 8002254:	001a      	movs	r2, r3
 8002256:	465b      	mov	r3, fp
 8002258:	40cb      	lsrs	r3, r1
 800225a:	0751      	lsls	r1, r2, #29
 800225c:	d009      	beq.n	8002272 <__aeabi_ddiv+0x57e>
 800225e:	210f      	movs	r1, #15
 8002260:	4011      	ands	r1, r2
 8002262:	2904      	cmp	r1, #4
 8002264:	d005      	beq.n	8002272 <__aeabi_ddiv+0x57e>
 8002266:	1d11      	adds	r1, r2, #4
 8002268:	4291      	cmp	r1, r2
 800226a:	4192      	sbcs	r2, r2
 800226c:	4252      	negs	r2, r2
 800226e:	189b      	adds	r3, r3, r2
 8002270:	000a      	movs	r2, r1
 8002272:	0219      	lsls	r1, r3, #8
 8002274:	d400      	bmi.n	8002278 <__aeabi_ddiv+0x584>
 8002276:	e755      	b.n	8002124 <__aeabi_ddiv+0x430>
 8002278:	2200      	movs	r2, #0
 800227a:	2301      	movs	r3, #1
 800227c:	2400      	movs	r4, #0
 800227e:	4690      	mov	r8, r2
 8002280:	e598      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 8002282:	000a      	movs	r2, r1
 8002284:	42bc      	cmp	r4, r7
 8002286:	d000      	beq.n	800228a <__aeabi_ddiv+0x596>
 8002288:	e66e      	b.n	8001f68 <__aeabi_ddiv+0x274>
 800228a:	454b      	cmp	r3, r9
 800228c:	d000      	beq.n	8002290 <__aeabi_ddiv+0x59c>
 800228e:	e66b      	b.n	8001f68 <__aeabi_ddiv+0x274>
 8002290:	e66c      	b.n	8001f6c <__aeabi_ddiv+0x278>
 8002292:	4b23      	ldr	r3, [pc, #140]	@ (8002320 <__aeabi_ddiv+0x62c>)
 8002294:	4a23      	ldr	r2, [pc, #140]	@ (8002324 <__aeabi_ddiv+0x630>)
 8002296:	4453      	add	r3, sl
 8002298:	4592      	cmp	sl, r2
 800229a:	da00      	bge.n	800229e <__aeabi_ddiv+0x5aa>
 800229c:	e718      	b.n	80020d0 <__aeabi_ddiv+0x3dc>
 800229e:	2101      	movs	r1, #1
 80022a0:	4249      	negs	r1, r1
 80022a2:	1d0a      	adds	r2, r1, #4
 80022a4:	428a      	cmp	r2, r1
 80022a6:	4189      	sbcs	r1, r1
 80022a8:	4249      	negs	r1, r1
 80022aa:	448b      	add	fp, r1
 80022ac:	e666      	b.n	8001f7c <__aeabi_ddiv+0x288>
 80022ae:	210f      	movs	r1, #15
 80022b0:	4011      	ands	r1, r2
 80022b2:	2904      	cmp	r1, #4
 80022b4:	d100      	bne.n	80022b8 <__aeabi_ddiv+0x5c4>
 80022b6:	e661      	b.n	8001f7c <__aeabi_ddiv+0x288>
 80022b8:	0011      	movs	r1, r2
 80022ba:	e7f2      	b.n	80022a2 <__aeabi_ddiv+0x5ae>
 80022bc:	42bc      	cmp	r4, r7
 80022be:	d800      	bhi.n	80022c2 <__aeabi_ddiv+0x5ce>
 80022c0:	e60a      	b.n	8001ed8 <__aeabi_ddiv+0x1e4>
 80022c2:	2302      	movs	r3, #2
 80022c4:	425b      	negs	r3, r3
 80022c6:	469c      	mov	ip, r3
 80022c8:	9900      	ldr	r1, [sp, #0]
 80022ca:	444f      	add	r7, r9
 80022cc:	454f      	cmp	r7, r9
 80022ce:	419b      	sbcs	r3, r3
 80022d0:	44e3      	add	fp, ip
 80022d2:	468c      	mov	ip, r1
 80022d4:	425b      	negs	r3, r3
 80022d6:	4463      	add	r3, ip
 80022d8:	18c0      	adds	r0, r0, r3
 80022da:	e5ff      	b.n	8001edc <__aeabi_ddiv+0x1e8>
 80022dc:	4649      	mov	r1, r9
 80022de:	9d00      	ldr	r5, [sp, #0]
 80022e0:	0048      	lsls	r0, r1, #1
 80022e2:	4548      	cmp	r0, r9
 80022e4:	4189      	sbcs	r1, r1
 80022e6:	46ac      	mov	ip, r5
 80022e8:	4249      	negs	r1, r1
 80022ea:	4461      	add	r1, ip
 80022ec:	4681      	mov	r9, r0
 80022ee:	3a02      	subs	r2, #2
 80022f0:	1864      	adds	r4, r4, r1
 80022f2:	e7c7      	b.n	8002284 <__aeabi_ddiv+0x590>
 80022f4:	2480      	movs	r4, #128	@ 0x80
 80022f6:	465b      	mov	r3, fp
 80022f8:	0324      	lsls	r4, r4, #12
 80022fa:	431c      	orrs	r4, r3
 80022fc:	0324      	lsls	r4, r4, #12
 80022fe:	4690      	mov	r8, r2
 8002300:	4b04      	ldr	r3, [pc, #16]	@ (8002314 <__aeabi_ddiv+0x620>)
 8002302:	0b24      	lsrs	r4, r4, #12
 8002304:	e556      	b.n	8001db4 <__aeabi_ddiv+0xc0>
 8002306:	4599      	cmp	r9, r3
 8002308:	d3e8      	bcc.n	80022dc <__aeabi_ddiv+0x5e8>
 800230a:	000a      	movs	r2, r1
 800230c:	e7bd      	b.n	800228a <__aeabi_ddiv+0x596>
 800230e:	2300      	movs	r3, #0
 8002310:	e708      	b.n	8002124 <__aeabi_ddiv+0x430>
 8002312:	46c0      	nop			@ (mov r8, r8)
 8002314:	000007ff 	.word	0x000007ff
 8002318:	0000043e 	.word	0x0000043e
 800231c:	0000041e 	.word	0x0000041e
 8002320:	000003ff 	.word	0x000003ff
 8002324:	fffffc02 	.word	0xfffffc02

08002328 <__eqdf2>:
 8002328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800232a:	4657      	mov	r7, sl
 800232c:	46de      	mov	lr, fp
 800232e:	464e      	mov	r6, r9
 8002330:	4645      	mov	r5, r8
 8002332:	b5e0      	push	{r5, r6, r7, lr}
 8002334:	000d      	movs	r5, r1
 8002336:	0004      	movs	r4, r0
 8002338:	0fe8      	lsrs	r0, r5, #31
 800233a:	4683      	mov	fp, r0
 800233c:	0309      	lsls	r1, r1, #12
 800233e:	0fd8      	lsrs	r0, r3, #31
 8002340:	0b09      	lsrs	r1, r1, #12
 8002342:	4682      	mov	sl, r0
 8002344:	4819      	ldr	r0, [pc, #100]	@ (80023ac <__eqdf2+0x84>)
 8002346:	468c      	mov	ip, r1
 8002348:	031f      	lsls	r7, r3, #12
 800234a:	0069      	lsls	r1, r5, #1
 800234c:	005e      	lsls	r6, r3, #1
 800234e:	0d49      	lsrs	r1, r1, #21
 8002350:	0b3f      	lsrs	r7, r7, #12
 8002352:	0d76      	lsrs	r6, r6, #21
 8002354:	4281      	cmp	r1, r0
 8002356:	d018      	beq.n	800238a <__eqdf2+0x62>
 8002358:	4286      	cmp	r6, r0
 800235a:	d00f      	beq.n	800237c <__eqdf2+0x54>
 800235c:	2001      	movs	r0, #1
 800235e:	42b1      	cmp	r1, r6
 8002360:	d10d      	bne.n	800237e <__eqdf2+0x56>
 8002362:	45bc      	cmp	ip, r7
 8002364:	d10b      	bne.n	800237e <__eqdf2+0x56>
 8002366:	4294      	cmp	r4, r2
 8002368:	d109      	bne.n	800237e <__eqdf2+0x56>
 800236a:	45d3      	cmp	fp, sl
 800236c:	d01c      	beq.n	80023a8 <__eqdf2+0x80>
 800236e:	2900      	cmp	r1, #0
 8002370:	d105      	bne.n	800237e <__eqdf2+0x56>
 8002372:	4660      	mov	r0, ip
 8002374:	4320      	orrs	r0, r4
 8002376:	1e43      	subs	r3, r0, #1
 8002378:	4198      	sbcs	r0, r3
 800237a:	e000      	b.n	800237e <__eqdf2+0x56>
 800237c:	2001      	movs	r0, #1
 800237e:	bcf0      	pop	{r4, r5, r6, r7}
 8002380:	46bb      	mov	fp, r7
 8002382:	46b2      	mov	sl, r6
 8002384:	46a9      	mov	r9, r5
 8002386:	46a0      	mov	r8, r4
 8002388:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800238a:	2001      	movs	r0, #1
 800238c:	428e      	cmp	r6, r1
 800238e:	d1f6      	bne.n	800237e <__eqdf2+0x56>
 8002390:	4661      	mov	r1, ip
 8002392:	4339      	orrs	r1, r7
 8002394:	000f      	movs	r7, r1
 8002396:	4317      	orrs	r7, r2
 8002398:	4327      	orrs	r7, r4
 800239a:	d1f0      	bne.n	800237e <__eqdf2+0x56>
 800239c:	465b      	mov	r3, fp
 800239e:	4652      	mov	r2, sl
 80023a0:	1a98      	subs	r0, r3, r2
 80023a2:	1e43      	subs	r3, r0, #1
 80023a4:	4198      	sbcs	r0, r3
 80023a6:	e7ea      	b.n	800237e <__eqdf2+0x56>
 80023a8:	2000      	movs	r0, #0
 80023aa:	e7e8      	b.n	800237e <__eqdf2+0x56>
 80023ac:	000007ff 	.word	0x000007ff

080023b0 <__gedf2>:
 80023b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023b2:	4657      	mov	r7, sl
 80023b4:	464e      	mov	r6, r9
 80023b6:	4645      	mov	r5, r8
 80023b8:	46de      	mov	lr, fp
 80023ba:	b5e0      	push	{r5, r6, r7, lr}
 80023bc:	000d      	movs	r5, r1
 80023be:	030f      	lsls	r7, r1, #12
 80023c0:	0b39      	lsrs	r1, r7, #12
 80023c2:	b083      	sub	sp, #12
 80023c4:	0004      	movs	r4, r0
 80023c6:	4680      	mov	r8, r0
 80023c8:	9101      	str	r1, [sp, #4]
 80023ca:	0058      	lsls	r0, r3, #1
 80023cc:	0fe9      	lsrs	r1, r5, #31
 80023ce:	4f31      	ldr	r7, [pc, #196]	@ (8002494 <__gedf2+0xe4>)
 80023d0:	0d40      	lsrs	r0, r0, #21
 80023d2:	468c      	mov	ip, r1
 80023d4:	006e      	lsls	r6, r5, #1
 80023d6:	0319      	lsls	r1, r3, #12
 80023d8:	4682      	mov	sl, r0
 80023da:	4691      	mov	r9, r2
 80023dc:	0d76      	lsrs	r6, r6, #21
 80023de:	0b09      	lsrs	r1, r1, #12
 80023e0:	0fd8      	lsrs	r0, r3, #31
 80023e2:	42be      	cmp	r6, r7
 80023e4:	d01f      	beq.n	8002426 <__gedf2+0x76>
 80023e6:	45ba      	cmp	sl, r7
 80023e8:	d00f      	beq.n	800240a <__gedf2+0x5a>
 80023ea:	2e00      	cmp	r6, #0
 80023ec:	d12f      	bne.n	800244e <__gedf2+0x9e>
 80023ee:	4655      	mov	r5, sl
 80023f0:	9e01      	ldr	r6, [sp, #4]
 80023f2:	4334      	orrs	r4, r6
 80023f4:	2d00      	cmp	r5, #0
 80023f6:	d127      	bne.n	8002448 <__gedf2+0x98>
 80023f8:	430a      	orrs	r2, r1
 80023fa:	d03a      	beq.n	8002472 <__gedf2+0xc2>
 80023fc:	2c00      	cmp	r4, #0
 80023fe:	d145      	bne.n	800248c <__gedf2+0xdc>
 8002400:	2800      	cmp	r0, #0
 8002402:	d11a      	bne.n	800243a <__gedf2+0x8a>
 8002404:	2001      	movs	r0, #1
 8002406:	4240      	negs	r0, r0
 8002408:	e017      	b.n	800243a <__gedf2+0x8a>
 800240a:	4311      	orrs	r1, r2
 800240c:	d13b      	bne.n	8002486 <__gedf2+0xd6>
 800240e:	2e00      	cmp	r6, #0
 8002410:	d102      	bne.n	8002418 <__gedf2+0x68>
 8002412:	9f01      	ldr	r7, [sp, #4]
 8002414:	4327      	orrs	r7, r4
 8002416:	d0f3      	beq.n	8002400 <__gedf2+0x50>
 8002418:	4584      	cmp	ip, r0
 800241a:	d109      	bne.n	8002430 <__gedf2+0x80>
 800241c:	4663      	mov	r3, ip
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f0      	beq.n	8002404 <__gedf2+0x54>
 8002422:	4660      	mov	r0, ip
 8002424:	e009      	b.n	800243a <__gedf2+0x8a>
 8002426:	9f01      	ldr	r7, [sp, #4]
 8002428:	4327      	orrs	r7, r4
 800242a:	d12c      	bne.n	8002486 <__gedf2+0xd6>
 800242c:	45b2      	cmp	sl, r6
 800242e:	d024      	beq.n	800247a <__gedf2+0xca>
 8002430:	4663      	mov	r3, ip
 8002432:	2002      	movs	r0, #2
 8002434:	3b01      	subs	r3, #1
 8002436:	4018      	ands	r0, r3
 8002438:	3801      	subs	r0, #1
 800243a:	b003      	add	sp, #12
 800243c:	bcf0      	pop	{r4, r5, r6, r7}
 800243e:	46bb      	mov	fp, r7
 8002440:	46b2      	mov	sl, r6
 8002442:	46a9      	mov	r9, r5
 8002444:	46a0      	mov	r8, r4
 8002446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002448:	2c00      	cmp	r4, #0
 800244a:	d0d9      	beq.n	8002400 <__gedf2+0x50>
 800244c:	e7e4      	b.n	8002418 <__gedf2+0x68>
 800244e:	4654      	mov	r4, sl
 8002450:	2c00      	cmp	r4, #0
 8002452:	d0ed      	beq.n	8002430 <__gedf2+0x80>
 8002454:	4584      	cmp	ip, r0
 8002456:	d1eb      	bne.n	8002430 <__gedf2+0x80>
 8002458:	4556      	cmp	r6, sl
 800245a:	dce9      	bgt.n	8002430 <__gedf2+0x80>
 800245c:	dbde      	blt.n	800241c <__gedf2+0x6c>
 800245e:	9b01      	ldr	r3, [sp, #4]
 8002460:	428b      	cmp	r3, r1
 8002462:	d8e5      	bhi.n	8002430 <__gedf2+0x80>
 8002464:	d1da      	bne.n	800241c <__gedf2+0x6c>
 8002466:	45c8      	cmp	r8, r9
 8002468:	d8e2      	bhi.n	8002430 <__gedf2+0x80>
 800246a:	2000      	movs	r0, #0
 800246c:	45c8      	cmp	r8, r9
 800246e:	d2e4      	bcs.n	800243a <__gedf2+0x8a>
 8002470:	e7d4      	b.n	800241c <__gedf2+0x6c>
 8002472:	2000      	movs	r0, #0
 8002474:	2c00      	cmp	r4, #0
 8002476:	d0e0      	beq.n	800243a <__gedf2+0x8a>
 8002478:	e7da      	b.n	8002430 <__gedf2+0x80>
 800247a:	4311      	orrs	r1, r2
 800247c:	d103      	bne.n	8002486 <__gedf2+0xd6>
 800247e:	4584      	cmp	ip, r0
 8002480:	d1d6      	bne.n	8002430 <__gedf2+0x80>
 8002482:	2000      	movs	r0, #0
 8002484:	e7d9      	b.n	800243a <__gedf2+0x8a>
 8002486:	2002      	movs	r0, #2
 8002488:	4240      	negs	r0, r0
 800248a:	e7d6      	b.n	800243a <__gedf2+0x8a>
 800248c:	4584      	cmp	ip, r0
 800248e:	d0e6      	beq.n	800245e <__gedf2+0xae>
 8002490:	e7ce      	b.n	8002430 <__gedf2+0x80>
 8002492:	46c0      	nop			@ (mov r8, r8)
 8002494:	000007ff 	.word	0x000007ff

08002498 <__ledf2>:
 8002498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800249a:	4657      	mov	r7, sl
 800249c:	464e      	mov	r6, r9
 800249e:	4645      	mov	r5, r8
 80024a0:	46de      	mov	lr, fp
 80024a2:	b5e0      	push	{r5, r6, r7, lr}
 80024a4:	000d      	movs	r5, r1
 80024a6:	030f      	lsls	r7, r1, #12
 80024a8:	0004      	movs	r4, r0
 80024aa:	4680      	mov	r8, r0
 80024ac:	0fe8      	lsrs	r0, r5, #31
 80024ae:	0b39      	lsrs	r1, r7, #12
 80024b0:	4684      	mov	ip, r0
 80024b2:	b083      	sub	sp, #12
 80024b4:	0058      	lsls	r0, r3, #1
 80024b6:	4f30      	ldr	r7, [pc, #192]	@ (8002578 <__ledf2+0xe0>)
 80024b8:	0d40      	lsrs	r0, r0, #21
 80024ba:	9101      	str	r1, [sp, #4]
 80024bc:	031e      	lsls	r6, r3, #12
 80024be:	0069      	lsls	r1, r5, #1
 80024c0:	4682      	mov	sl, r0
 80024c2:	4691      	mov	r9, r2
 80024c4:	0d49      	lsrs	r1, r1, #21
 80024c6:	0b36      	lsrs	r6, r6, #12
 80024c8:	0fd8      	lsrs	r0, r3, #31
 80024ca:	42b9      	cmp	r1, r7
 80024cc:	d020      	beq.n	8002510 <__ledf2+0x78>
 80024ce:	45ba      	cmp	sl, r7
 80024d0:	d00f      	beq.n	80024f2 <__ledf2+0x5a>
 80024d2:	2900      	cmp	r1, #0
 80024d4:	d12b      	bne.n	800252e <__ledf2+0x96>
 80024d6:	9901      	ldr	r1, [sp, #4]
 80024d8:	430c      	orrs	r4, r1
 80024da:	4651      	mov	r1, sl
 80024dc:	2900      	cmp	r1, #0
 80024de:	d137      	bne.n	8002550 <__ledf2+0xb8>
 80024e0:	4332      	orrs	r2, r6
 80024e2:	d038      	beq.n	8002556 <__ledf2+0xbe>
 80024e4:	2c00      	cmp	r4, #0
 80024e6:	d144      	bne.n	8002572 <__ledf2+0xda>
 80024e8:	2800      	cmp	r0, #0
 80024ea:	d119      	bne.n	8002520 <__ledf2+0x88>
 80024ec:	2001      	movs	r0, #1
 80024ee:	4240      	negs	r0, r0
 80024f0:	e016      	b.n	8002520 <__ledf2+0x88>
 80024f2:	4316      	orrs	r6, r2
 80024f4:	d113      	bne.n	800251e <__ledf2+0x86>
 80024f6:	2900      	cmp	r1, #0
 80024f8:	d102      	bne.n	8002500 <__ledf2+0x68>
 80024fa:	9f01      	ldr	r7, [sp, #4]
 80024fc:	4327      	orrs	r7, r4
 80024fe:	d0f3      	beq.n	80024e8 <__ledf2+0x50>
 8002500:	4584      	cmp	ip, r0
 8002502:	d020      	beq.n	8002546 <__ledf2+0xae>
 8002504:	4663      	mov	r3, ip
 8002506:	2002      	movs	r0, #2
 8002508:	3b01      	subs	r3, #1
 800250a:	4018      	ands	r0, r3
 800250c:	3801      	subs	r0, #1
 800250e:	e007      	b.n	8002520 <__ledf2+0x88>
 8002510:	9f01      	ldr	r7, [sp, #4]
 8002512:	4327      	orrs	r7, r4
 8002514:	d103      	bne.n	800251e <__ledf2+0x86>
 8002516:	458a      	cmp	sl, r1
 8002518:	d1f4      	bne.n	8002504 <__ledf2+0x6c>
 800251a:	4316      	orrs	r6, r2
 800251c:	d01f      	beq.n	800255e <__ledf2+0xc6>
 800251e:	2002      	movs	r0, #2
 8002520:	b003      	add	sp, #12
 8002522:	bcf0      	pop	{r4, r5, r6, r7}
 8002524:	46bb      	mov	fp, r7
 8002526:	46b2      	mov	sl, r6
 8002528:	46a9      	mov	r9, r5
 800252a:	46a0      	mov	r8, r4
 800252c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800252e:	4654      	mov	r4, sl
 8002530:	2c00      	cmp	r4, #0
 8002532:	d0e7      	beq.n	8002504 <__ledf2+0x6c>
 8002534:	4584      	cmp	ip, r0
 8002536:	d1e5      	bne.n	8002504 <__ledf2+0x6c>
 8002538:	4551      	cmp	r1, sl
 800253a:	dce3      	bgt.n	8002504 <__ledf2+0x6c>
 800253c:	db03      	blt.n	8002546 <__ledf2+0xae>
 800253e:	9b01      	ldr	r3, [sp, #4]
 8002540:	42b3      	cmp	r3, r6
 8002542:	d8df      	bhi.n	8002504 <__ledf2+0x6c>
 8002544:	d00f      	beq.n	8002566 <__ledf2+0xce>
 8002546:	4663      	mov	r3, ip
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0cf      	beq.n	80024ec <__ledf2+0x54>
 800254c:	4660      	mov	r0, ip
 800254e:	e7e7      	b.n	8002520 <__ledf2+0x88>
 8002550:	2c00      	cmp	r4, #0
 8002552:	d0c9      	beq.n	80024e8 <__ledf2+0x50>
 8002554:	e7d4      	b.n	8002500 <__ledf2+0x68>
 8002556:	2000      	movs	r0, #0
 8002558:	2c00      	cmp	r4, #0
 800255a:	d0e1      	beq.n	8002520 <__ledf2+0x88>
 800255c:	e7d2      	b.n	8002504 <__ledf2+0x6c>
 800255e:	4584      	cmp	ip, r0
 8002560:	d1d0      	bne.n	8002504 <__ledf2+0x6c>
 8002562:	2000      	movs	r0, #0
 8002564:	e7dc      	b.n	8002520 <__ledf2+0x88>
 8002566:	45c8      	cmp	r8, r9
 8002568:	d8cc      	bhi.n	8002504 <__ledf2+0x6c>
 800256a:	2000      	movs	r0, #0
 800256c:	45c8      	cmp	r8, r9
 800256e:	d2d7      	bcs.n	8002520 <__ledf2+0x88>
 8002570:	e7e9      	b.n	8002546 <__ledf2+0xae>
 8002572:	4584      	cmp	ip, r0
 8002574:	d0e3      	beq.n	800253e <__ledf2+0xa6>
 8002576:	e7c5      	b.n	8002504 <__ledf2+0x6c>
 8002578:	000007ff 	.word	0x000007ff

0800257c <__aeabi_dmul>:
 800257c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800257e:	4657      	mov	r7, sl
 8002580:	46de      	mov	lr, fp
 8002582:	464e      	mov	r6, r9
 8002584:	4645      	mov	r5, r8
 8002586:	b5e0      	push	{r5, r6, r7, lr}
 8002588:	001f      	movs	r7, r3
 800258a:	030b      	lsls	r3, r1, #12
 800258c:	0b1b      	lsrs	r3, r3, #12
 800258e:	0016      	movs	r6, r2
 8002590:	469a      	mov	sl, r3
 8002592:	0fca      	lsrs	r2, r1, #31
 8002594:	004b      	lsls	r3, r1, #1
 8002596:	0004      	movs	r4, r0
 8002598:	4693      	mov	fp, r2
 800259a:	b087      	sub	sp, #28
 800259c:	0d5b      	lsrs	r3, r3, #21
 800259e:	d100      	bne.n	80025a2 <__aeabi_dmul+0x26>
 80025a0:	e0d5      	b.n	800274e <__aeabi_dmul+0x1d2>
 80025a2:	4abb      	ldr	r2, [pc, #748]	@ (8002890 <__aeabi_dmul+0x314>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d100      	bne.n	80025aa <__aeabi_dmul+0x2e>
 80025a8:	e0f8      	b.n	800279c <__aeabi_dmul+0x220>
 80025aa:	4651      	mov	r1, sl
 80025ac:	0f42      	lsrs	r2, r0, #29
 80025ae:	00c9      	lsls	r1, r1, #3
 80025b0:	430a      	orrs	r2, r1
 80025b2:	2180      	movs	r1, #128	@ 0x80
 80025b4:	0409      	lsls	r1, r1, #16
 80025b6:	4311      	orrs	r1, r2
 80025b8:	00c2      	lsls	r2, r0, #3
 80025ba:	4691      	mov	r9, r2
 80025bc:	4ab5      	ldr	r2, [pc, #724]	@ (8002894 <__aeabi_dmul+0x318>)
 80025be:	468a      	mov	sl, r1
 80025c0:	189d      	adds	r5, r3, r2
 80025c2:	2300      	movs	r3, #0
 80025c4:	4698      	mov	r8, r3
 80025c6:	9302      	str	r3, [sp, #8]
 80025c8:	033c      	lsls	r4, r7, #12
 80025ca:	007b      	lsls	r3, r7, #1
 80025cc:	0ffa      	lsrs	r2, r7, #31
 80025ce:	0030      	movs	r0, r6
 80025d0:	0b24      	lsrs	r4, r4, #12
 80025d2:	0d5b      	lsrs	r3, r3, #21
 80025d4:	9200      	str	r2, [sp, #0]
 80025d6:	d100      	bne.n	80025da <__aeabi_dmul+0x5e>
 80025d8:	e096      	b.n	8002708 <__aeabi_dmul+0x18c>
 80025da:	4aad      	ldr	r2, [pc, #692]	@ (8002890 <__aeabi_dmul+0x314>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d031      	beq.n	8002644 <__aeabi_dmul+0xc8>
 80025e0:	0f72      	lsrs	r2, r6, #29
 80025e2:	00e4      	lsls	r4, r4, #3
 80025e4:	4322      	orrs	r2, r4
 80025e6:	2480      	movs	r4, #128	@ 0x80
 80025e8:	0424      	lsls	r4, r4, #16
 80025ea:	4314      	orrs	r4, r2
 80025ec:	4aa9      	ldr	r2, [pc, #676]	@ (8002894 <__aeabi_dmul+0x318>)
 80025ee:	00f0      	lsls	r0, r6, #3
 80025f0:	4694      	mov	ip, r2
 80025f2:	4463      	add	r3, ip
 80025f4:	195b      	adds	r3, r3, r5
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	9201      	str	r2, [sp, #4]
 80025fa:	4642      	mov	r2, r8
 80025fc:	2600      	movs	r6, #0
 80025fe:	2a0a      	cmp	r2, #10
 8002600:	dc42      	bgt.n	8002688 <__aeabi_dmul+0x10c>
 8002602:	465a      	mov	r2, fp
 8002604:	9900      	ldr	r1, [sp, #0]
 8002606:	404a      	eors	r2, r1
 8002608:	4693      	mov	fp, r2
 800260a:	4642      	mov	r2, r8
 800260c:	2a02      	cmp	r2, #2
 800260e:	dc32      	bgt.n	8002676 <__aeabi_dmul+0xfa>
 8002610:	3a01      	subs	r2, #1
 8002612:	2a01      	cmp	r2, #1
 8002614:	d900      	bls.n	8002618 <__aeabi_dmul+0x9c>
 8002616:	e149      	b.n	80028ac <__aeabi_dmul+0x330>
 8002618:	2e02      	cmp	r6, #2
 800261a:	d100      	bne.n	800261e <__aeabi_dmul+0xa2>
 800261c:	e0ca      	b.n	80027b4 <__aeabi_dmul+0x238>
 800261e:	2e01      	cmp	r6, #1
 8002620:	d13d      	bne.n	800269e <__aeabi_dmul+0x122>
 8002622:	2300      	movs	r3, #0
 8002624:	2400      	movs	r4, #0
 8002626:	2200      	movs	r2, #0
 8002628:	0010      	movs	r0, r2
 800262a:	465a      	mov	r2, fp
 800262c:	051b      	lsls	r3, r3, #20
 800262e:	4323      	orrs	r3, r4
 8002630:	07d2      	lsls	r2, r2, #31
 8002632:	4313      	orrs	r3, r2
 8002634:	0019      	movs	r1, r3
 8002636:	b007      	add	sp, #28
 8002638:	bcf0      	pop	{r4, r5, r6, r7}
 800263a:	46bb      	mov	fp, r7
 800263c:	46b2      	mov	sl, r6
 800263e:	46a9      	mov	r9, r5
 8002640:	46a0      	mov	r8, r4
 8002642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002644:	4b92      	ldr	r3, [pc, #584]	@ (8002890 <__aeabi_dmul+0x314>)
 8002646:	4326      	orrs	r6, r4
 8002648:	18eb      	adds	r3, r5, r3
 800264a:	2e00      	cmp	r6, #0
 800264c:	d100      	bne.n	8002650 <__aeabi_dmul+0xd4>
 800264e:	e0bb      	b.n	80027c8 <__aeabi_dmul+0x24c>
 8002650:	2203      	movs	r2, #3
 8002652:	4641      	mov	r1, r8
 8002654:	4311      	orrs	r1, r2
 8002656:	465a      	mov	r2, fp
 8002658:	4688      	mov	r8, r1
 800265a:	9900      	ldr	r1, [sp, #0]
 800265c:	404a      	eors	r2, r1
 800265e:	2180      	movs	r1, #128	@ 0x80
 8002660:	0109      	lsls	r1, r1, #4
 8002662:	468c      	mov	ip, r1
 8002664:	0029      	movs	r1, r5
 8002666:	4461      	add	r1, ip
 8002668:	9101      	str	r1, [sp, #4]
 800266a:	4641      	mov	r1, r8
 800266c:	290a      	cmp	r1, #10
 800266e:	dd00      	ble.n	8002672 <__aeabi_dmul+0xf6>
 8002670:	e233      	b.n	8002ada <__aeabi_dmul+0x55e>
 8002672:	4693      	mov	fp, r2
 8002674:	2603      	movs	r6, #3
 8002676:	4642      	mov	r2, r8
 8002678:	2701      	movs	r7, #1
 800267a:	4097      	lsls	r7, r2
 800267c:	21a6      	movs	r1, #166	@ 0xa6
 800267e:	003a      	movs	r2, r7
 8002680:	00c9      	lsls	r1, r1, #3
 8002682:	400a      	ands	r2, r1
 8002684:	420f      	tst	r7, r1
 8002686:	d031      	beq.n	80026ec <__aeabi_dmul+0x170>
 8002688:	9e02      	ldr	r6, [sp, #8]
 800268a:	2e02      	cmp	r6, #2
 800268c:	d100      	bne.n	8002690 <__aeabi_dmul+0x114>
 800268e:	e235      	b.n	8002afc <__aeabi_dmul+0x580>
 8002690:	2e03      	cmp	r6, #3
 8002692:	d100      	bne.n	8002696 <__aeabi_dmul+0x11a>
 8002694:	e1d2      	b.n	8002a3c <__aeabi_dmul+0x4c0>
 8002696:	4654      	mov	r4, sl
 8002698:	4648      	mov	r0, r9
 800269a:	2e01      	cmp	r6, #1
 800269c:	d0c1      	beq.n	8002622 <__aeabi_dmul+0xa6>
 800269e:	9a01      	ldr	r2, [sp, #4]
 80026a0:	4b7d      	ldr	r3, [pc, #500]	@ (8002898 <__aeabi_dmul+0x31c>)
 80026a2:	4694      	mov	ip, r2
 80026a4:	4463      	add	r3, ip
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	dc00      	bgt.n	80026ac <__aeabi_dmul+0x130>
 80026aa:	e0c0      	b.n	800282e <__aeabi_dmul+0x2b2>
 80026ac:	0742      	lsls	r2, r0, #29
 80026ae:	d009      	beq.n	80026c4 <__aeabi_dmul+0x148>
 80026b0:	220f      	movs	r2, #15
 80026b2:	4002      	ands	r2, r0
 80026b4:	2a04      	cmp	r2, #4
 80026b6:	d005      	beq.n	80026c4 <__aeabi_dmul+0x148>
 80026b8:	1d02      	adds	r2, r0, #4
 80026ba:	4282      	cmp	r2, r0
 80026bc:	4180      	sbcs	r0, r0
 80026be:	4240      	negs	r0, r0
 80026c0:	1824      	adds	r4, r4, r0
 80026c2:	0010      	movs	r0, r2
 80026c4:	01e2      	lsls	r2, r4, #7
 80026c6:	d506      	bpl.n	80026d6 <__aeabi_dmul+0x15a>
 80026c8:	4b74      	ldr	r3, [pc, #464]	@ (800289c <__aeabi_dmul+0x320>)
 80026ca:	9a01      	ldr	r2, [sp, #4]
 80026cc:	401c      	ands	r4, r3
 80026ce:	2380      	movs	r3, #128	@ 0x80
 80026d0:	4694      	mov	ip, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	4463      	add	r3, ip
 80026d6:	4a72      	ldr	r2, [pc, #456]	@ (80028a0 <__aeabi_dmul+0x324>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	dc6b      	bgt.n	80027b4 <__aeabi_dmul+0x238>
 80026dc:	0762      	lsls	r2, r4, #29
 80026de:	08c0      	lsrs	r0, r0, #3
 80026e0:	0264      	lsls	r4, r4, #9
 80026e2:	055b      	lsls	r3, r3, #21
 80026e4:	4302      	orrs	r2, r0
 80026e6:	0b24      	lsrs	r4, r4, #12
 80026e8:	0d5b      	lsrs	r3, r3, #21
 80026ea:	e79d      	b.n	8002628 <__aeabi_dmul+0xac>
 80026ec:	2190      	movs	r1, #144	@ 0x90
 80026ee:	0089      	lsls	r1, r1, #2
 80026f0:	420f      	tst	r7, r1
 80026f2:	d163      	bne.n	80027bc <__aeabi_dmul+0x240>
 80026f4:	2288      	movs	r2, #136	@ 0x88
 80026f6:	423a      	tst	r2, r7
 80026f8:	d100      	bne.n	80026fc <__aeabi_dmul+0x180>
 80026fa:	e0d7      	b.n	80028ac <__aeabi_dmul+0x330>
 80026fc:	9b00      	ldr	r3, [sp, #0]
 80026fe:	46a2      	mov	sl, r4
 8002700:	469b      	mov	fp, r3
 8002702:	4681      	mov	r9, r0
 8002704:	9602      	str	r6, [sp, #8]
 8002706:	e7bf      	b.n	8002688 <__aeabi_dmul+0x10c>
 8002708:	0023      	movs	r3, r4
 800270a:	4333      	orrs	r3, r6
 800270c:	d100      	bne.n	8002710 <__aeabi_dmul+0x194>
 800270e:	e07f      	b.n	8002810 <__aeabi_dmul+0x294>
 8002710:	2c00      	cmp	r4, #0
 8002712:	d100      	bne.n	8002716 <__aeabi_dmul+0x19a>
 8002714:	e1ad      	b.n	8002a72 <__aeabi_dmul+0x4f6>
 8002716:	0020      	movs	r0, r4
 8002718:	f000 ff10 	bl	800353c <__clzsi2>
 800271c:	0002      	movs	r2, r0
 800271e:	0003      	movs	r3, r0
 8002720:	3a0b      	subs	r2, #11
 8002722:	201d      	movs	r0, #29
 8002724:	0019      	movs	r1, r3
 8002726:	1a82      	subs	r2, r0, r2
 8002728:	0030      	movs	r0, r6
 800272a:	3908      	subs	r1, #8
 800272c:	40d0      	lsrs	r0, r2
 800272e:	408c      	lsls	r4, r1
 8002730:	4304      	orrs	r4, r0
 8002732:	0030      	movs	r0, r6
 8002734:	4088      	lsls	r0, r1
 8002736:	4a5b      	ldr	r2, [pc, #364]	@ (80028a4 <__aeabi_dmul+0x328>)
 8002738:	1aeb      	subs	r3, r5, r3
 800273a:	4694      	mov	ip, r2
 800273c:	4463      	add	r3, ip
 800273e:	1c5a      	adds	r2, r3, #1
 8002740:	9201      	str	r2, [sp, #4]
 8002742:	4642      	mov	r2, r8
 8002744:	2600      	movs	r6, #0
 8002746:	2a0a      	cmp	r2, #10
 8002748:	dc00      	bgt.n	800274c <__aeabi_dmul+0x1d0>
 800274a:	e75a      	b.n	8002602 <__aeabi_dmul+0x86>
 800274c:	e79c      	b.n	8002688 <__aeabi_dmul+0x10c>
 800274e:	4653      	mov	r3, sl
 8002750:	4303      	orrs	r3, r0
 8002752:	4699      	mov	r9, r3
 8002754:	d054      	beq.n	8002800 <__aeabi_dmul+0x284>
 8002756:	4653      	mov	r3, sl
 8002758:	2b00      	cmp	r3, #0
 800275a:	d100      	bne.n	800275e <__aeabi_dmul+0x1e2>
 800275c:	e177      	b.n	8002a4e <__aeabi_dmul+0x4d2>
 800275e:	4650      	mov	r0, sl
 8002760:	f000 feec 	bl	800353c <__clzsi2>
 8002764:	230b      	movs	r3, #11
 8002766:	425b      	negs	r3, r3
 8002768:	469c      	mov	ip, r3
 800276a:	0002      	movs	r2, r0
 800276c:	4484      	add	ip, r0
 800276e:	0011      	movs	r1, r2
 8002770:	4650      	mov	r0, sl
 8002772:	3908      	subs	r1, #8
 8002774:	4088      	lsls	r0, r1
 8002776:	231d      	movs	r3, #29
 8002778:	4680      	mov	r8, r0
 800277a:	4660      	mov	r0, ip
 800277c:	1a1b      	subs	r3, r3, r0
 800277e:	0020      	movs	r0, r4
 8002780:	40d8      	lsrs	r0, r3
 8002782:	0003      	movs	r3, r0
 8002784:	4640      	mov	r0, r8
 8002786:	4303      	orrs	r3, r0
 8002788:	469a      	mov	sl, r3
 800278a:	0023      	movs	r3, r4
 800278c:	408b      	lsls	r3, r1
 800278e:	4699      	mov	r9, r3
 8002790:	2300      	movs	r3, #0
 8002792:	4d44      	ldr	r5, [pc, #272]	@ (80028a4 <__aeabi_dmul+0x328>)
 8002794:	4698      	mov	r8, r3
 8002796:	1aad      	subs	r5, r5, r2
 8002798:	9302      	str	r3, [sp, #8]
 800279a:	e715      	b.n	80025c8 <__aeabi_dmul+0x4c>
 800279c:	4652      	mov	r2, sl
 800279e:	4302      	orrs	r2, r0
 80027a0:	4691      	mov	r9, r2
 80027a2:	d126      	bne.n	80027f2 <__aeabi_dmul+0x276>
 80027a4:	2200      	movs	r2, #0
 80027a6:	001d      	movs	r5, r3
 80027a8:	2302      	movs	r3, #2
 80027aa:	4692      	mov	sl, r2
 80027ac:	3208      	adds	r2, #8
 80027ae:	4690      	mov	r8, r2
 80027b0:	9302      	str	r3, [sp, #8]
 80027b2:	e709      	b.n	80025c8 <__aeabi_dmul+0x4c>
 80027b4:	2400      	movs	r4, #0
 80027b6:	2200      	movs	r2, #0
 80027b8:	4b35      	ldr	r3, [pc, #212]	@ (8002890 <__aeabi_dmul+0x314>)
 80027ba:	e735      	b.n	8002628 <__aeabi_dmul+0xac>
 80027bc:	2300      	movs	r3, #0
 80027be:	2480      	movs	r4, #128	@ 0x80
 80027c0:	469b      	mov	fp, r3
 80027c2:	0324      	lsls	r4, r4, #12
 80027c4:	4b32      	ldr	r3, [pc, #200]	@ (8002890 <__aeabi_dmul+0x314>)
 80027c6:	e72f      	b.n	8002628 <__aeabi_dmul+0xac>
 80027c8:	2202      	movs	r2, #2
 80027ca:	4641      	mov	r1, r8
 80027cc:	4311      	orrs	r1, r2
 80027ce:	2280      	movs	r2, #128	@ 0x80
 80027d0:	0112      	lsls	r2, r2, #4
 80027d2:	4694      	mov	ip, r2
 80027d4:	002a      	movs	r2, r5
 80027d6:	4462      	add	r2, ip
 80027d8:	4688      	mov	r8, r1
 80027da:	9201      	str	r2, [sp, #4]
 80027dc:	290a      	cmp	r1, #10
 80027de:	dd00      	ble.n	80027e2 <__aeabi_dmul+0x266>
 80027e0:	e752      	b.n	8002688 <__aeabi_dmul+0x10c>
 80027e2:	465a      	mov	r2, fp
 80027e4:	2000      	movs	r0, #0
 80027e6:	9900      	ldr	r1, [sp, #0]
 80027e8:	0004      	movs	r4, r0
 80027ea:	404a      	eors	r2, r1
 80027ec:	4693      	mov	fp, r2
 80027ee:	2602      	movs	r6, #2
 80027f0:	e70b      	b.n	800260a <__aeabi_dmul+0x8e>
 80027f2:	220c      	movs	r2, #12
 80027f4:	001d      	movs	r5, r3
 80027f6:	2303      	movs	r3, #3
 80027f8:	4681      	mov	r9, r0
 80027fa:	4690      	mov	r8, r2
 80027fc:	9302      	str	r3, [sp, #8]
 80027fe:	e6e3      	b.n	80025c8 <__aeabi_dmul+0x4c>
 8002800:	2300      	movs	r3, #0
 8002802:	469a      	mov	sl, r3
 8002804:	3304      	adds	r3, #4
 8002806:	4698      	mov	r8, r3
 8002808:	3b03      	subs	r3, #3
 800280a:	2500      	movs	r5, #0
 800280c:	9302      	str	r3, [sp, #8]
 800280e:	e6db      	b.n	80025c8 <__aeabi_dmul+0x4c>
 8002810:	4642      	mov	r2, r8
 8002812:	3301      	adds	r3, #1
 8002814:	431a      	orrs	r2, r3
 8002816:	002b      	movs	r3, r5
 8002818:	4690      	mov	r8, r2
 800281a:	1c5a      	adds	r2, r3, #1
 800281c:	9201      	str	r2, [sp, #4]
 800281e:	4642      	mov	r2, r8
 8002820:	2400      	movs	r4, #0
 8002822:	2000      	movs	r0, #0
 8002824:	2601      	movs	r6, #1
 8002826:	2a0a      	cmp	r2, #10
 8002828:	dc00      	bgt.n	800282c <__aeabi_dmul+0x2b0>
 800282a:	e6ea      	b.n	8002602 <__aeabi_dmul+0x86>
 800282c:	e72c      	b.n	8002688 <__aeabi_dmul+0x10c>
 800282e:	2201      	movs	r2, #1
 8002830:	1ad2      	subs	r2, r2, r3
 8002832:	2a38      	cmp	r2, #56	@ 0x38
 8002834:	dd00      	ble.n	8002838 <__aeabi_dmul+0x2bc>
 8002836:	e6f4      	b.n	8002622 <__aeabi_dmul+0xa6>
 8002838:	2a1f      	cmp	r2, #31
 800283a:	dc00      	bgt.n	800283e <__aeabi_dmul+0x2c2>
 800283c:	e12a      	b.n	8002a94 <__aeabi_dmul+0x518>
 800283e:	211f      	movs	r1, #31
 8002840:	4249      	negs	r1, r1
 8002842:	1acb      	subs	r3, r1, r3
 8002844:	0021      	movs	r1, r4
 8002846:	40d9      	lsrs	r1, r3
 8002848:	000b      	movs	r3, r1
 800284a:	2a20      	cmp	r2, #32
 800284c:	d005      	beq.n	800285a <__aeabi_dmul+0x2de>
 800284e:	4a16      	ldr	r2, [pc, #88]	@ (80028a8 <__aeabi_dmul+0x32c>)
 8002850:	9d01      	ldr	r5, [sp, #4]
 8002852:	4694      	mov	ip, r2
 8002854:	4465      	add	r5, ip
 8002856:	40ac      	lsls	r4, r5
 8002858:	4320      	orrs	r0, r4
 800285a:	1e42      	subs	r2, r0, #1
 800285c:	4190      	sbcs	r0, r2
 800285e:	4318      	orrs	r0, r3
 8002860:	2307      	movs	r3, #7
 8002862:	0019      	movs	r1, r3
 8002864:	2400      	movs	r4, #0
 8002866:	4001      	ands	r1, r0
 8002868:	4203      	tst	r3, r0
 800286a:	d00c      	beq.n	8002886 <__aeabi_dmul+0x30a>
 800286c:	230f      	movs	r3, #15
 800286e:	4003      	ands	r3, r0
 8002870:	2b04      	cmp	r3, #4
 8002872:	d100      	bne.n	8002876 <__aeabi_dmul+0x2fa>
 8002874:	e140      	b.n	8002af8 <__aeabi_dmul+0x57c>
 8002876:	1d03      	adds	r3, r0, #4
 8002878:	4283      	cmp	r3, r0
 800287a:	41a4      	sbcs	r4, r4
 800287c:	0018      	movs	r0, r3
 800287e:	4264      	negs	r4, r4
 8002880:	0761      	lsls	r1, r4, #29
 8002882:	0264      	lsls	r4, r4, #9
 8002884:	0b24      	lsrs	r4, r4, #12
 8002886:	08c2      	lsrs	r2, r0, #3
 8002888:	2300      	movs	r3, #0
 800288a:	430a      	orrs	r2, r1
 800288c:	e6cc      	b.n	8002628 <__aeabi_dmul+0xac>
 800288e:	46c0      	nop			@ (mov r8, r8)
 8002890:	000007ff 	.word	0x000007ff
 8002894:	fffffc01 	.word	0xfffffc01
 8002898:	000003ff 	.word	0x000003ff
 800289c:	feffffff 	.word	0xfeffffff
 80028a0:	000007fe 	.word	0x000007fe
 80028a4:	fffffc0d 	.word	0xfffffc0d
 80028a8:	0000043e 	.word	0x0000043e
 80028ac:	4649      	mov	r1, r9
 80028ae:	464a      	mov	r2, r9
 80028b0:	0409      	lsls	r1, r1, #16
 80028b2:	0c09      	lsrs	r1, r1, #16
 80028b4:	000d      	movs	r5, r1
 80028b6:	0c16      	lsrs	r6, r2, #16
 80028b8:	0c02      	lsrs	r2, r0, #16
 80028ba:	0400      	lsls	r0, r0, #16
 80028bc:	0c00      	lsrs	r0, r0, #16
 80028be:	4345      	muls	r5, r0
 80028c0:	46ac      	mov	ip, r5
 80028c2:	0005      	movs	r5, r0
 80028c4:	4375      	muls	r5, r6
 80028c6:	46a8      	mov	r8, r5
 80028c8:	0015      	movs	r5, r2
 80028ca:	000f      	movs	r7, r1
 80028cc:	4375      	muls	r5, r6
 80028ce:	9200      	str	r2, [sp, #0]
 80028d0:	9502      	str	r5, [sp, #8]
 80028d2:	002a      	movs	r2, r5
 80028d4:	9d00      	ldr	r5, [sp, #0]
 80028d6:	436f      	muls	r7, r5
 80028d8:	4665      	mov	r5, ip
 80028da:	0c2d      	lsrs	r5, r5, #16
 80028dc:	46a9      	mov	r9, r5
 80028de:	4447      	add	r7, r8
 80028e0:	444f      	add	r7, r9
 80028e2:	45b8      	cmp	r8, r7
 80028e4:	d905      	bls.n	80028f2 <__aeabi_dmul+0x376>
 80028e6:	0015      	movs	r5, r2
 80028e8:	2280      	movs	r2, #128	@ 0x80
 80028ea:	0252      	lsls	r2, r2, #9
 80028ec:	4690      	mov	r8, r2
 80028ee:	4445      	add	r5, r8
 80028f0:	9502      	str	r5, [sp, #8]
 80028f2:	0c3d      	lsrs	r5, r7, #16
 80028f4:	9503      	str	r5, [sp, #12]
 80028f6:	4665      	mov	r5, ip
 80028f8:	042d      	lsls	r5, r5, #16
 80028fa:	043f      	lsls	r7, r7, #16
 80028fc:	0c2d      	lsrs	r5, r5, #16
 80028fe:	46ac      	mov	ip, r5
 8002900:	003d      	movs	r5, r7
 8002902:	4465      	add	r5, ip
 8002904:	9504      	str	r5, [sp, #16]
 8002906:	0c25      	lsrs	r5, r4, #16
 8002908:	0424      	lsls	r4, r4, #16
 800290a:	0c24      	lsrs	r4, r4, #16
 800290c:	46ac      	mov	ip, r5
 800290e:	0025      	movs	r5, r4
 8002910:	4375      	muls	r5, r6
 8002912:	46a8      	mov	r8, r5
 8002914:	4665      	mov	r5, ip
 8002916:	000f      	movs	r7, r1
 8002918:	4369      	muls	r1, r5
 800291a:	4441      	add	r1, r8
 800291c:	4689      	mov	r9, r1
 800291e:	4367      	muls	r7, r4
 8002920:	0c39      	lsrs	r1, r7, #16
 8002922:	4449      	add	r1, r9
 8002924:	436e      	muls	r6, r5
 8002926:	4588      	cmp	r8, r1
 8002928:	d903      	bls.n	8002932 <__aeabi_dmul+0x3b6>
 800292a:	2280      	movs	r2, #128	@ 0x80
 800292c:	0252      	lsls	r2, r2, #9
 800292e:	4690      	mov	r8, r2
 8002930:	4446      	add	r6, r8
 8002932:	0c0d      	lsrs	r5, r1, #16
 8002934:	46a8      	mov	r8, r5
 8002936:	0035      	movs	r5, r6
 8002938:	4445      	add	r5, r8
 800293a:	9505      	str	r5, [sp, #20]
 800293c:	9d03      	ldr	r5, [sp, #12]
 800293e:	043f      	lsls	r7, r7, #16
 8002940:	46a8      	mov	r8, r5
 8002942:	0c3f      	lsrs	r7, r7, #16
 8002944:	0409      	lsls	r1, r1, #16
 8002946:	19c9      	adds	r1, r1, r7
 8002948:	4488      	add	r8, r1
 800294a:	4645      	mov	r5, r8
 800294c:	9503      	str	r5, [sp, #12]
 800294e:	4655      	mov	r5, sl
 8002950:	042e      	lsls	r6, r5, #16
 8002952:	0c36      	lsrs	r6, r6, #16
 8002954:	0c2f      	lsrs	r7, r5, #16
 8002956:	0035      	movs	r5, r6
 8002958:	4345      	muls	r5, r0
 800295a:	4378      	muls	r0, r7
 800295c:	4681      	mov	r9, r0
 800295e:	0038      	movs	r0, r7
 8002960:	46a8      	mov	r8, r5
 8002962:	0c2d      	lsrs	r5, r5, #16
 8002964:	46aa      	mov	sl, r5
 8002966:	9a00      	ldr	r2, [sp, #0]
 8002968:	4350      	muls	r0, r2
 800296a:	4372      	muls	r2, r6
 800296c:	444a      	add	r2, r9
 800296e:	4452      	add	r2, sl
 8002970:	4591      	cmp	r9, r2
 8002972:	d903      	bls.n	800297c <__aeabi_dmul+0x400>
 8002974:	2580      	movs	r5, #128	@ 0x80
 8002976:	026d      	lsls	r5, r5, #9
 8002978:	46a9      	mov	r9, r5
 800297a:	4448      	add	r0, r9
 800297c:	0c15      	lsrs	r5, r2, #16
 800297e:	46a9      	mov	r9, r5
 8002980:	4645      	mov	r5, r8
 8002982:	042d      	lsls	r5, r5, #16
 8002984:	0c2d      	lsrs	r5, r5, #16
 8002986:	46a8      	mov	r8, r5
 8002988:	4665      	mov	r5, ip
 800298a:	437d      	muls	r5, r7
 800298c:	0412      	lsls	r2, r2, #16
 800298e:	4448      	add	r0, r9
 8002990:	4490      	add	r8, r2
 8002992:	46a9      	mov	r9, r5
 8002994:	0032      	movs	r2, r6
 8002996:	4665      	mov	r5, ip
 8002998:	4362      	muls	r2, r4
 800299a:	436e      	muls	r6, r5
 800299c:	437c      	muls	r4, r7
 800299e:	0c17      	lsrs	r7, r2, #16
 80029a0:	1936      	adds	r6, r6, r4
 80029a2:	19bf      	adds	r7, r7, r6
 80029a4:	42bc      	cmp	r4, r7
 80029a6:	d903      	bls.n	80029b0 <__aeabi_dmul+0x434>
 80029a8:	2480      	movs	r4, #128	@ 0x80
 80029aa:	0264      	lsls	r4, r4, #9
 80029ac:	46a4      	mov	ip, r4
 80029ae:	44e1      	add	r9, ip
 80029b0:	9c02      	ldr	r4, [sp, #8]
 80029b2:	9e03      	ldr	r6, [sp, #12]
 80029b4:	46a4      	mov	ip, r4
 80029b6:	9d05      	ldr	r5, [sp, #20]
 80029b8:	4466      	add	r6, ip
 80029ba:	428e      	cmp	r6, r1
 80029bc:	4189      	sbcs	r1, r1
 80029be:	46ac      	mov	ip, r5
 80029c0:	0412      	lsls	r2, r2, #16
 80029c2:	043c      	lsls	r4, r7, #16
 80029c4:	0c12      	lsrs	r2, r2, #16
 80029c6:	18a2      	adds	r2, r4, r2
 80029c8:	4462      	add	r2, ip
 80029ca:	4249      	negs	r1, r1
 80029cc:	1854      	adds	r4, r2, r1
 80029ce:	4446      	add	r6, r8
 80029d0:	46a4      	mov	ip, r4
 80029d2:	4546      	cmp	r6, r8
 80029d4:	41a4      	sbcs	r4, r4
 80029d6:	4682      	mov	sl, r0
 80029d8:	4264      	negs	r4, r4
 80029da:	46a0      	mov	r8, r4
 80029dc:	42aa      	cmp	r2, r5
 80029de:	4192      	sbcs	r2, r2
 80029e0:	458c      	cmp	ip, r1
 80029e2:	4189      	sbcs	r1, r1
 80029e4:	44e2      	add	sl, ip
 80029e6:	44d0      	add	r8, sl
 80029e8:	4249      	negs	r1, r1
 80029ea:	4252      	negs	r2, r2
 80029ec:	430a      	orrs	r2, r1
 80029ee:	45a0      	cmp	r8, r4
 80029f0:	41a4      	sbcs	r4, r4
 80029f2:	4582      	cmp	sl, r0
 80029f4:	4189      	sbcs	r1, r1
 80029f6:	4264      	negs	r4, r4
 80029f8:	4249      	negs	r1, r1
 80029fa:	430c      	orrs	r4, r1
 80029fc:	4641      	mov	r1, r8
 80029fe:	0c3f      	lsrs	r7, r7, #16
 8002a00:	19d2      	adds	r2, r2, r7
 8002a02:	1912      	adds	r2, r2, r4
 8002a04:	0dcc      	lsrs	r4, r1, #23
 8002a06:	9904      	ldr	r1, [sp, #16]
 8002a08:	0270      	lsls	r0, r6, #9
 8002a0a:	4308      	orrs	r0, r1
 8002a0c:	1e41      	subs	r1, r0, #1
 8002a0e:	4188      	sbcs	r0, r1
 8002a10:	4641      	mov	r1, r8
 8002a12:	444a      	add	r2, r9
 8002a14:	0df6      	lsrs	r6, r6, #23
 8002a16:	0252      	lsls	r2, r2, #9
 8002a18:	4330      	orrs	r0, r6
 8002a1a:	0249      	lsls	r1, r1, #9
 8002a1c:	4314      	orrs	r4, r2
 8002a1e:	4308      	orrs	r0, r1
 8002a20:	01d2      	lsls	r2, r2, #7
 8002a22:	d535      	bpl.n	8002a90 <__aeabi_dmul+0x514>
 8002a24:	2201      	movs	r2, #1
 8002a26:	0843      	lsrs	r3, r0, #1
 8002a28:	4002      	ands	r2, r0
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	07e0      	lsls	r0, r4, #31
 8002a2e:	4318      	orrs	r0, r3
 8002a30:	0864      	lsrs	r4, r4, #1
 8002a32:	e634      	b.n	800269e <__aeabi_dmul+0x122>
 8002a34:	9b00      	ldr	r3, [sp, #0]
 8002a36:	46a2      	mov	sl, r4
 8002a38:	469b      	mov	fp, r3
 8002a3a:	4681      	mov	r9, r0
 8002a3c:	2480      	movs	r4, #128	@ 0x80
 8002a3e:	4653      	mov	r3, sl
 8002a40:	0324      	lsls	r4, r4, #12
 8002a42:	431c      	orrs	r4, r3
 8002a44:	0324      	lsls	r4, r4, #12
 8002a46:	464a      	mov	r2, r9
 8002a48:	4b2e      	ldr	r3, [pc, #184]	@ (8002b04 <__aeabi_dmul+0x588>)
 8002a4a:	0b24      	lsrs	r4, r4, #12
 8002a4c:	e5ec      	b.n	8002628 <__aeabi_dmul+0xac>
 8002a4e:	f000 fd75 	bl	800353c <__clzsi2>
 8002a52:	2315      	movs	r3, #21
 8002a54:	469c      	mov	ip, r3
 8002a56:	4484      	add	ip, r0
 8002a58:	0002      	movs	r2, r0
 8002a5a:	4663      	mov	r3, ip
 8002a5c:	3220      	adds	r2, #32
 8002a5e:	2b1c      	cmp	r3, #28
 8002a60:	dc00      	bgt.n	8002a64 <__aeabi_dmul+0x4e8>
 8002a62:	e684      	b.n	800276e <__aeabi_dmul+0x1f2>
 8002a64:	2300      	movs	r3, #0
 8002a66:	4699      	mov	r9, r3
 8002a68:	0023      	movs	r3, r4
 8002a6a:	3808      	subs	r0, #8
 8002a6c:	4083      	lsls	r3, r0
 8002a6e:	469a      	mov	sl, r3
 8002a70:	e68e      	b.n	8002790 <__aeabi_dmul+0x214>
 8002a72:	f000 fd63 	bl	800353c <__clzsi2>
 8002a76:	0002      	movs	r2, r0
 8002a78:	0003      	movs	r3, r0
 8002a7a:	3215      	adds	r2, #21
 8002a7c:	3320      	adds	r3, #32
 8002a7e:	2a1c      	cmp	r2, #28
 8002a80:	dc00      	bgt.n	8002a84 <__aeabi_dmul+0x508>
 8002a82:	e64e      	b.n	8002722 <__aeabi_dmul+0x1a6>
 8002a84:	0002      	movs	r2, r0
 8002a86:	0034      	movs	r4, r6
 8002a88:	3a08      	subs	r2, #8
 8002a8a:	2000      	movs	r0, #0
 8002a8c:	4094      	lsls	r4, r2
 8002a8e:	e652      	b.n	8002736 <__aeabi_dmul+0x1ba>
 8002a90:	9301      	str	r3, [sp, #4]
 8002a92:	e604      	b.n	800269e <__aeabi_dmul+0x122>
 8002a94:	4b1c      	ldr	r3, [pc, #112]	@ (8002b08 <__aeabi_dmul+0x58c>)
 8002a96:	0021      	movs	r1, r4
 8002a98:	469c      	mov	ip, r3
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	9d01      	ldr	r5, [sp, #4]
 8002a9e:	40d3      	lsrs	r3, r2
 8002aa0:	4465      	add	r5, ip
 8002aa2:	40a9      	lsls	r1, r5
 8002aa4:	4319      	orrs	r1, r3
 8002aa6:	0003      	movs	r3, r0
 8002aa8:	40ab      	lsls	r3, r5
 8002aaa:	1e58      	subs	r0, r3, #1
 8002aac:	4183      	sbcs	r3, r0
 8002aae:	4319      	orrs	r1, r3
 8002ab0:	0008      	movs	r0, r1
 8002ab2:	40d4      	lsrs	r4, r2
 8002ab4:	074b      	lsls	r3, r1, #29
 8002ab6:	d009      	beq.n	8002acc <__aeabi_dmul+0x550>
 8002ab8:	230f      	movs	r3, #15
 8002aba:	400b      	ands	r3, r1
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d005      	beq.n	8002acc <__aeabi_dmul+0x550>
 8002ac0:	1d0b      	adds	r3, r1, #4
 8002ac2:	428b      	cmp	r3, r1
 8002ac4:	4180      	sbcs	r0, r0
 8002ac6:	4240      	negs	r0, r0
 8002ac8:	1824      	adds	r4, r4, r0
 8002aca:	0018      	movs	r0, r3
 8002acc:	0223      	lsls	r3, r4, #8
 8002ace:	d400      	bmi.n	8002ad2 <__aeabi_dmul+0x556>
 8002ad0:	e6d6      	b.n	8002880 <__aeabi_dmul+0x304>
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	2400      	movs	r4, #0
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	e5a6      	b.n	8002628 <__aeabi_dmul+0xac>
 8002ada:	290f      	cmp	r1, #15
 8002adc:	d1aa      	bne.n	8002a34 <__aeabi_dmul+0x4b8>
 8002ade:	2380      	movs	r3, #128	@ 0x80
 8002ae0:	4652      	mov	r2, sl
 8002ae2:	031b      	lsls	r3, r3, #12
 8002ae4:	421a      	tst	r2, r3
 8002ae6:	d0a9      	beq.n	8002a3c <__aeabi_dmul+0x4c0>
 8002ae8:	421c      	tst	r4, r3
 8002aea:	d1a7      	bne.n	8002a3c <__aeabi_dmul+0x4c0>
 8002aec:	431c      	orrs	r4, r3
 8002aee:	9b00      	ldr	r3, [sp, #0]
 8002af0:	0002      	movs	r2, r0
 8002af2:	469b      	mov	fp, r3
 8002af4:	4b03      	ldr	r3, [pc, #12]	@ (8002b04 <__aeabi_dmul+0x588>)
 8002af6:	e597      	b.n	8002628 <__aeabi_dmul+0xac>
 8002af8:	2400      	movs	r4, #0
 8002afa:	e6c1      	b.n	8002880 <__aeabi_dmul+0x304>
 8002afc:	2400      	movs	r4, #0
 8002afe:	4b01      	ldr	r3, [pc, #4]	@ (8002b04 <__aeabi_dmul+0x588>)
 8002b00:	0022      	movs	r2, r4
 8002b02:	e591      	b.n	8002628 <__aeabi_dmul+0xac>
 8002b04:	000007ff 	.word	0x000007ff
 8002b08:	0000041e 	.word	0x0000041e

08002b0c <__aeabi_dsub>:
 8002b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b0e:	464e      	mov	r6, r9
 8002b10:	4645      	mov	r5, r8
 8002b12:	46de      	mov	lr, fp
 8002b14:	4657      	mov	r7, sl
 8002b16:	b5e0      	push	{r5, r6, r7, lr}
 8002b18:	b085      	sub	sp, #20
 8002b1a:	9000      	str	r0, [sp, #0]
 8002b1c:	9101      	str	r1, [sp, #4]
 8002b1e:	030c      	lsls	r4, r1, #12
 8002b20:	004f      	lsls	r7, r1, #1
 8002b22:	0fce      	lsrs	r6, r1, #31
 8002b24:	0a61      	lsrs	r1, r4, #9
 8002b26:	9c00      	ldr	r4, [sp, #0]
 8002b28:	46b0      	mov	r8, r6
 8002b2a:	0f64      	lsrs	r4, r4, #29
 8002b2c:	430c      	orrs	r4, r1
 8002b2e:	9900      	ldr	r1, [sp, #0]
 8002b30:	0d7f      	lsrs	r7, r7, #21
 8002b32:	00c8      	lsls	r0, r1, #3
 8002b34:	0011      	movs	r1, r2
 8002b36:	001a      	movs	r2, r3
 8002b38:	031b      	lsls	r3, r3, #12
 8002b3a:	469c      	mov	ip, r3
 8002b3c:	9100      	str	r1, [sp, #0]
 8002b3e:	9201      	str	r2, [sp, #4]
 8002b40:	0051      	lsls	r1, r2, #1
 8002b42:	0d4b      	lsrs	r3, r1, #21
 8002b44:	4699      	mov	r9, r3
 8002b46:	9b01      	ldr	r3, [sp, #4]
 8002b48:	9d00      	ldr	r5, [sp, #0]
 8002b4a:	0fd9      	lsrs	r1, r3, #31
 8002b4c:	4663      	mov	r3, ip
 8002b4e:	0f6a      	lsrs	r2, r5, #29
 8002b50:	0a5b      	lsrs	r3, r3, #9
 8002b52:	4313      	orrs	r3, r2
 8002b54:	00ea      	lsls	r2, r5, #3
 8002b56:	4694      	mov	ip, r2
 8002b58:	4693      	mov	fp, r2
 8002b5a:	4ac1      	ldr	r2, [pc, #772]	@ (8002e60 <__aeabi_dsub+0x354>)
 8002b5c:	9003      	str	r0, [sp, #12]
 8002b5e:	9302      	str	r3, [sp, #8]
 8002b60:	4591      	cmp	r9, r2
 8002b62:	d100      	bne.n	8002b66 <__aeabi_dsub+0x5a>
 8002b64:	e0cd      	b.n	8002d02 <__aeabi_dsub+0x1f6>
 8002b66:	2501      	movs	r5, #1
 8002b68:	4069      	eors	r1, r5
 8002b6a:	464d      	mov	r5, r9
 8002b6c:	1b7d      	subs	r5, r7, r5
 8002b6e:	46aa      	mov	sl, r5
 8002b70:	428e      	cmp	r6, r1
 8002b72:	d100      	bne.n	8002b76 <__aeabi_dsub+0x6a>
 8002b74:	e080      	b.n	8002c78 <__aeabi_dsub+0x16c>
 8002b76:	2d00      	cmp	r5, #0
 8002b78:	dc00      	bgt.n	8002b7c <__aeabi_dsub+0x70>
 8002b7a:	e335      	b.n	80031e8 <__aeabi_dsub+0x6dc>
 8002b7c:	4649      	mov	r1, r9
 8002b7e:	2900      	cmp	r1, #0
 8002b80:	d100      	bne.n	8002b84 <__aeabi_dsub+0x78>
 8002b82:	e0df      	b.n	8002d44 <__aeabi_dsub+0x238>
 8002b84:	4297      	cmp	r7, r2
 8002b86:	d100      	bne.n	8002b8a <__aeabi_dsub+0x7e>
 8002b88:	e194      	b.n	8002eb4 <__aeabi_dsub+0x3a8>
 8002b8a:	4652      	mov	r2, sl
 8002b8c:	2501      	movs	r5, #1
 8002b8e:	2a38      	cmp	r2, #56	@ 0x38
 8002b90:	dc19      	bgt.n	8002bc6 <__aeabi_dsub+0xba>
 8002b92:	2280      	movs	r2, #128	@ 0x80
 8002b94:	9b02      	ldr	r3, [sp, #8]
 8002b96:	0412      	lsls	r2, r2, #16
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	9302      	str	r3, [sp, #8]
 8002b9c:	4652      	mov	r2, sl
 8002b9e:	2a1f      	cmp	r2, #31
 8002ba0:	dd00      	ble.n	8002ba4 <__aeabi_dsub+0x98>
 8002ba2:	e1e3      	b.n	8002f6c <__aeabi_dsub+0x460>
 8002ba4:	4653      	mov	r3, sl
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	4661      	mov	r1, ip
 8002baa:	9d02      	ldr	r5, [sp, #8]
 8002bac:	1ad2      	subs	r2, r2, r3
 8002bae:	4095      	lsls	r5, r2
 8002bb0:	40d9      	lsrs	r1, r3
 8002bb2:	430d      	orrs	r5, r1
 8002bb4:	4661      	mov	r1, ip
 8002bb6:	4091      	lsls	r1, r2
 8002bb8:	000a      	movs	r2, r1
 8002bba:	1e51      	subs	r1, r2, #1
 8002bbc:	418a      	sbcs	r2, r1
 8002bbe:	4315      	orrs	r5, r2
 8002bc0:	9a02      	ldr	r2, [sp, #8]
 8002bc2:	40da      	lsrs	r2, r3
 8002bc4:	1aa4      	subs	r4, r4, r2
 8002bc6:	1b45      	subs	r5, r0, r5
 8002bc8:	42a8      	cmp	r0, r5
 8002bca:	4180      	sbcs	r0, r0
 8002bcc:	4240      	negs	r0, r0
 8002bce:	1a24      	subs	r4, r4, r0
 8002bd0:	0223      	lsls	r3, r4, #8
 8002bd2:	d400      	bmi.n	8002bd6 <__aeabi_dsub+0xca>
 8002bd4:	e13d      	b.n	8002e52 <__aeabi_dsub+0x346>
 8002bd6:	0264      	lsls	r4, r4, #9
 8002bd8:	0a64      	lsrs	r4, r4, #9
 8002bda:	2c00      	cmp	r4, #0
 8002bdc:	d100      	bne.n	8002be0 <__aeabi_dsub+0xd4>
 8002bde:	e147      	b.n	8002e70 <__aeabi_dsub+0x364>
 8002be0:	0020      	movs	r0, r4
 8002be2:	f000 fcab 	bl	800353c <__clzsi2>
 8002be6:	0003      	movs	r3, r0
 8002be8:	3b08      	subs	r3, #8
 8002bea:	2120      	movs	r1, #32
 8002bec:	0028      	movs	r0, r5
 8002bee:	1aca      	subs	r2, r1, r3
 8002bf0:	40d0      	lsrs	r0, r2
 8002bf2:	409c      	lsls	r4, r3
 8002bf4:	0002      	movs	r2, r0
 8002bf6:	409d      	lsls	r5, r3
 8002bf8:	4322      	orrs	r2, r4
 8002bfa:	429f      	cmp	r7, r3
 8002bfc:	dd00      	ble.n	8002c00 <__aeabi_dsub+0xf4>
 8002bfe:	e177      	b.n	8002ef0 <__aeabi_dsub+0x3e4>
 8002c00:	1bd8      	subs	r0, r3, r7
 8002c02:	3001      	adds	r0, #1
 8002c04:	1a09      	subs	r1, r1, r0
 8002c06:	002c      	movs	r4, r5
 8002c08:	408d      	lsls	r5, r1
 8002c0a:	40c4      	lsrs	r4, r0
 8002c0c:	1e6b      	subs	r3, r5, #1
 8002c0e:	419d      	sbcs	r5, r3
 8002c10:	0013      	movs	r3, r2
 8002c12:	40c2      	lsrs	r2, r0
 8002c14:	408b      	lsls	r3, r1
 8002c16:	4325      	orrs	r5, r4
 8002c18:	2700      	movs	r7, #0
 8002c1a:	0014      	movs	r4, r2
 8002c1c:	431d      	orrs	r5, r3
 8002c1e:	076b      	lsls	r3, r5, #29
 8002c20:	d009      	beq.n	8002c36 <__aeabi_dsub+0x12a>
 8002c22:	230f      	movs	r3, #15
 8002c24:	402b      	ands	r3, r5
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d005      	beq.n	8002c36 <__aeabi_dsub+0x12a>
 8002c2a:	1d2b      	adds	r3, r5, #4
 8002c2c:	42ab      	cmp	r3, r5
 8002c2e:	41ad      	sbcs	r5, r5
 8002c30:	426d      	negs	r5, r5
 8002c32:	1964      	adds	r4, r4, r5
 8002c34:	001d      	movs	r5, r3
 8002c36:	0223      	lsls	r3, r4, #8
 8002c38:	d400      	bmi.n	8002c3c <__aeabi_dsub+0x130>
 8002c3a:	e140      	b.n	8002ebe <__aeabi_dsub+0x3b2>
 8002c3c:	4a88      	ldr	r2, [pc, #544]	@ (8002e60 <__aeabi_dsub+0x354>)
 8002c3e:	3701      	adds	r7, #1
 8002c40:	4297      	cmp	r7, r2
 8002c42:	d100      	bne.n	8002c46 <__aeabi_dsub+0x13a>
 8002c44:	e101      	b.n	8002e4a <__aeabi_dsub+0x33e>
 8002c46:	2601      	movs	r6, #1
 8002c48:	4643      	mov	r3, r8
 8002c4a:	4986      	ldr	r1, [pc, #536]	@ (8002e64 <__aeabi_dsub+0x358>)
 8002c4c:	08ed      	lsrs	r5, r5, #3
 8002c4e:	4021      	ands	r1, r4
 8002c50:	074a      	lsls	r2, r1, #29
 8002c52:	432a      	orrs	r2, r5
 8002c54:	057c      	lsls	r4, r7, #21
 8002c56:	024d      	lsls	r5, r1, #9
 8002c58:	0b2d      	lsrs	r5, r5, #12
 8002c5a:	0d64      	lsrs	r4, r4, #21
 8002c5c:	401e      	ands	r6, r3
 8002c5e:	0524      	lsls	r4, r4, #20
 8002c60:	432c      	orrs	r4, r5
 8002c62:	07f6      	lsls	r6, r6, #31
 8002c64:	4334      	orrs	r4, r6
 8002c66:	0010      	movs	r0, r2
 8002c68:	0021      	movs	r1, r4
 8002c6a:	b005      	add	sp, #20
 8002c6c:	bcf0      	pop	{r4, r5, r6, r7}
 8002c6e:	46bb      	mov	fp, r7
 8002c70:	46b2      	mov	sl, r6
 8002c72:	46a9      	mov	r9, r5
 8002c74:	46a0      	mov	r8, r4
 8002c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c78:	2d00      	cmp	r5, #0
 8002c7a:	dc00      	bgt.n	8002c7e <__aeabi_dsub+0x172>
 8002c7c:	e2d0      	b.n	8003220 <__aeabi_dsub+0x714>
 8002c7e:	4649      	mov	r1, r9
 8002c80:	2900      	cmp	r1, #0
 8002c82:	d000      	beq.n	8002c86 <__aeabi_dsub+0x17a>
 8002c84:	e0d4      	b.n	8002e30 <__aeabi_dsub+0x324>
 8002c86:	4661      	mov	r1, ip
 8002c88:	9b02      	ldr	r3, [sp, #8]
 8002c8a:	4319      	orrs	r1, r3
 8002c8c:	d100      	bne.n	8002c90 <__aeabi_dsub+0x184>
 8002c8e:	e12b      	b.n	8002ee8 <__aeabi_dsub+0x3dc>
 8002c90:	1e69      	subs	r1, r5, #1
 8002c92:	2d01      	cmp	r5, #1
 8002c94:	d100      	bne.n	8002c98 <__aeabi_dsub+0x18c>
 8002c96:	e1d9      	b.n	800304c <__aeabi_dsub+0x540>
 8002c98:	4295      	cmp	r5, r2
 8002c9a:	d100      	bne.n	8002c9e <__aeabi_dsub+0x192>
 8002c9c:	e10a      	b.n	8002eb4 <__aeabi_dsub+0x3a8>
 8002c9e:	2501      	movs	r5, #1
 8002ca0:	2938      	cmp	r1, #56	@ 0x38
 8002ca2:	dc17      	bgt.n	8002cd4 <__aeabi_dsub+0x1c8>
 8002ca4:	468a      	mov	sl, r1
 8002ca6:	4653      	mov	r3, sl
 8002ca8:	2b1f      	cmp	r3, #31
 8002caa:	dd00      	ble.n	8002cae <__aeabi_dsub+0x1a2>
 8002cac:	e1e7      	b.n	800307e <__aeabi_dsub+0x572>
 8002cae:	2220      	movs	r2, #32
 8002cb0:	1ad2      	subs	r2, r2, r3
 8002cb2:	9b02      	ldr	r3, [sp, #8]
 8002cb4:	4661      	mov	r1, ip
 8002cb6:	4093      	lsls	r3, r2
 8002cb8:	001d      	movs	r5, r3
 8002cba:	4653      	mov	r3, sl
 8002cbc:	40d9      	lsrs	r1, r3
 8002cbe:	4663      	mov	r3, ip
 8002cc0:	4093      	lsls	r3, r2
 8002cc2:	001a      	movs	r2, r3
 8002cc4:	430d      	orrs	r5, r1
 8002cc6:	1e51      	subs	r1, r2, #1
 8002cc8:	418a      	sbcs	r2, r1
 8002cca:	4653      	mov	r3, sl
 8002ccc:	4315      	orrs	r5, r2
 8002cce:	9a02      	ldr	r2, [sp, #8]
 8002cd0:	40da      	lsrs	r2, r3
 8002cd2:	18a4      	adds	r4, r4, r2
 8002cd4:	182d      	adds	r5, r5, r0
 8002cd6:	4285      	cmp	r5, r0
 8002cd8:	4180      	sbcs	r0, r0
 8002cda:	4240      	negs	r0, r0
 8002cdc:	1824      	adds	r4, r4, r0
 8002cde:	0223      	lsls	r3, r4, #8
 8002ce0:	d400      	bmi.n	8002ce4 <__aeabi_dsub+0x1d8>
 8002ce2:	e0b6      	b.n	8002e52 <__aeabi_dsub+0x346>
 8002ce4:	4b5e      	ldr	r3, [pc, #376]	@ (8002e60 <__aeabi_dsub+0x354>)
 8002ce6:	3701      	adds	r7, #1
 8002ce8:	429f      	cmp	r7, r3
 8002cea:	d100      	bne.n	8002cee <__aeabi_dsub+0x1e2>
 8002cec:	e0ad      	b.n	8002e4a <__aeabi_dsub+0x33e>
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4b5c      	ldr	r3, [pc, #368]	@ (8002e64 <__aeabi_dsub+0x358>)
 8002cf2:	086a      	lsrs	r2, r5, #1
 8002cf4:	401c      	ands	r4, r3
 8002cf6:	4029      	ands	r1, r5
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	07e5      	lsls	r5, r4, #31
 8002cfc:	4315      	orrs	r5, r2
 8002cfe:	0864      	lsrs	r4, r4, #1
 8002d00:	e78d      	b.n	8002c1e <__aeabi_dsub+0x112>
 8002d02:	4a59      	ldr	r2, [pc, #356]	@ (8002e68 <__aeabi_dsub+0x35c>)
 8002d04:	9b02      	ldr	r3, [sp, #8]
 8002d06:	4692      	mov	sl, r2
 8002d08:	4662      	mov	r2, ip
 8002d0a:	44ba      	add	sl, r7
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	d02c      	beq.n	8002d6a <__aeabi_dsub+0x25e>
 8002d10:	428e      	cmp	r6, r1
 8002d12:	d02e      	beq.n	8002d72 <__aeabi_dsub+0x266>
 8002d14:	4652      	mov	r2, sl
 8002d16:	2a00      	cmp	r2, #0
 8002d18:	d060      	beq.n	8002ddc <__aeabi_dsub+0x2d0>
 8002d1a:	2f00      	cmp	r7, #0
 8002d1c:	d100      	bne.n	8002d20 <__aeabi_dsub+0x214>
 8002d1e:	e0db      	b.n	8002ed8 <__aeabi_dsub+0x3cc>
 8002d20:	4663      	mov	r3, ip
 8002d22:	000e      	movs	r6, r1
 8002d24:	9c02      	ldr	r4, [sp, #8]
 8002d26:	08d8      	lsrs	r0, r3, #3
 8002d28:	0762      	lsls	r2, r4, #29
 8002d2a:	4302      	orrs	r2, r0
 8002d2c:	08e4      	lsrs	r4, r4, #3
 8002d2e:	0013      	movs	r3, r2
 8002d30:	4323      	orrs	r3, r4
 8002d32:	d100      	bne.n	8002d36 <__aeabi_dsub+0x22a>
 8002d34:	e254      	b.n	80031e0 <__aeabi_dsub+0x6d4>
 8002d36:	2580      	movs	r5, #128	@ 0x80
 8002d38:	032d      	lsls	r5, r5, #12
 8002d3a:	4325      	orrs	r5, r4
 8002d3c:	032d      	lsls	r5, r5, #12
 8002d3e:	4c48      	ldr	r4, [pc, #288]	@ (8002e60 <__aeabi_dsub+0x354>)
 8002d40:	0b2d      	lsrs	r5, r5, #12
 8002d42:	e78c      	b.n	8002c5e <__aeabi_dsub+0x152>
 8002d44:	4661      	mov	r1, ip
 8002d46:	9b02      	ldr	r3, [sp, #8]
 8002d48:	4319      	orrs	r1, r3
 8002d4a:	d100      	bne.n	8002d4e <__aeabi_dsub+0x242>
 8002d4c:	e0cc      	b.n	8002ee8 <__aeabi_dsub+0x3dc>
 8002d4e:	0029      	movs	r1, r5
 8002d50:	3901      	subs	r1, #1
 8002d52:	2d01      	cmp	r5, #1
 8002d54:	d100      	bne.n	8002d58 <__aeabi_dsub+0x24c>
 8002d56:	e188      	b.n	800306a <__aeabi_dsub+0x55e>
 8002d58:	4295      	cmp	r5, r2
 8002d5a:	d100      	bne.n	8002d5e <__aeabi_dsub+0x252>
 8002d5c:	e0aa      	b.n	8002eb4 <__aeabi_dsub+0x3a8>
 8002d5e:	2501      	movs	r5, #1
 8002d60:	2938      	cmp	r1, #56	@ 0x38
 8002d62:	dd00      	ble.n	8002d66 <__aeabi_dsub+0x25a>
 8002d64:	e72f      	b.n	8002bc6 <__aeabi_dsub+0xba>
 8002d66:	468a      	mov	sl, r1
 8002d68:	e718      	b.n	8002b9c <__aeabi_dsub+0x90>
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	4051      	eors	r1, r2
 8002d6e:	428e      	cmp	r6, r1
 8002d70:	d1d0      	bne.n	8002d14 <__aeabi_dsub+0x208>
 8002d72:	4653      	mov	r3, sl
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d100      	bne.n	8002d7a <__aeabi_dsub+0x26e>
 8002d78:	e0be      	b.n	8002ef8 <__aeabi_dsub+0x3ec>
 8002d7a:	2f00      	cmp	r7, #0
 8002d7c:	d000      	beq.n	8002d80 <__aeabi_dsub+0x274>
 8002d7e:	e138      	b.n	8002ff2 <__aeabi_dsub+0x4e6>
 8002d80:	46ca      	mov	sl, r9
 8002d82:	0022      	movs	r2, r4
 8002d84:	4302      	orrs	r2, r0
 8002d86:	d100      	bne.n	8002d8a <__aeabi_dsub+0x27e>
 8002d88:	e1e2      	b.n	8003150 <__aeabi_dsub+0x644>
 8002d8a:	4653      	mov	r3, sl
 8002d8c:	1e59      	subs	r1, r3, #1
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d100      	bne.n	8002d94 <__aeabi_dsub+0x288>
 8002d92:	e20d      	b.n	80031b0 <__aeabi_dsub+0x6a4>
 8002d94:	4a32      	ldr	r2, [pc, #200]	@ (8002e60 <__aeabi_dsub+0x354>)
 8002d96:	4592      	cmp	sl, r2
 8002d98:	d100      	bne.n	8002d9c <__aeabi_dsub+0x290>
 8002d9a:	e1d2      	b.n	8003142 <__aeabi_dsub+0x636>
 8002d9c:	2701      	movs	r7, #1
 8002d9e:	2938      	cmp	r1, #56	@ 0x38
 8002da0:	dc13      	bgt.n	8002dca <__aeabi_dsub+0x2be>
 8002da2:	291f      	cmp	r1, #31
 8002da4:	dd00      	ble.n	8002da8 <__aeabi_dsub+0x29c>
 8002da6:	e1ee      	b.n	8003186 <__aeabi_dsub+0x67a>
 8002da8:	2220      	movs	r2, #32
 8002daa:	9b02      	ldr	r3, [sp, #8]
 8002dac:	1a52      	subs	r2, r2, r1
 8002dae:	0025      	movs	r5, r4
 8002db0:	0007      	movs	r7, r0
 8002db2:	469a      	mov	sl, r3
 8002db4:	40cc      	lsrs	r4, r1
 8002db6:	4090      	lsls	r0, r2
 8002db8:	4095      	lsls	r5, r2
 8002dba:	40cf      	lsrs	r7, r1
 8002dbc:	44a2      	add	sl, r4
 8002dbe:	1e42      	subs	r2, r0, #1
 8002dc0:	4190      	sbcs	r0, r2
 8002dc2:	4653      	mov	r3, sl
 8002dc4:	432f      	orrs	r7, r5
 8002dc6:	4307      	orrs	r7, r0
 8002dc8:	9302      	str	r3, [sp, #8]
 8002dca:	003d      	movs	r5, r7
 8002dcc:	4465      	add	r5, ip
 8002dce:	4565      	cmp	r5, ip
 8002dd0:	4192      	sbcs	r2, r2
 8002dd2:	9b02      	ldr	r3, [sp, #8]
 8002dd4:	4252      	negs	r2, r2
 8002dd6:	464f      	mov	r7, r9
 8002dd8:	18d4      	adds	r4, r2, r3
 8002dda:	e780      	b.n	8002cde <__aeabi_dsub+0x1d2>
 8002ddc:	4a23      	ldr	r2, [pc, #140]	@ (8002e6c <__aeabi_dsub+0x360>)
 8002dde:	1c7d      	adds	r5, r7, #1
 8002de0:	4215      	tst	r5, r2
 8002de2:	d000      	beq.n	8002de6 <__aeabi_dsub+0x2da>
 8002de4:	e0aa      	b.n	8002f3c <__aeabi_dsub+0x430>
 8002de6:	4662      	mov	r2, ip
 8002de8:	0025      	movs	r5, r4
 8002dea:	9b02      	ldr	r3, [sp, #8]
 8002dec:	4305      	orrs	r5, r0
 8002dee:	431a      	orrs	r2, r3
 8002df0:	2f00      	cmp	r7, #0
 8002df2:	d000      	beq.n	8002df6 <__aeabi_dsub+0x2ea>
 8002df4:	e0f5      	b.n	8002fe2 <__aeabi_dsub+0x4d6>
 8002df6:	2d00      	cmp	r5, #0
 8002df8:	d100      	bne.n	8002dfc <__aeabi_dsub+0x2f0>
 8002dfa:	e16b      	b.n	80030d4 <__aeabi_dsub+0x5c8>
 8002dfc:	2a00      	cmp	r2, #0
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_dsub+0x2f6>
 8002e00:	e152      	b.n	80030a8 <__aeabi_dsub+0x59c>
 8002e02:	4663      	mov	r3, ip
 8002e04:	1ac5      	subs	r5, r0, r3
 8002e06:	9b02      	ldr	r3, [sp, #8]
 8002e08:	1ae2      	subs	r2, r4, r3
 8002e0a:	42a8      	cmp	r0, r5
 8002e0c:	419b      	sbcs	r3, r3
 8002e0e:	425b      	negs	r3, r3
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	021a      	lsls	r2, r3, #8
 8002e14:	d400      	bmi.n	8002e18 <__aeabi_dsub+0x30c>
 8002e16:	e1d5      	b.n	80031c4 <__aeabi_dsub+0x6b8>
 8002e18:	4663      	mov	r3, ip
 8002e1a:	1a1d      	subs	r5, r3, r0
 8002e1c:	45ac      	cmp	ip, r5
 8002e1e:	4192      	sbcs	r2, r2
 8002e20:	2601      	movs	r6, #1
 8002e22:	9b02      	ldr	r3, [sp, #8]
 8002e24:	4252      	negs	r2, r2
 8002e26:	1b1c      	subs	r4, r3, r4
 8002e28:	4688      	mov	r8, r1
 8002e2a:	1aa4      	subs	r4, r4, r2
 8002e2c:	400e      	ands	r6, r1
 8002e2e:	e6f6      	b.n	8002c1e <__aeabi_dsub+0x112>
 8002e30:	4297      	cmp	r7, r2
 8002e32:	d03f      	beq.n	8002eb4 <__aeabi_dsub+0x3a8>
 8002e34:	4652      	mov	r2, sl
 8002e36:	2501      	movs	r5, #1
 8002e38:	2a38      	cmp	r2, #56	@ 0x38
 8002e3a:	dd00      	ble.n	8002e3e <__aeabi_dsub+0x332>
 8002e3c:	e74a      	b.n	8002cd4 <__aeabi_dsub+0x1c8>
 8002e3e:	2280      	movs	r2, #128	@ 0x80
 8002e40:	9b02      	ldr	r3, [sp, #8]
 8002e42:	0412      	lsls	r2, r2, #16
 8002e44:	4313      	orrs	r3, r2
 8002e46:	9302      	str	r3, [sp, #8]
 8002e48:	e72d      	b.n	8002ca6 <__aeabi_dsub+0x19a>
 8002e4a:	003c      	movs	r4, r7
 8002e4c:	2500      	movs	r5, #0
 8002e4e:	2200      	movs	r2, #0
 8002e50:	e705      	b.n	8002c5e <__aeabi_dsub+0x152>
 8002e52:	2307      	movs	r3, #7
 8002e54:	402b      	ands	r3, r5
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d000      	beq.n	8002e5c <__aeabi_dsub+0x350>
 8002e5a:	e6e2      	b.n	8002c22 <__aeabi_dsub+0x116>
 8002e5c:	e06b      	b.n	8002f36 <__aeabi_dsub+0x42a>
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	000007ff 	.word	0x000007ff
 8002e64:	ff7fffff 	.word	0xff7fffff
 8002e68:	fffff801 	.word	0xfffff801
 8002e6c:	000007fe 	.word	0x000007fe
 8002e70:	0028      	movs	r0, r5
 8002e72:	f000 fb63 	bl	800353c <__clzsi2>
 8002e76:	0003      	movs	r3, r0
 8002e78:	3318      	adds	r3, #24
 8002e7a:	2b1f      	cmp	r3, #31
 8002e7c:	dc00      	bgt.n	8002e80 <__aeabi_dsub+0x374>
 8002e7e:	e6b4      	b.n	8002bea <__aeabi_dsub+0xde>
 8002e80:	002a      	movs	r2, r5
 8002e82:	3808      	subs	r0, #8
 8002e84:	4082      	lsls	r2, r0
 8002e86:	429f      	cmp	r7, r3
 8002e88:	dd00      	ble.n	8002e8c <__aeabi_dsub+0x380>
 8002e8a:	e0b9      	b.n	8003000 <__aeabi_dsub+0x4f4>
 8002e8c:	1bdb      	subs	r3, r3, r7
 8002e8e:	1c58      	adds	r0, r3, #1
 8002e90:	281f      	cmp	r0, #31
 8002e92:	dc00      	bgt.n	8002e96 <__aeabi_dsub+0x38a>
 8002e94:	e1a0      	b.n	80031d8 <__aeabi_dsub+0x6cc>
 8002e96:	0015      	movs	r5, r2
 8002e98:	3b1f      	subs	r3, #31
 8002e9a:	40dd      	lsrs	r5, r3
 8002e9c:	2820      	cmp	r0, #32
 8002e9e:	d005      	beq.n	8002eac <__aeabi_dsub+0x3a0>
 8002ea0:	2340      	movs	r3, #64	@ 0x40
 8002ea2:	1a1b      	subs	r3, r3, r0
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	1e53      	subs	r3, r2, #1
 8002ea8:	419a      	sbcs	r2, r3
 8002eaa:	4315      	orrs	r5, r2
 8002eac:	2307      	movs	r3, #7
 8002eae:	2700      	movs	r7, #0
 8002eb0:	402b      	ands	r3, r5
 8002eb2:	e7d0      	b.n	8002e56 <__aeabi_dsub+0x34a>
 8002eb4:	08c0      	lsrs	r0, r0, #3
 8002eb6:	0762      	lsls	r2, r4, #29
 8002eb8:	4302      	orrs	r2, r0
 8002eba:	08e4      	lsrs	r4, r4, #3
 8002ebc:	e737      	b.n	8002d2e <__aeabi_dsub+0x222>
 8002ebe:	08ea      	lsrs	r2, r5, #3
 8002ec0:	0763      	lsls	r3, r4, #29
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	4bd3      	ldr	r3, [pc, #844]	@ (8003214 <__aeabi_dsub+0x708>)
 8002ec6:	08e4      	lsrs	r4, r4, #3
 8002ec8:	429f      	cmp	r7, r3
 8002eca:	d100      	bne.n	8002ece <__aeabi_dsub+0x3c2>
 8002ecc:	e72f      	b.n	8002d2e <__aeabi_dsub+0x222>
 8002ece:	0324      	lsls	r4, r4, #12
 8002ed0:	0b25      	lsrs	r5, r4, #12
 8002ed2:	057c      	lsls	r4, r7, #21
 8002ed4:	0d64      	lsrs	r4, r4, #21
 8002ed6:	e6c2      	b.n	8002c5e <__aeabi_dsub+0x152>
 8002ed8:	46ca      	mov	sl, r9
 8002eda:	0022      	movs	r2, r4
 8002edc:	4302      	orrs	r2, r0
 8002ede:	d158      	bne.n	8002f92 <__aeabi_dsub+0x486>
 8002ee0:	4663      	mov	r3, ip
 8002ee2:	000e      	movs	r6, r1
 8002ee4:	9c02      	ldr	r4, [sp, #8]
 8002ee6:	9303      	str	r3, [sp, #12]
 8002ee8:	9b03      	ldr	r3, [sp, #12]
 8002eea:	4657      	mov	r7, sl
 8002eec:	08da      	lsrs	r2, r3, #3
 8002eee:	e7e7      	b.n	8002ec0 <__aeabi_dsub+0x3b4>
 8002ef0:	4cc9      	ldr	r4, [pc, #804]	@ (8003218 <__aeabi_dsub+0x70c>)
 8002ef2:	1aff      	subs	r7, r7, r3
 8002ef4:	4014      	ands	r4, r2
 8002ef6:	e692      	b.n	8002c1e <__aeabi_dsub+0x112>
 8002ef8:	4dc8      	ldr	r5, [pc, #800]	@ (800321c <__aeabi_dsub+0x710>)
 8002efa:	1c7a      	adds	r2, r7, #1
 8002efc:	422a      	tst	r2, r5
 8002efe:	d000      	beq.n	8002f02 <__aeabi_dsub+0x3f6>
 8002f00:	e084      	b.n	800300c <__aeabi_dsub+0x500>
 8002f02:	0022      	movs	r2, r4
 8002f04:	4302      	orrs	r2, r0
 8002f06:	2f00      	cmp	r7, #0
 8002f08:	d000      	beq.n	8002f0c <__aeabi_dsub+0x400>
 8002f0a:	e0ef      	b.n	80030ec <__aeabi_dsub+0x5e0>
 8002f0c:	2a00      	cmp	r2, #0
 8002f0e:	d100      	bne.n	8002f12 <__aeabi_dsub+0x406>
 8002f10:	e0e5      	b.n	80030de <__aeabi_dsub+0x5d2>
 8002f12:	4662      	mov	r2, ip
 8002f14:	9902      	ldr	r1, [sp, #8]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	d100      	bne.n	8002f1c <__aeabi_dsub+0x410>
 8002f1a:	e0c5      	b.n	80030a8 <__aeabi_dsub+0x59c>
 8002f1c:	4663      	mov	r3, ip
 8002f1e:	18c5      	adds	r5, r0, r3
 8002f20:	468c      	mov	ip, r1
 8002f22:	4285      	cmp	r5, r0
 8002f24:	4180      	sbcs	r0, r0
 8002f26:	4464      	add	r4, ip
 8002f28:	4240      	negs	r0, r0
 8002f2a:	1824      	adds	r4, r4, r0
 8002f2c:	0223      	lsls	r3, r4, #8
 8002f2e:	d502      	bpl.n	8002f36 <__aeabi_dsub+0x42a>
 8002f30:	4bb9      	ldr	r3, [pc, #740]	@ (8003218 <__aeabi_dsub+0x70c>)
 8002f32:	3701      	adds	r7, #1
 8002f34:	401c      	ands	r4, r3
 8002f36:	46ba      	mov	sl, r7
 8002f38:	9503      	str	r5, [sp, #12]
 8002f3a:	e7d5      	b.n	8002ee8 <__aeabi_dsub+0x3dc>
 8002f3c:	4662      	mov	r2, ip
 8002f3e:	1a85      	subs	r5, r0, r2
 8002f40:	42a8      	cmp	r0, r5
 8002f42:	4192      	sbcs	r2, r2
 8002f44:	4252      	negs	r2, r2
 8002f46:	4691      	mov	r9, r2
 8002f48:	9b02      	ldr	r3, [sp, #8]
 8002f4a:	1ae3      	subs	r3, r4, r3
 8002f4c:	001a      	movs	r2, r3
 8002f4e:	464b      	mov	r3, r9
 8002f50:	1ad2      	subs	r2, r2, r3
 8002f52:	0013      	movs	r3, r2
 8002f54:	4691      	mov	r9, r2
 8002f56:	021a      	lsls	r2, r3, #8
 8002f58:	d46c      	bmi.n	8003034 <__aeabi_dsub+0x528>
 8002f5a:	464a      	mov	r2, r9
 8002f5c:	464c      	mov	r4, r9
 8002f5e:	432a      	orrs	r2, r5
 8002f60:	d000      	beq.n	8002f64 <__aeabi_dsub+0x458>
 8002f62:	e63a      	b.n	8002bda <__aeabi_dsub+0xce>
 8002f64:	2600      	movs	r6, #0
 8002f66:	2400      	movs	r4, #0
 8002f68:	2500      	movs	r5, #0
 8002f6a:	e678      	b.n	8002c5e <__aeabi_dsub+0x152>
 8002f6c:	9902      	ldr	r1, [sp, #8]
 8002f6e:	4653      	mov	r3, sl
 8002f70:	000d      	movs	r5, r1
 8002f72:	3a20      	subs	r2, #32
 8002f74:	40d5      	lsrs	r5, r2
 8002f76:	2b20      	cmp	r3, #32
 8002f78:	d006      	beq.n	8002f88 <__aeabi_dsub+0x47c>
 8002f7a:	2240      	movs	r2, #64	@ 0x40
 8002f7c:	1ad2      	subs	r2, r2, r3
 8002f7e:	000b      	movs	r3, r1
 8002f80:	4093      	lsls	r3, r2
 8002f82:	4662      	mov	r2, ip
 8002f84:	431a      	orrs	r2, r3
 8002f86:	4693      	mov	fp, r2
 8002f88:	465b      	mov	r3, fp
 8002f8a:	1e5a      	subs	r2, r3, #1
 8002f8c:	4193      	sbcs	r3, r2
 8002f8e:	431d      	orrs	r5, r3
 8002f90:	e619      	b.n	8002bc6 <__aeabi_dsub+0xba>
 8002f92:	4653      	mov	r3, sl
 8002f94:	1e5a      	subs	r2, r3, #1
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d100      	bne.n	8002f9c <__aeabi_dsub+0x490>
 8002f9a:	e0c6      	b.n	800312a <__aeabi_dsub+0x61e>
 8002f9c:	4e9d      	ldr	r6, [pc, #628]	@ (8003214 <__aeabi_dsub+0x708>)
 8002f9e:	45b2      	cmp	sl, r6
 8002fa0:	d100      	bne.n	8002fa4 <__aeabi_dsub+0x498>
 8002fa2:	e6bd      	b.n	8002d20 <__aeabi_dsub+0x214>
 8002fa4:	4688      	mov	r8, r1
 8002fa6:	000e      	movs	r6, r1
 8002fa8:	2501      	movs	r5, #1
 8002faa:	2a38      	cmp	r2, #56	@ 0x38
 8002fac:	dc10      	bgt.n	8002fd0 <__aeabi_dsub+0x4c4>
 8002fae:	2a1f      	cmp	r2, #31
 8002fb0:	dc7f      	bgt.n	80030b2 <__aeabi_dsub+0x5a6>
 8002fb2:	2120      	movs	r1, #32
 8002fb4:	0025      	movs	r5, r4
 8002fb6:	1a89      	subs	r1, r1, r2
 8002fb8:	0007      	movs	r7, r0
 8002fba:	4088      	lsls	r0, r1
 8002fbc:	408d      	lsls	r5, r1
 8002fbe:	40d7      	lsrs	r7, r2
 8002fc0:	40d4      	lsrs	r4, r2
 8002fc2:	1e41      	subs	r1, r0, #1
 8002fc4:	4188      	sbcs	r0, r1
 8002fc6:	9b02      	ldr	r3, [sp, #8]
 8002fc8:	433d      	orrs	r5, r7
 8002fca:	1b1b      	subs	r3, r3, r4
 8002fcc:	4305      	orrs	r5, r0
 8002fce:	9302      	str	r3, [sp, #8]
 8002fd0:	4662      	mov	r2, ip
 8002fd2:	1b55      	subs	r5, r2, r5
 8002fd4:	45ac      	cmp	ip, r5
 8002fd6:	4192      	sbcs	r2, r2
 8002fd8:	9b02      	ldr	r3, [sp, #8]
 8002fda:	4252      	negs	r2, r2
 8002fdc:	464f      	mov	r7, r9
 8002fde:	1a9c      	subs	r4, r3, r2
 8002fe0:	e5f6      	b.n	8002bd0 <__aeabi_dsub+0xc4>
 8002fe2:	2d00      	cmp	r5, #0
 8002fe4:	d000      	beq.n	8002fe8 <__aeabi_dsub+0x4dc>
 8002fe6:	e0b7      	b.n	8003158 <__aeabi_dsub+0x64c>
 8002fe8:	2a00      	cmp	r2, #0
 8002fea:	d100      	bne.n	8002fee <__aeabi_dsub+0x4e2>
 8002fec:	e0f0      	b.n	80031d0 <__aeabi_dsub+0x6c4>
 8002fee:	2601      	movs	r6, #1
 8002ff0:	400e      	ands	r6, r1
 8002ff2:	4663      	mov	r3, ip
 8002ff4:	9802      	ldr	r0, [sp, #8]
 8002ff6:	08d9      	lsrs	r1, r3, #3
 8002ff8:	0742      	lsls	r2, r0, #29
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	08c4      	lsrs	r4, r0, #3
 8002ffe:	e696      	b.n	8002d2e <__aeabi_dsub+0x222>
 8003000:	4c85      	ldr	r4, [pc, #532]	@ (8003218 <__aeabi_dsub+0x70c>)
 8003002:	1aff      	subs	r7, r7, r3
 8003004:	4014      	ands	r4, r2
 8003006:	0762      	lsls	r2, r4, #29
 8003008:	08e4      	lsrs	r4, r4, #3
 800300a:	e760      	b.n	8002ece <__aeabi_dsub+0x3c2>
 800300c:	4981      	ldr	r1, [pc, #516]	@ (8003214 <__aeabi_dsub+0x708>)
 800300e:	428a      	cmp	r2, r1
 8003010:	d100      	bne.n	8003014 <__aeabi_dsub+0x508>
 8003012:	e0c9      	b.n	80031a8 <__aeabi_dsub+0x69c>
 8003014:	4663      	mov	r3, ip
 8003016:	18c1      	adds	r1, r0, r3
 8003018:	4281      	cmp	r1, r0
 800301a:	4180      	sbcs	r0, r0
 800301c:	9b02      	ldr	r3, [sp, #8]
 800301e:	4240      	negs	r0, r0
 8003020:	18e3      	adds	r3, r4, r3
 8003022:	181b      	adds	r3, r3, r0
 8003024:	07dd      	lsls	r5, r3, #31
 8003026:	085c      	lsrs	r4, r3, #1
 8003028:	2307      	movs	r3, #7
 800302a:	0849      	lsrs	r1, r1, #1
 800302c:	430d      	orrs	r5, r1
 800302e:	0017      	movs	r7, r2
 8003030:	402b      	ands	r3, r5
 8003032:	e710      	b.n	8002e56 <__aeabi_dsub+0x34a>
 8003034:	4663      	mov	r3, ip
 8003036:	1a1d      	subs	r5, r3, r0
 8003038:	45ac      	cmp	ip, r5
 800303a:	4192      	sbcs	r2, r2
 800303c:	2601      	movs	r6, #1
 800303e:	9b02      	ldr	r3, [sp, #8]
 8003040:	4252      	negs	r2, r2
 8003042:	1b1c      	subs	r4, r3, r4
 8003044:	4688      	mov	r8, r1
 8003046:	1aa4      	subs	r4, r4, r2
 8003048:	400e      	ands	r6, r1
 800304a:	e5c6      	b.n	8002bda <__aeabi_dsub+0xce>
 800304c:	4663      	mov	r3, ip
 800304e:	18c5      	adds	r5, r0, r3
 8003050:	9b02      	ldr	r3, [sp, #8]
 8003052:	4285      	cmp	r5, r0
 8003054:	4180      	sbcs	r0, r0
 8003056:	469c      	mov	ip, r3
 8003058:	4240      	negs	r0, r0
 800305a:	4464      	add	r4, ip
 800305c:	1824      	adds	r4, r4, r0
 800305e:	2701      	movs	r7, #1
 8003060:	0223      	lsls	r3, r4, #8
 8003062:	d400      	bmi.n	8003066 <__aeabi_dsub+0x55a>
 8003064:	e6f5      	b.n	8002e52 <__aeabi_dsub+0x346>
 8003066:	2702      	movs	r7, #2
 8003068:	e641      	b.n	8002cee <__aeabi_dsub+0x1e2>
 800306a:	4663      	mov	r3, ip
 800306c:	1ac5      	subs	r5, r0, r3
 800306e:	42a8      	cmp	r0, r5
 8003070:	4180      	sbcs	r0, r0
 8003072:	9b02      	ldr	r3, [sp, #8]
 8003074:	4240      	negs	r0, r0
 8003076:	1ae4      	subs	r4, r4, r3
 8003078:	2701      	movs	r7, #1
 800307a:	1a24      	subs	r4, r4, r0
 800307c:	e5a8      	b.n	8002bd0 <__aeabi_dsub+0xc4>
 800307e:	9d02      	ldr	r5, [sp, #8]
 8003080:	4652      	mov	r2, sl
 8003082:	002b      	movs	r3, r5
 8003084:	3a20      	subs	r2, #32
 8003086:	40d3      	lsrs	r3, r2
 8003088:	0019      	movs	r1, r3
 800308a:	4653      	mov	r3, sl
 800308c:	2b20      	cmp	r3, #32
 800308e:	d006      	beq.n	800309e <__aeabi_dsub+0x592>
 8003090:	2240      	movs	r2, #64	@ 0x40
 8003092:	1ad2      	subs	r2, r2, r3
 8003094:	002b      	movs	r3, r5
 8003096:	4093      	lsls	r3, r2
 8003098:	4662      	mov	r2, ip
 800309a:	431a      	orrs	r2, r3
 800309c:	4693      	mov	fp, r2
 800309e:	465d      	mov	r5, fp
 80030a0:	1e6b      	subs	r3, r5, #1
 80030a2:	419d      	sbcs	r5, r3
 80030a4:	430d      	orrs	r5, r1
 80030a6:	e615      	b.n	8002cd4 <__aeabi_dsub+0x1c8>
 80030a8:	0762      	lsls	r2, r4, #29
 80030aa:	08c0      	lsrs	r0, r0, #3
 80030ac:	4302      	orrs	r2, r0
 80030ae:	08e4      	lsrs	r4, r4, #3
 80030b0:	e70d      	b.n	8002ece <__aeabi_dsub+0x3c2>
 80030b2:	0011      	movs	r1, r2
 80030b4:	0027      	movs	r7, r4
 80030b6:	3920      	subs	r1, #32
 80030b8:	40cf      	lsrs	r7, r1
 80030ba:	2a20      	cmp	r2, #32
 80030bc:	d005      	beq.n	80030ca <__aeabi_dsub+0x5be>
 80030be:	2140      	movs	r1, #64	@ 0x40
 80030c0:	1a8a      	subs	r2, r1, r2
 80030c2:	4094      	lsls	r4, r2
 80030c4:	0025      	movs	r5, r4
 80030c6:	4305      	orrs	r5, r0
 80030c8:	9503      	str	r5, [sp, #12]
 80030ca:	9d03      	ldr	r5, [sp, #12]
 80030cc:	1e6a      	subs	r2, r5, #1
 80030ce:	4195      	sbcs	r5, r2
 80030d0:	433d      	orrs	r5, r7
 80030d2:	e77d      	b.n	8002fd0 <__aeabi_dsub+0x4c4>
 80030d4:	2a00      	cmp	r2, #0
 80030d6:	d100      	bne.n	80030da <__aeabi_dsub+0x5ce>
 80030d8:	e744      	b.n	8002f64 <__aeabi_dsub+0x458>
 80030da:	2601      	movs	r6, #1
 80030dc:	400e      	ands	r6, r1
 80030de:	4663      	mov	r3, ip
 80030e0:	08d9      	lsrs	r1, r3, #3
 80030e2:	9b02      	ldr	r3, [sp, #8]
 80030e4:	075a      	lsls	r2, r3, #29
 80030e6:	430a      	orrs	r2, r1
 80030e8:	08dc      	lsrs	r4, r3, #3
 80030ea:	e6f0      	b.n	8002ece <__aeabi_dsub+0x3c2>
 80030ec:	2a00      	cmp	r2, #0
 80030ee:	d028      	beq.n	8003142 <__aeabi_dsub+0x636>
 80030f0:	4662      	mov	r2, ip
 80030f2:	9f02      	ldr	r7, [sp, #8]
 80030f4:	08c0      	lsrs	r0, r0, #3
 80030f6:	433a      	orrs	r2, r7
 80030f8:	d100      	bne.n	80030fc <__aeabi_dsub+0x5f0>
 80030fa:	e6dc      	b.n	8002eb6 <__aeabi_dsub+0x3aa>
 80030fc:	0762      	lsls	r2, r4, #29
 80030fe:	4310      	orrs	r0, r2
 8003100:	2280      	movs	r2, #128	@ 0x80
 8003102:	08e4      	lsrs	r4, r4, #3
 8003104:	0312      	lsls	r2, r2, #12
 8003106:	4214      	tst	r4, r2
 8003108:	d009      	beq.n	800311e <__aeabi_dsub+0x612>
 800310a:	08fd      	lsrs	r5, r7, #3
 800310c:	4215      	tst	r5, r2
 800310e:	d106      	bne.n	800311e <__aeabi_dsub+0x612>
 8003110:	4663      	mov	r3, ip
 8003112:	2601      	movs	r6, #1
 8003114:	002c      	movs	r4, r5
 8003116:	08d8      	lsrs	r0, r3, #3
 8003118:	077b      	lsls	r3, r7, #29
 800311a:	4318      	orrs	r0, r3
 800311c:	400e      	ands	r6, r1
 800311e:	0f42      	lsrs	r2, r0, #29
 8003120:	00c0      	lsls	r0, r0, #3
 8003122:	08c0      	lsrs	r0, r0, #3
 8003124:	0752      	lsls	r2, r2, #29
 8003126:	4302      	orrs	r2, r0
 8003128:	e601      	b.n	8002d2e <__aeabi_dsub+0x222>
 800312a:	4663      	mov	r3, ip
 800312c:	1a1d      	subs	r5, r3, r0
 800312e:	45ac      	cmp	ip, r5
 8003130:	4192      	sbcs	r2, r2
 8003132:	9b02      	ldr	r3, [sp, #8]
 8003134:	4252      	negs	r2, r2
 8003136:	1b1c      	subs	r4, r3, r4
 8003138:	000e      	movs	r6, r1
 800313a:	4688      	mov	r8, r1
 800313c:	2701      	movs	r7, #1
 800313e:	1aa4      	subs	r4, r4, r2
 8003140:	e546      	b.n	8002bd0 <__aeabi_dsub+0xc4>
 8003142:	4663      	mov	r3, ip
 8003144:	08d9      	lsrs	r1, r3, #3
 8003146:	9b02      	ldr	r3, [sp, #8]
 8003148:	075a      	lsls	r2, r3, #29
 800314a:	430a      	orrs	r2, r1
 800314c:	08dc      	lsrs	r4, r3, #3
 800314e:	e5ee      	b.n	8002d2e <__aeabi_dsub+0x222>
 8003150:	4663      	mov	r3, ip
 8003152:	9c02      	ldr	r4, [sp, #8]
 8003154:	9303      	str	r3, [sp, #12]
 8003156:	e6c7      	b.n	8002ee8 <__aeabi_dsub+0x3dc>
 8003158:	08c0      	lsrs	r0, r0, #3
 800315a:	2a00      	cmp	r2, #0
 800315c:	d100      	bne.n	8003160 <__aeabi_dsub+0x654>
 800315e:	e6aa      	b.n	8002eb6 <__aeabi_dsub+0x3aa>
 8003160:	0762      	lsls	r2, r4, #29
 8003162:	4310      	orrs	r0, r2
 8003164:	2280      	movs	r2, #128	@ 0x80
 8003166:	08e4      	lsrs	r4, r4, #3
 8003168:	0312      	lsls	r2, r2, #12
 800316a:	4214      	tst	r4, r2
 800316c:	d0d7      	beq.n	800311e <__aeabi_dsub+0x612>
 800316e:	9f02      	ldr	r7, [sp, #8]
 8003170:	08fd      	lsrs	r5, r7, #3
 8003172:	4215      	tst	r5, r2
 8003174:	d1d3      	bne.n	800311e <__aeabi_dsub+0x612>
 8003176:	4663      	mov	r3, ip
 8003178:	2601      	movs	r6, #1
 800317a:	08d8      	lsrs	r0, r3, #3
 800317c:	077b      	lsls	r3, r7, #29
 800317e:	002c      	movs	r4, r5
 8003180:	4318      	orrs	r0, r3
 8003182:	400e      	ands	r6, r1
 8003184:	e7cb      	b.n	800311e <__aeabi_dsub+0x612>
 8003186:	000a      	movs	r2, r1
 8003188:	0027      	movs	r7, r4
 800318a:	3a20      	subs	r2, #32
 800318c:	40d7      	lsrs	r7, r2
 800318e:	2920      	cmp	r1, #32
 8003190:	d005      	beq.n	800319e <__aeabi_dsub+0x692>
 8003192:	2240      	movs	r2, #64	@ 0x40
 8003194:	1a52      	subs	r2, r2, r1
 8003196:	4094      	lsls	r4, r2
 8003198:	0025      	movs	r5, r4
 800319a:	4305      	orrs	r5, r0
 800319c:	9503      	str	r5, [sp, #12]
 800319e:	9d03      	ldr	r5, [sp, #12]
 80031a0:	1e6a      	subs	r2, r5, #1
 80031a2:	4195      	sbcs	r5, r2
 80031a4:	432f      	orrs	r7, r5
 80031a6:	e610      	b.n	8002dca <__aeabi_dsub+0x2be>
 80031a8:	0014      	movs	r4, r2
 80031aa:	2500      	movs	r5, #0
 80031ac:	2200      	movs	r2, #0
 80031ae:	e556      	b.n	8002c5e <__aeabi_dsub+0x152>
 80031b0:	9b02      	ldr	r3, [sp, #8]
 80031b2:	4460      	add	r0, ip
 80031b4:	4699      	mov	r9, r3
 80031b6:	4560      	cmp	r0, ip
 80031b8:	4192      	sbcs	r2, r2
 80031ba:	444c      	add	r4, r9
 80031bc:	4252      	negs	r2, r2
 80031be:	0005      	movs	r5, r0
 80031c0:	18a4      	adds	r4, r4, r2
 80031c2:	e74c      	b.n	800305e <__aeabi_dsub+0x552>
 80031c4:	001a      	movs	r2, r3
 80031c6:	001c      	movs	r4, r3
 80031c8:	432a      	orrs	r2, r5
 80031ca:	d000      	beq.n	80031ce <__aeabi_dsub+0x6c2>
 80031cc:	e6b3      	b.n	8002f36 <__aeabi_dsub+0x42a>
 80031ce:	e6c9      	b.n	8002f64 <__aeabi_dsub+0x458>
 80031d0:	2480      	movs	r4, #128	@ 0x80
 80031d2:	2600      	movs	r6, #0
 80031d4:	0324      	lsls	r4, r4, #12
 80031d6:	e5ae      	b.n	8002d36 <__aeabi_dsub+0x22a>
 80031d8:	2120      	movs	r1, #32
 80031da:	2500      	movs	r5, #0
 80031dc:	1a09      	subs	r1, r1, r0
 80031de:	e517      	b.n	8002c10 <__aeabi_dsub+0x104>
 80031e0:	2200      	movs	r2, #0
 80031e2:	2500      	movs	r5, #0
 80031e4:	4c0b      	ldr	r4, [pc, #44]	@ (8003214 <__aeabi_dsub+0x708>)
 80031e6:	e53a      	b.n	8002c5e <__aeabi_dsub+0x152>
 80031e8:	2d00      	cmp	r5, #0
 80031ea:	d100      	bne.n	80031ee <__aeabi_dsub+0x6e2>
 80031ec:	e5f6      	b.n	8002ddc <__aeabi_dsub+0x2d0>
 80031ee:	464b      	mov	r3, r9
 80031f0:	1bda      	subs	r2, r3, r7
 80031f2:	4692      	mov	sl, r2
 80031f4:	2f00      	cmp	r7, #0
 80031f6:	d100      	bne.n	80031fa <__aeabi_dsub+0x6ee>
 80031f8:	e66f      	b.n	8002eda <__aeabi_dsub+0x3ce>
 80031fa:	2a38      	cmp	r2, #56	@ 0x38
 80031fc:	dc05      	bgt.n	800320a <__aeabi_dsub+0x6fe>
 80031fe:	2680      	movs	r6, #128	@ 0x80
 8003200:	0436      	lsls	r6, r6, #16
 8003202:	4334      	orrs	r4, r6
 8003204:	4688      	mov	r8, r1
 8003206:	000e      	movs	r6, r1
 8003208:	e6d1      	b.n	8002fae <__aeabi_dsub+0x4a2>
 800320a:	4688      	mov	r8, r1
 800320c:	000e      	movs	r6, r1
 800320e:	2501      	movs	r5, #1
 8003210:	e6de      	b.n	8002fd0 <__aeabi_dsub+0x4c4>
 8003212:	46c0      	nop			@ (mov r8, r8)
 8003214:	000007ff 	.word	0x000007ff
 8003218:	ff7fffff 	.word	0xff7fffff
 800321c:	000007fe 	.word	0x000007fe
 8003220:	2d00      	cmp	r5, #0
 8003222:	d100      	bne.n	8003226 <__aeabi_dsub+0x71a>
 8003224:	e668      	b.n	8002ef8 <__aeabi_dsub+0x3ec>
 8003226:	464b      	mov	r3, r9
 8003228:	1bd9      	subs	r1, r3, r7
 800322a:	2f00      	cmp	r7, #0
 800322c:	d101      	bne.n	8003232 <__aeabi_dsub+0x726>
 800322e:	468a      	mov	sl, r1
 8003230:	e5a7      	b.n	8002d82 <__aeabi_dsub+0x276>
 8003232:	2701      	movs	r7, #1
 8003234:	2938      	cmp	r1, #56	@ 0x38
 8003236:	dd00      	ble.n	800323a <__aeabi_dsub+0x72e>
 8003238:	e5c7      	b.n	8002dca <__aeabi_dsub+0x2be>
 800323a:	2280      	movs	r2, #128	@ 0x80
 800323c:	0412      	lsls	r2, r2, #16
 800323e:	4314      	orrs	r4, r2
 8003240:	e5af      	b.n	8002da2 <__aeabi_dsub+0x296>
 8003242:	46c0      	nop			@ (mov r8, r8)

08003244 <__aeabi_dcmpun>:
 8003244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003246:	46c6      	mov	lr, r8
 8003248:	031e      	lsls	r6, r3, #12
 800324a:	0b36      	lsrs	r6, r6, #12
 800324c:	46b0      	mov	r8, r6
 800324e:	4e0d      	ldr	r6, [pc, #52]	@ (8003284 <__aeabi_dcmpun+0x40>)
 8003250:	030c      	lsls	r4, r1, #12
 8003252:	004d      	lsls	r5, r1, #1
 8003254:	005f      	lsls	r7, r3, #1
 8003256:	b500      	push	{lr}
 8003258:	0b24      	lsrs	r4, r4, #12
 800325a:	0d6d      	lsrs	r5, r5, #21
 800325c:	0d7f      	lsrs	r7, r7, #21
 800325e:	42b5      	cmp	r5, r6
 8003260:	d00b      	beq.n	800327a <__aeabi_dcmpun+0x36>
 8003262:	4908      	ldr	r1, [pc, #32]	@ (8003284 <__aeabi_dcmpun+0x40>)
 8003264:	2000      	movs	r0, #0
 8003266:	428f      	cmp	r7, r1
 8003268:	d104      	bne.n	8003274 <__aeabi_dcmpun+0x30>
 800326a:	4646      	mov	r6, r8
 800326c:	4316      	orrs	r6, r2
 800326e:	0030      	movs	r0, r6
 8003270:	1e43      	subs	r3, r0, #1
 8003272:	4198      	sbcs	r0, r3
 8003274:	bc80      	pop	{r7}
 8003276:	46b8      	mov	r8, r7
 8003278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800327a:	4304      	orrs	r4, r0
 800327c:	2001      	movs	r0, #1
 800327e:	2c00      	cmp	r4, #0
 8003280:	d1f8      	bne.n	8003274 <__aeabi_dcmpun+0x30>
 8003282:	e7ee      	b.n	8003262 <__aeabi_dcmpun+0x1e>
 8003284:	000007ff 	.word	0x000007ff

08003288 <__aeabi_d2iz>:
 8003288:	000b      	movs	r3, r1
 800328a:	0002      	movs	r2, r0
 800328c:	b570      	push	{r4, r5, r6, lr}
 800328e:	4d16      	ldr	r5, [pc, #88]	@ (80032e8 <__aeabi_d2iz+0x60>)
 8003290:	030c      	lsls	r4, r1, #12
 8003292:	b082      	sub	sp, #8
 8003294:	0049      	lsls	r1, r1, #1
 8003296:	2000      	movs	r0, #0
 8003298:	9200      	str	r2, [sp, #0]
 800329a:	9301      	str	r3, [sp, #4]
 800329c:	0b24      	lsrs	r4, r4, #12
 800329e:	0d49      	lsrs	r1, r1, #21
 80032a0:	0fde      	lsrs	r6, r3, #31
 80032a2:	42a9      	cmp	r1, r5
 80032a4:	dd04      	ble.n	80032b0 <__aeabi_d2iz+0x28>
 80032a6:	4811      	ldr	r0, [pc, #68]	@ (80032ec <__aeabi_d2iz+0x64>)
 80032a8:	4281      	cmp	r1, r0
 80032aa:	dd03      	ble.n	80032b4 <__aeabi_d2iz+0x2c>
 80032ac:	4b10      	ldr	r3, [pc, #64]	@ (80032f0 <__aeabi_d2iz+0x68>)
 80032ae:	18f0      	adds	r0, r6, r3
 80032b0:	b002      	add	sp, #8
 80032b2:	bd70      	pop	{r4, r5, r6, pc}
 80032b4:	2080      	movs	r0, #128	@ 0x80
 80032b6:	0340      	lsls	r0, r0, #13
 80032b8:	4320      	orrs	r0, r4
 80032ba:	4c0e      	ldr	r4, [pc, #56]	@ (80032f4 <__aeabi_d2iz+0x6c>)
 80032bc:	1a64      	subs	r4, r4, r1
 80032be:	2c1f      	cmp	r4, #31
 80032c0:	dd08      	ble.n	80032d4 <__aeabi_d2iz+0x4c>
 80032c2:	4b0d      	ldr	r3, [pc, #52]	@ (80032f8 <__aeabi_d2iz+0x70>)
 80032c4:	1a5b      	subs	r3, r3, r1
 80032c6:	40d8      	lsrs	r0, r3
 80032c8:	0003      	movs	r3, r0
 80032ca:	4258      	negs	r0, r3
 80032cc:	2e00      	cmp	r6, #0
 80032ce:	d1ef      	bne.n	80032b0 <__aeabi_d2iz+0x28>
 80032d0:	0018      	movs	r0, r3
 80032d2:	e7ed      	b.n	80032b0 <__aeabi_d2iz+0x28>
 80032d4:	4b09      	ldr	r3, [pc, #36]	@ (80032fc <__aeabi_d2iz+0x74>)
 80032d6:	9a00      	ldr	r2, [sp, #0]
 80032d8:	469c      	mov	ip, r3
 80032da:	0003      	movs	r3, r0
 80032dc:	4461      	add	r1, ip
 80032de:	408b      	lsls	r3, r1
 80032e0:	40e2      	lsrs	r2, r4
 80032e2:	4313      	orrs	r3, r2
 80032e4:	e7f1      	b.n	80032ca <__aeabi_d2iz+0x42>
 80032e6:	46c0      	nop			@ (mov r8, r8)
 80032e8:	000003fe 	.word	0x000003fe
 80032ec:	0000041d 	.word	0x0000041d
 80032f0:	7fffffff 	.word	0x7fffffff
 80032f4:	00000433 	.word	0x00000433
 80032f8:	00000413 	.word	0x00000413
 80032fc:	fffffbed 	.word	0xfffffbed

08003300 <__aeabi_i2d>:
 8003300:	b570      	push	{r4, r5, r6, lr}
 8003302:	2800      	cmp	r0, #0
 8003304:	d016      	beq.n	8003334 <__aeabi_i2d+0x34>
 8003306:	17c3      	asrs	r3, r0, #31
 8003308:	18c5      	adds	r5, r0, r3
 800330a:	405d      	eors	r5, r3
 800330c:	0fc4      	lsrs	r4, r0, #31
 800330e:	0028      	movs	r0, r5
 8003310:	f000 f914 	bl	800353c <__clzsi2>
 8003314:	4b10      	ldr	r3, [pc, #64]	@ (8003358 <__aeabi_i2d+0x58>)
 8003316:	1a1b      	subs	r3, r3, r0
 8003318:	055b      	lsls	r3, r3, #21
 800331a:	0d5b      	lsrs	r3, r3, #21
 800331c:	280a      	cmp	r0, #10
 800331e:	dc14      	bgt.n	800334a <__aeabi_i2d+0x4a>
 8003320:	0002      	movs	r2, r0
 8003322:	002e      	movs	r6, r5
 8003324:	3215      	adds	r2, #21
 8003326:	4096      	lsls	r6, r2
 8003328:	220b      	movs	r2, #11
 800332a:	1a12      	subs	r2, r2, r0
 800332c:	40d5      	lsrs	r5, r2
 800332e:	032d      	lsls	r5, r5, #12
 8003330:	0b2d      	lsrs	r5, r5, #12
 8003332:	e003      	b.n	800333c <__aeabi_i2d+0x3c>
 8003334:	2400      	movs	r4, #0
 8003336:	2300      	movs	r3, #0
 8003338:	2500      	movs	r5, #0
 800333a:	2600      	movs	r6, #0
 800333c:	051b      	lsls	r3, r3, #20
 800333e:	432b      	orrs	r3, r5
 8003340:	07e4      	lsls	r4, r4, #31
 8003342:	4323      	orrs	r3, r4
 8003344:	0030      	movs	r0, r6
 8003346:	0019      	movs	r1, r3
 8003348:	bd70      	pop	{r4, r5, r6, pc}
 800334a:	380b      	subs	r0, #11
 800334c:	4085      	lsls	r5, r0
 800334e:	032d      	lsls	r5, r5, #12
 8003350:	2600      	movs	r6, #0
 8003352:	0b2d      	lsrs	r5, r5, #12
 8003354:	e7f2      	b.n	800333c <__aeabi_i2d+0x3c>
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	0000041e 	.word	0x0000041e

0800335c <__aeabi_ui2d>:
 800335c:	b510      	push	{r4, lr}
 800335e:	1e04      	subs	r4, r0, #0
 8003360:	d010      	beq.n	8003384 <__aeabi_ui2d+0x28>
 8003362:	f000 f8eb 	bl	800353c <__clzsi2>
 8003366:	4b0e      	ldr	r3, [pc, #56]	@ (80033a0 <__aeabi_ui2d+0x44>)
 8003368:	1a1b      	subs	r3, r3, r0
 800336a:	055b      	lsls	r3, r3, #21
 800336c:	0d5b      	lsrs	r3, r3, #21
 800336e:	280a      	cmp	r0, #10
 8003370:	dc0f      	bgt.n	8003392 <__aeabi_ui2d+0x36>
 8003372:	220b      	movs	r2, #11
 8003374:	0021      	movs	r1, r4
 8003376:	1a12      	subs	r2, r2, r0
 8003378:	40d1      	lsrs	r1, r2
 800337a:	3015      	adds	r0, #21
 800337c:	030a      	lsls	r2, r1, #12
 800337e:	4084      	lsls	r4, r0
 8003380:	0b12      	lsrs	r2, r2, #12
 8003382:	e001      	b.n	8003388 <__aeabi_ui2d+0x2c>
 8003384:	2300      	movs	r3, #0
 8003386:	2200      	movs	r2, #0
 8003388:	051b      	lsls	r3, r3, #20
 800338a:	4313      	orrs	r3, r2
 800338c:	0020      	movs	r0, r4
 800338e:	0019      	movs	r1, r3
 8003390:	bd10      	pop	{r4, pc}
 8003392:	0022      	movs	r2, r4
 8003394:	380b      	subs	r0, #11
 8003396:	4082      	lsls	r2, r0
 8003398:	0312      	lsls	r2, r2, #12
 800339a:	2400      	movs	r4, #0
 800339c:	0b12      	lsrs	r2, r2, #12
 800339e:	e7f3      	b.n	8003388 <__aeabi_ui2d+0x2c>
 80033a0:	0000041e 	.word	0x0000041e

080033a4 <__aeabi_f2d>:
 80033a4:	b570      	push	{r4, r5, r6, lr}
 80033a6:	0242      	lsls	r2, r0, #9
 80033a8:	0043      	lsls	r3, r0, #1
 80033aa:	0fc4      	lsrs	r4, r0, #31
 80033ac:	20fe      	movs	r0, #254	@ 0xfe
 80033ae:	0e1b      	lsrs	r3, r3, #24
 80033b0:	1c59      	adds	r1, r3, #1
 80033b2:	0a55      	lsrs	r5, r2, #9
 80033b4:	4208      	tst	r0, r1
 80033b6:	d00c      	beq.n	80033d2 <__aeabi_f2d+0x2e>
 80033b8:	21e0      	movs	r1, #224	@ 0xe0
 80033ba:	0089      	lsls	r1, r1, #2
 80033bc:	468c      	mov	ip, r1
 80033be:	076d      	lsls	r5, r5, #29
 80033c0:	0b12      	lsrs	r2, r2, #12
 80033c2:	4463      	add	r3, ip
 80033c4:	051b      	lsls	r3, r3, #20
 80033c6:	4313      	orrs	r3, r2
 80033c8:	07e4      	lsls	r4, r4, #31
 80033ca:	4323      	orrs	r3, r4
 80033cc:	0028      	movs	r0, r5
 80033ce:	0019      	movs	r1, r3
 80033d0:	bd70      	pop	{r4, r5, r6, pc}
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d114      	bne.n	8003400 <__aeabi_f2d+0x5c>
 80033d6:	2d00      	cmp	r5, #0
 80033d8:	d01b      	beq.n	8003412 <__aeabi_f2d+0x6e>
 80033da:	0028      	movs	r0, r5
 80033dc:	f000 f8ae 	bl	800353c <__clzsi2>
 80033e0:	280a      	cmp	r0, #10
 80033e2:	dc1c      	bgt.n	800341e <__aeabi_f2d+0x7a>
 80033e4:	230b      	movs	r3, #11
 80033e6:	002a      	movs	r2, r5
 80033e8:	1a1b      	subs	r3, r3, r0
 80033ea:	40da      	lsrs	r2, r3
 80033ec:	0003      	movs	r3, r0
 80033ee:	3315      	adds	r3, #21
 80033f0:	409d      	lsls	r5, r3
 80033f2:	4b0e      	ldr	r3, [pc, #56]	@ (800342c <__aeabi_f2d+0x88>)
 80033f4:	0312      	lsls	r2, r2, #12
 80033f6:	1a1b      	subs	r3, r3, r0
 80033f8:	055b      	lsls	r3, r3, #21
 80033fa:	0b12      	lsrs	r2, r2, #12
 80033fc:	0d5b      	lsrs	r3, r3, #21
 80033fe:	e7e1      	b.n	80033c4 <__aeabi_f2d+0x20>
 8003400:	2d00      	cmp	r5, #0
 8003402:	d009      	beq.n	8003418 <__aeabi_f2d+0x74>
 8003404:	0b13      	lsrs	r3, r2, #12
 8003406:	2280      	movs	r2, #128	@ 0x80
 8003408:	0312      	lsls	r2, r2, #12
 800340a:	431a      	orrs	r2, r3
 800340c:	076d      	lsls	r5, r5, #29
 800340e:	4b08      	ldr	r3, [pc, #32]	@ (8003430 <__aeabi_f2d+0x8c>)
 8003410:	e7d8      	b.n	80033c4 <__aeabi_f2d+0x20>
 8003412:	2300      	movs	r3, #0
 8003414:	2200      	movs	r2, #0
 8003416:	e7d5      	b.n	80033c4 <__aeabi_f2d+0x20>
 8003418:	2200      	movs	r2, #0
 800341a:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <__aeabi_f2d+0x8c>)
 800341c:	e7d2      	b.n	80033c4 <__aeabi_f2d+0x20>
 800341e:	0003      	movs	r3, r0
 8003420:	002a      	movs	r2, r5
 8003422:	3b0b      	subs	r3, #11
 8003424:	409a      	lsls	r2, r3
 8003426:	2500      	movs	r5, #0
 8003428:	e7e3      	b.n	80033f2 <__aeabi_f2d+0x4e>
 800342a:	46c0      	nop			@ (mov r8, r8)
 800342c:	00000389 	.word	0x00000389
 8003430:	000007ff 	.word	0x000007ff

08003434 <__aeabi_d2f>:
 8003434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003436:	004b      	lsls	r3, r1, #1
 8003438:	030f      	lsls	r7, r1, #12
 800343a:	0d5b      	lsrs	r3, r3, #21
 800343c:	4c3b      	ldr	r4, [pc, #236]	@ (800352c <__aeabi_d2f+0xf8>)
 800343e:	0f45      	lsrs	r5, r0, #29
 8003440:	b083      	sub	sp, #12
 8003442:	0a7f      	lsrs	r7, r7, #9
 8003444:	1c5e      	adds	r6, r3, #1
 8003446:	432f      	orrs	r7, r5
 8003448:	9000      	str	r0, [sp, #0]
 800344a:	9101      	str	r1, [sp, #4]
 800344c:	0fca      	lsrs	r2, r1, #31
 800344e:	00c5      	lsls	r5, r0, #3
 8003450:	4226      	tst	r6, r4
 8003452:	d00b      	beq.n	800346c <__aeabi_d2f+0x38>
 8003454:	4936      	ldr	r1, [pc, #216]	@ (8003530 <__aeabi_d2f+0xfc>)
 8003456:	185c      	adds	r4, r3, r1
 8003458:	2cfe      	cmp	r4, #254	@ 0xfe
 800345a:	dd13      	ble.n	8003484 <__aeabi_d2f+0x50>
 800345c:	20ff      	movs	r0, #255	@ 0xff
 800345e:	2300      	movs	r3, #0
 8003460:	05c0      	lsls	r0, r0, #23
 8003462:	4318      	orrs	r0, r3
 8003464:	07d2      	lsls	r2, r2, #31
 8003466:	4310      	orrs	r0, r2
 8003468:	b003      	add	sp, #12
 800346a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800346c:	2b00      	cmp	r3, #0
 800346e:	d102      	bne.n	8003476 <__aeabi_d2f+0x42>
 8003470:	2000      	movs	r0, #0
 8003472:	2300      	movs	r3, #0
 8003474:	e7f4      	b.n	8003460 <__aeabi_d2f+0x2c>
 8003476:	433d      	orrs	r5, r7
 8003478:	d0f0      	beq.n	800345c <__aeabi_d2f+0x28>
 800347a:	2380      	movs	r3, #128	@ 0x80
 800347c:	03db      	lsls	r3, r3, #15
 800347e:	20ff      	movs	r0, #255	@ 0xff
 8003480:	433b      	orrs	r3, r7
 8003482:	e7ed      	b.n	8003460 <__aeabi_d2f+0x2c>
 8003484:	2c00      	cmp	r4, #0
 8003486:	dd14      	ble.n	80034b2 <__aeabi_d2f+0x7e>
 8003488:	9b00      	ldr	r3, [sp, #0]
 800348a:	00ff      	lsls	r7, r7, #3
 800348c:	019b      	lsls	r3, r3, #6
 800348e:	1e58      	subs	r0, r3, #1
 8003490:	4183      	sbcs	r3, r0
 8003492:	0f69      	lsrs	r1, r5, #29
 8003494:	433b      	orrs	r3, r7
 8003496:	430b      	orrs	r3, r1
 8003498:	0759      	lsls	r1, r3, #29
 800349a:	d041      	beq.n	8003520 <__aeabi_d2f+0xec>
 800349c:	210f      	movs	r1, #15
 800349e:	4019      	ands	r1, r3
 80034a0:	2904      	cmp	r1, #4
 80034a2:	d028      	beq.n	80034f6 <__aeabi_d2f+0xc2>
 80034a4:	3304      	adds	r3, #4
 80034a6:	0159      	lsls	r1, r3, #5
 80034a8:	d525      	bpl.n	80034f6 <__aeabi_d2f+0xc2>
 80034aa:	3401      	adds	r4, #1
 80034ac:	2300      	movs	r3, #0
 80034ae:	b2e0      	uxtb	r0, r4
 80034b0:	e7d6      	b.n	8003460 <__aeabi_d2f+0x2c>
 80034b2:	0021      	movs	r1, r4
 80034b4:	3117      	adds	r1, #23
 80034b6:	dbdb      	blt.n	8003470 <__aeabi_d2f+0x3c>
 80034b8:	2180      	movs	r1, #128	@ 0x80
 80034ba:	201e      	movs	r0, #30
 80034bc:	0409      	lsls	r1, r1, #16
 80034be:	4339      	orrs	r1, r7
 80034c0:	1b00      	subs	r0, r0, r4
 80034c2:	281f      	cmp	r0, #31
 80034c4:	dd1b      	ble.n	80034fe <__aeabi_d2f+0xca>
 80034c6:	2602      	movs	r6, #2
 80034c8:	4276      	negs	r6, r6
 80034ca:	1b34      	subs	r4, r6, r4
 80034cc:	000e      	movs	r6, r1
 80034ce:	40e6      	lsrs	r6, r4
 80034d0:	0034      	movs	r4, r6
 80034d2:	2820      	cmp	r0, #32
 80034d4:	d004      	beq.n	80034e0 <__aeabi_d2f+0xac>
 80034d6:	4817      	ldr	r0, [pc, #92]	@ (8003534 <__aeabi_d2f+0x100>)
 80034d8:	4684      	mov	ip, r0
 80034da:	4463      	add	r3, ip
 80034dc:	4099      	lsls	r1, r3
 80034de:	430d      	orrs	r5, r1
 80034e0:	002b      	movs	r3, r5
 80034e2:	1e59      	subs	r1, r3, #1
 80034e4:	418b      	sbcs	r3, r1
 80034e6:	4323      	orrs	r3, r4
 80034e8:	0759      	lsls	r1, r3, #29
 80034ea:	d015      	beq.n	8003518 <__aeabi_d2f+0xe4>
 80034ec:	210f      	movs	r1, #15
 80034ee:	2400      	movs	r4, #0
 80034f0:	4019      	ands	r1, r3
 80034f2:	2904      	cmp	r1, #4
 80034f4:	d117      	bne.n	8003526 <__aeabi_d2f+0xf2>
 80034f6:	019b      	lsls	r3, r3, #6
 80034f8:	0a5b      	lsrs	r3, r3, #9
 80034fa:	b2e0      	uxtb	r0, r4
 80034fc:	e7b0      	b.n	8003460 <__aeabi_d2f+0x2c>
 80034fe:	4c0e      	ldr	r4, [pc, #56]	@ (8003538 <__aeabi_d2f+0x104>)
 8003500:	191c      	adds	r4, r3, r4
 8003502:	002b      	movs	r3, r5
 8003504:	40a5      	lsls	r5, r4
 8003506:	40c3      	lsrs	r3, r0
 8003508:	40a1      	lsls	r1, r4
 800350a:	1e68      	subs	r0, r5, #1
 800350c:	4185      	sbcs	r5, r0
 800350e:	4329      	orrs	r1, r5
 8003510:	430b      	orrs	r3, r1
 8003512:	2400      	movs	r4, #0
 8003514:	0759      	lsls	r1, r3, #29
 8003516:	d1c1      	bne.n	800349c <__aeabi_d2f+0x68>
 8003518:	019b      	lsls	r3, r3, #6
 800351a:	2000      	movs	r0, #0
 800351c:	0a5b      	lsrs	r3, r3, #9
 800351e:	e79f      	b.n	8003460 <__aeabi_d2f+0x2c>
 8003520:	08db      	lsrs	r3, r3, #3
 8003522:	b2e0      	uxtb	r0, r4
 8003524:	e79c      	b.n	8003460 <__aeabi_d2f+0x2c>
 8003526:	3304      	adds	r3, #4
 8003528:	e7e5      	b.n	80034f6 <__aeabi_d2f+0xc2>
 800352a:	46c0      	nop			@ (mov r8, r8)
 800352c:	000007fe 	.word	0x000007fe
 8003530:	fffffc80 	.word	0xfffffc80
 8003534:	fffffca2 	.word	0xfffffca2
 8003538:	fffffc82 	.word	0xfffffc82

0800353c <__clzsi2>:
 800353c:	211c      	movs	r1, #28
 800353e:	2301      	movs	r3, #1
 8003540:	041b      	lsls	r3, r3, #16
 8003542:	4298      	cmp	r0, r3
 8003544:	d301      	bcc.n	800354a <__clzsi2+0xe>
 8003546:	0c00      	lsrs	r0, r0, #16
 8003548:	3910      	subs	r1, #16
 800354a:	0a1b      	lsrs	r3, r3, #8
 800354c:	4298      	cmp	r0, r3
 800354e:	d301      	bcc.n	8003554 <__clzsi2+0x18>
 8003550:	0a00      	lsrs	r0, r0, #8
 8003552:	3908      	subs	r1, #8
 8003554:	091b      	lsrs	r3, r3, #4
 8003556:	4298      	cmp	r0, r3
 8003558:	d301      	bcc.n	800355e <__clzsi2+0x22>
 800355a:	0900      	lsrs	r0, r0, #4
 800355c:	3904      	subs	r1, #4
 800355e:	a202      	add	r2, pc, #8	@ (adr r2, 8003568 <__clzsi2+0x2c>)
 8003560:	5c10      	ldrb	r0, [r2, r0]
 8003562:	1840      	adds	r0, r0, r1
 8003564:	4770      	bx	lr
 8003566:	46c0      	nop			@ (mov r8, r8)
 8003568:	02020304 	.word	0x02020304
 800356c:	01010101 	.word	0x01010101
	...

08003578 <__clzdi2>:
 8003578:	b510      	push	{r4, lr}
 800357a:	2900      	cmp	r1, #0
 800357c:	d103      	bne.n	8003586 <__clzdi2+0xe>
 800357e:	f7ff ffdd 	bl	800353c <__clzsi2>
 8003582:	3020      	adds	r0, #32
 8003584:	e002      	b.n	800358c <__clzdi2+0x14>
 8003586:	0008      	movs	r0, r1
 8003588:	f7ff ffd8 	bl	800353c <__clzsi2>
 800358c:	bd10      	pop	{r4, pc}
 800358e:	46c0      	nop			@ (mov r8, r8)

08003590 <set_ADS_pins>:
				  GPIO_TypeDef *pdwn_port,
				  uint16_t in_pin,
				  uint16_t out_pin,
				  uint16_t pdwdn_pin,
				  void(*f)(int))
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
 800359c:	001a      	movs	r2, r3
 800359e:	1cbb      	adds	r3, r7, #2
 80035a0:	801a      	strh	r2, [r3, #0]
	IN_PORT = in_port;
 80035a2:	4b0f      	ldr	r3, [pc, #60]	@ (80035e0 <set_ADS_pins+0x50>)
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	601a      	str	r2, [r3, #0]
	OUT_PORT = out_port;
 80035a8:	4b0e      	ldr	r3, [pc, #56]	@ (80035e4 <set_ADS_pins+0x54>)
 80035aa:	68ba      	ldr	r2, [r7, #8]
 80035ac:	601a      	str	r2, [r3, #0]
	PDWN_PORT=pdwn_port;
 80035ae:	4b0e      	ldr	r3, [pc, #56]	@ (80035e8 <set_ADS_pins+0x58>)
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	601a      	str	r2, [r3, #0]
	IN_PIN=in_pin;
 80035b4:	4b0d      	ldr	r3, [pc, #52]	@ (80035ec <set_ADS_pins+0x5c>)
 80035b6:	1cba      	adds	r2, r7, #2
 80035b8:	8812      	ldrh	r2, [r2, #0]
 80035ba:	801a      	strh	r2, [r3, #0]
	OUT_PIN=out_pin;
 80035bc:	4a0c      	ldr	r2, [pc, #48]	@ (80035f0 <set_ADS_pins+0x60>)
 80035be:	2318      	movs	r3, #24
 80035c0:	18fb      	adds	r3, r7, r3
 80035c2:	881b      	ldrh	r3, [r3, #0]
 80035c4:	8013      	strh	r3, [r2, #0]
	PDWDN_PIN=pdwdn_pin;
 80035c6:	4b0b      	ldr	r3, [pc, #44]	@ (80035f4 <set_ADS_pins+0x64>)
 80035c8:	221c      	movs	r2, #28
 80035ca:	18ba      	adds	r2, r7, r2
 80035cc:	8812      	ldrh	r2, [r2, #0]
 80035ce:	801a      	strh	r2, [r3, #0]
	ads_callback = f;
 80035d0:	4b09      	ldr	r3, [pc, #36]	@ (80035f8 <set_ADS_pins+0x68>)
 80035d2:	6a3a      	ldr	r2, [r7, #32]
 80035d4:	601a      	str	r2, [r3, #0]
}
 80035d6:	46c0      	nop			@ (mov r8, r8)
 80035d8:	46bd      	mov	sp, r7
 80035da:	b004      	add	sp, #16
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	46c0      	nop			@ (mov r8, r8)
 80035e0:	20000310 	.word	0x20000310
 80035e4:	20000314 	.word	0x20000314
 80035e8:	20000318 	.word	0x20000318
 80035ec:	2000031c 	.word	0x2000031c
 80035f0:	2000031e 	.word	0x2000031e
 80035f4:	20000320 	.word	0x20000320
 80035f8:	20000324 	.word	0x20000324

080035fc <Timer_Event>:

void Timer_Event() {
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0

	MISO_Val=HAL_GPIO_ReadPin(IN_PORT, IN_PIN);
 8003600:	4b45      	ldr	r3, [pc, #276]	@ (8003718 <Timer_Event+0x11c>)
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	4b45      	ldr	r3, [pc, #276]	@ (800371c <Timer_Event+0x120>)
 8003606:	881b      	ldrh	r3, [r3, #0]
 8003608:	0019      	movs	r1, r3
 800360a:	0010      	movs	r0, r2
 800360c:	f005 f862 	bl	80086d4 <HAL_GPIO_ReadPin>
 8003610:	0003      	movs	r3, r0
 8003612:	001a      	movs	r2, r3
 8003614:	4b42      	ldr	r3, [pc, #264]	@ (8003720 <Timer_Event+0x124>)
 8003616:	601a      	str	r2, [r3, #0]
	if (counter_ads==0 && MISO_Val==1){
 8003618:	4b42      	ldr	r3, [pc, #264]	@ (8003724 <Timer_Event+0x128>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d104      	bne.n	800362a <Timer_Event+0x2e>
 8003620:	4b3f      	ldr	r3, [pc, #252]	@ (8003720 <Timer_Event+0x124>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d100      	bne.n	800362a <Timer_Event+0x2e>
 8003628:	e072      	b.n	8003710 <Timer_Event+0x114>
		return;
	}
	if (counter_ads==0){
 800362a:	4b3e      	ldr	r3, [pc, #248]	@ (8003724 <Timer_Event+0x128>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d104      	bne.n	800363c <Timer_Event+0x40>
		//TIM->ARR=((Period_htim+1)*10)-1;
		TIM->ARR=Period_htim;
 8003632:	4b3d      	ldr	r3, [pc, #244]	@ (8003728 <Timer_Event+0x12c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a3d      	ldr	r2, [pc, #244]	@ (800372c <Timer_Event+0x130>)
 8003638:	6812      	ldr	r2, [r2, #0]
 800363a:	62da      	str	r2, [r3, #44]	@ 0x2c
		//ARR_Chek=TIM->ARR;
	}
	if (counter_ads%2==0){
 800363c:	4b39      	ldr	r3, [pc, #228]	@ (8003724 <Timer_Event+0x128>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	001a      	movs	r2, r3
 8003642:	2301      	movs	r3, #1
 8003644:	4013      	ands	r3, r2
 8003646:	d10d      	bne.n	8003664 <Timer_Event+0x68>
		HAL_GPIO_WritePin(OUT_PORT, OUT_PIN, GPIO_PIN_SET);
 8003648:	4b39      	ldr	r3, [pc, #228]	@ (8003730 <Timer_Event+0x134>)
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	4b39      	ldr	r3, [pc, #228]	@ (8003734 <Timer_Event+0x138>)
 800364e:	881b      	ldrh	r3, [r3, #0]
 8003650:	2201      	movs	r2, #1
 8003652:	0019      	movs	r1, r3
 8003654:	f005 f85b 	bl	800870e <HAL_GPIO_WritePin>
		counter_ads++;
 8003658:	4b32      	ldr	r3, [pc, #200]	@ (8003724 <Timer_Event+0x128>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	1c5a      	adds	r2, r3, #1
 800365e:	4b31      	ldr	r3, [pc, #196]	@ (8003724 <Timer_Event+0x128>)
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	e026      	b.n	80036b2 <Timer_Event+0xb6>
	}
	else{
		HAL_GPIO_WritePin(OUT_PORT, OUT_PIN, GPIO_PIN_RESET);
 8003664:	4b32      	ldr	r3, [pc, #200]	@ (8003730 <Timer_Event+0x134>)
 8003666:	6818      	ldr	r0, [r3, #0]
 8003668:	4b32      	ldr	r3, [pc, #200]	@ (8003734 <Timer_Event+0x138>)
 800366a:	881b      	ldrh	r3, [r3, #0]
 800366c:	2200      	movs	r2, #0
 800366e:	0019      	movs	r1, r3
 8003670:	f005 f84d 	bl	800870e <HAL_GPIO_WritePin>
		if (counter_ads_max-2>=counter_ads){
 8003674:	4b30      	ldr	r3, [pc, #192]	@ (8003738 <Timer_Event+0x13c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	1e5a      	subs	r2, r3, #1
 800367a:	4b2a      	ldr	r3, [pc, #168]	@ (8003724 <Timer_Event+0x128>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	dd0d      	ble.n	800369e <Timer_Event+0xa2>
			value_ads|=(MISO_Val<<23-bit_ads);//23-bit_ads   value_ads
 8003682:	4b27      	ldr	r3, [pc, #156]	@ (8003720 <Timer_Event+0x124>)
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	4b2d      	ldr	r3, [pc, #180]	@ (800373c <Timer_Event+0x140>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2117      	movs	r1, #23
 800368c:	1acb      	subs	r3, r1, r3
 800368e:	409a      	lsls	r2, r3
 8003690:	0013      	movs	r3, r2
 8003692:	001a      	movs	r2, r3
 8003694:	4b2a      	ldr	r3, [pc, #168]	@ (8003740 <Timer_Event+0x144>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	431a      	orrs	r2, r3
 800369a:	4b29      	ldr	r3, [pc, #164]	@ (8003740 <Timer_Event+0x144>)
 800369c:	601a      	str	r2, [r3, #0]

		}

		counter_ads++;
 800369e:	4b21      	ldr	r3, [pc, #132]	@ (8003724 <Timer_Event+0x128>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	1c5a      	adds	r2, r3, #1
 80036a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003724 <Timer_Event+0x128>)
 80036a6:	601a      	str	r2, [r3, #0]
		bit_ads++;
 80036a8:	4b24      	ldr	r3, [pc, #144]	@ (800373c <Timer_Event+0x140>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	4b23      	ldr	r3, [pc, #140]	@ (800373c <Timer_Event+0x140>)
 80036b0:	601a      	str	r2, [r3, #0]
	}
	if(counter_ads==counter_ads_max){
 80036b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003724 <Timer_Event+0x128>)
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	4b20      	ldr	r3, [pc, #128]	@ (8003738 <Timer_Event+0x13c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d129      	bne.n	8003712 <Timer_Event+0x116>
		//HAL_TIM_Base_Stop_IT(htim);
		HAL_GPIO_WritePin(OUT_PORT, OUT_PIN, GPIO_PIN_RESET);
 80036be:	4b1c      	ldr	r3, [pc, #112]	@ (8003730 <Timer_Event+0x134>)
 80036c0:	6818      	ldr	r0, [r3, #0]
 80036c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003734 <Timer_Event+0x138>)
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	2200      	movs	r2, #0
 80036c8:	0019      	movs	r1, r3
 80036ca:	f005 f820 	bl	800870e <HAL_GPIO_WritePin>
		if (ads_callback != NULL)
 80036ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003744 <Timer_Event+0x148>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d005      	beq.n	80036e2 <Timer_Event+0xe6>
		{
			ads_callback(value_ads);
 80036d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003744 <Timer_Event+0x148>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	4b19      	ldr	r3, [pc, #100]	@ (8003740 <Timer_Event+0x144>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	0018      	movs	r0, r3
 80036e0:	4790      	blx	r2
		}

		TIM->ARR=((TIM->ARR+1)*10)-1;
 80036e2:	4b11      	ldr	r3, [pc, #68]	@ (8003728 <Timer_Event+0x12c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	1c5a      	adds	r2, r3, #1
 80036ea:	0013      	movs	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	189b      	adds	r3, r3, r2
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	001a      	movs	r2, r3
 80036f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003728 <Timer_Event+0x12c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	3a01      	subs	r2, #1
 80036fa:	62da      	str	r2, [r3, #44]	@ 0x2c
		//ARR_Chek=TIM->ARR;
		counter_ads=0;
 80036fc:	4b09      	ldr	r3, [pc, #36]	@ (8003724 <Timer_Event+0x128>)
 80036fe:	2200      	movs	r2, #0
 8003700:	601a      	str	r2, [r3, #0]
		value_ads=0;
 8003702:	4b0f      	ldr	r3, [pc, #60]	@ (8003740 <Timer_Event+0x144>)
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]
		bit_ads=0;
 8003708:	4b0c      	ldr	r3, [pc, #48]	@ (800373c <Timer_Event+0x140>)
 800370a:	2200      	movs	r2, #0
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	e000      	b.n	8003712 <Timer_Event+0x116>
		return;
 8003710:	46c0      	nop			@ (mov r8, r8)
		//HAL_GPIO_WritePin(PDWN_PORT, PDWDN_PIN, GPIO_PIN_RESET);
	}
}
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	20000310 	.word	0x20000310
 800371c:	2000031c 	.word	0x2000031c
 8003720:	200002f8 	.word	0x200002f8
 8003724:	200002f4 	.word	0x200002f4
 8003728:	2000030c 	.word	0x2000030c
 800372c:	20000308 	.word	0x20000308
 8003730:	20000314 	.word	0x20000314
 8003734:	2000031e 	.word	0x2000031e
 8003738:	20000000 	.word	0x20000000
 800373c:	200002fc 	.word	0x200002fc
 8003740:	20000300 	.word	0x20000300
 8003744:	20000324 	.word	0x20000324

08003748 <Start_read>:
void Start_read(TIM_HandleTypeDef *htim_ptr, TIM_TypeDef *TIM_ads){
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(PDWN_PORT, PDWDN_PIN, GPIO_PIN_SET);
 8003752:	4b19      	ldr	r3, [pc, #100]	@ (80037b8 <Start_read+0x70>)
 8003754:	6818      	ldr	r0, [r3, #0]
 8003756:	4b19      	ldr	r3, [pc, #100]	@ (80037bc <Start_read+0x74>)
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	2201      	movs	r2, #1
 800375c:	0019      	movs	r1, r3
 800375e:	f004 ffd6 	bl	800870e <HAL_GPIO_WritePin>
	if (counter_ads>0&&counter_ads<counter_ads_max){
 8003762:	4b17      	ldr	r3, [pc, #92]	@ (80037c0 <Start_read+0x78>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	dd05      	ble.n	8003776 <Start_read+0x2e>
 800376a:	4b15      	ldr	r3, [pc, #84]	@ (80037c0 <Start_read+0x78>)
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	4b15      	ldr	r3, [pc, #84]	@ (80037c4 <Start_read+0x7c>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	db1c      	blt.n	80037b0 <Start_read+0x68>
		return;
	}
	htim = htim_ptr;
 8003776:	4b14      	ldr	r3, [pc, #80]	@ (80037c8 <Start_read+0x80>)
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	601a      	str	r2, [r3, #0]
	TIM = TIM_ads;
 800377c:	4b13      	ldr	r3, [pc, #76]	@ (80037cc <Start_read+0x84>)
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	601a      	str	r2, [r3, #0]
	Period_htim=htim->Init.Period;
 8003782:	4b11      	ldr	r3, [pc, #68]	@ (80037c8 <Start_read+0x80>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68da      	ldr	r2, [r3, #12]
 8003788:	4b11      	ldr	r3, [pc, #68]	@ (80037d0 <Start_read+0x88>)
 800378a:	601a      	str	r2, [r3, #0]
	counter_ads=0;
 800378c:	4b0c      	ldr	r3, [pc, #48]	@ (80037c0 <Start_read+0x78>)
 800378e:	2200      	movs	r2, #0
 8003790:	601a      	str	r2, [r3, #0]
	value_ads=0;
 8003792:	4b10      	ldr	r3, [pc, #64]	@ (80037d4 <Start_read+0x8c>)
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
	bit_ads=0;
 8003798:	4b0f      	ldr	r3, [pc, #60]	@ (80037d8 <Start_read+0x90>)
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(OUT_PORT, OUT_PIN, GPIO_PIN_RESET);
 800379e:	4b0f      	ldr	r3, [pc, #60]	@ (80037dc <Start_read+0x94>)
 80037a0:	6818      	ldr	r0, [r3, #0]
 80037a2:	4b0f      	ldr	r3, [pc, #60]	@ (80037e0 <Start_read+0x98>)
 80037a4:	881b      	ldrh	r3, [r3, #0]
 80037a6:	2200      	movs	r2, #0
 80037a8:	0019      	movs	r1, r3
 80037aa:	f004 ffb0 	bl	800870e <HAL_GPIO_WritePin>
 80037ae:	e000      	b.n	80037b2 <Start_read+0x6a>
		return;
 80037b0:	46c0      	nop			@ (mov r8, r8)
	//HAL_TIM_Base_Start_IT(htim);
}
 80037b2:	46bd      	mov	sp, r7
 80037b4:	b002      	add	sp, #8
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	20000318 	.word	0x20000318
 80037bc:	20000320 	.word	0x20000320
 80037c0:	200002f4 	.word	0x200002f4
 80037c4:	20000000 	.word	0x20000000
 80037c8:	20000304 	.word	0x20000304
 80037cc:	2000030c 	.word	0x2000030c
 80037d0:	20000308 	.word	0x20000308
 80037d4:	20000300 	.word	0x20000300
 80037d8:	200002fc 	.word	0x200002fc
 80037dc:	20000314 	.word	0x20000314
 80037e0:	2000031e 	.word	0x2000031e

080037e4 <clearFlash>:
 *      Author: User
 */
#include "MyFlash.h"
#include "main.h"
#define CONFIGURATION_START_ADDR 0x0801f800
void clearFlash(){
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0

	static FLASH_EraseInitTypeDef EraseInitStruct;
	/* Get the 1st sector to erase */
	uint32_t FirstPage = 63;//flash memory sector
 80037ea:	233f      	movs	r3, #63	@ 0x3f
 80037ec:	60fb      	str	r3, [r7, #12]
	/* Get the number of sector to erase from 1st sector*/
	uint32_t NbOfPages = 1;
 80037ee:	2301      	movs	r3, #1
 80037f0:	60bb      	str	r3, [r7, #8]
	//uint32_t Flash_BANK = 1;

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80037f2:	4b12      	ldr	r3, [pc, #72]	@ (800383c <clearFlash+0x58>)
 80037f4:	2202      	movs	r2, #2
 80037f6:	601a      	str	r2, [r3, #0]
	//EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
	//EraseInitStruct.Banks = FLASH_BANK_1;
	EraseInitStruct.Page = FirstPage;
 80037f8:	4b10      	ldr	r3, [pc, #64]	@ (800383c <clearFlash+0x58>)
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	609a      	str	r2, [r3, #8]
	EraseInitStruct.NbPages = NbOfPages;
 80037fe:	4b0f      	ldr	r3, [pc, #60]	@ (800383c <clearFlash+0x58>)
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	60da      	str	r2, [r3, #12]
	uint32_t PageError = 0;
 8003804:	2300      	movs	r3, #0
 8003806:	603b      	str	r3, [r7, #0]
	HAL_FLASH_Lock();
 8003808:	f004 fcc2 	bl	8008190 <HAL_FLASH_Lock>
	HAL_FLASH_Unlock();
 800380c:	f004 fc9c 	bl	8008148 <HAL_FLASH_Unlock>
	//FLASH_PageErase(FLASH_BANK_1,FirstPage);
	if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 8003810:	003a      	movs	r2, r7
 8003812:	4b0a      	ldr	r3, [pc, #40]	@ (800383c <clearFlash+0x58>)
 8003814:	0011      	movs	r1, r2
 8003816:	0018      	movs	r0, r3
 8003818:	f004 fd54 	bl	80082c4 <HAL_FLASHEx_Erase>
 800381c:	1e03      	subs	r3, r0, #0
 800381e:	d006      	beq.n	800382e <clearFlash+0x4a>
		/*Error occurred while sector erase.
User can add here some code to deal with this error.
SectorError will contain the faulty sector and then to know the code error on this sector,
user can call function 'HAL_FLASH_GetError()'
		 */
		uint32_t errorcode = HAL_FLASH_GetError();
 8003820:	f004 fcd8 	bl	80081d4 <HAL_FLASH_GetError>
 8003824:	0003      	movs	r3, r0
 8003826:	607b      	str	r3, [r7, #4]
		/*FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError();
		 */
		//Error_Handler();
		osDelay(1);
 8003828:	2001      	movs	r0, #1
 800382a:	f00b fc9c 	bl	800f166 <osDelay>
	}
	//CLEAR_BIT(FLASH->CR, FLASH_CR_PER);

	HAL_FLASH_Lock();
 800382e:	f004 fcaf 	bl	8008190 <HAL_FLASH_Lock>

}
 8003832:	46c0      	nop			@ (mov r8, r8)
 8003834:	46bd      	mov	sp, r7
 8003836:	b004      	add	sp, #16
 8003838:	bd80      	pop	{r7, pc}
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	20000328 	.word	0x20000328

08003840 <WriteDeviceAddressOffset>:
void WriteDeviceAddressOffset(uint8_t* data, int size, int offset) {
 8003840:	b580      	push	{r7, lr}
 8003842:	b08a      	sub	sp, #40	@ 0x28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
	uint32_t Address = CONFIGURATION_START_ADDR+offset;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a18      	ldr	r2, [pc, #96]	@ (80038b0 <WriteDeviceAddressOffset+0x70>)
 8003850:	4694      	mov	ip, r2
 8003852:	4463      	add	r3, ip
 8003854:	623b      	str	r3, [r7, #32]
	HAL_FLASH_Lock();
 8003856:	f004 fc9b 	bl	8008190 <HAL_FLASH_Lock>
	HAL_FLASH_Unlock();
 800385a:	f004 fc75 	bl	8008148 <HAL_FLASH_Unlock>
	//osDelay(10);
	for (int i = 0; i<size; i+=8){
 800385e:	2300      	movs	r3, #0
 8003860:	627b      	str	r3, [r7, #36]	@ 0x24
 8003862:	e01b      	b.n	800389c <WriteDeviceAddressOffset+0x5c>
		uint64_t data_64 = *(uint64_t*)(&data[i]);
 8003864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	18d3      	adds	r3, r2, r3
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	61ba      	str	r2, [r7, #24]
 8003870:	61fb      	str	r3, [r7, #28]
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address+i, data_64) != HAL_OK){
 8003872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	18d1      	adds	r1, r2, r3
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	2001      	movs	r0, #1
 800387e:	f004 fc15 	bl	80080ac <HAL_FLASH_Program>
 8003882:	1e03      	subs	r3, r0, #0
 8003884:	d007      	beq.n	8003896 <WriteDeviceAddressOffset+0x56>
User can add here some code to deal with this error */
			/*
FLASH_ErrorTypeDef errorcode = HAL_FLASH_GetError();
			 */
			//Error_Handler();
			uint32_t errorcode = HAL_FLASH_GetError();
 8003886:	f004 fca5 	bl	80081d4 <HAL_FLASH_GetError>
 800388a:	0003      	movs	r3, r0
 800388c:	617b      	str	r3, [r7, #20]
			osDelay(1);
 800388e:	2001      	movs	r0, #1
 8003890:	f00b fc69 	bl	800f166 <osDelay>
			break;
 8003894:	e006      	b.n	80038a4 <WriteDeviceAddressOffset+0x64>
	for (int i = 0; i<size; i+=8){
 8003896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003898:	3308      	adds	r3, #8
 800389a:	627b      	str	r3, [r7, #36]	@ 0x24
 800389c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	dbdf      	blt.n	8003864 <WriteDeviceAddressOffset+0x24>
		}
	}
	/* Lock the Flash to disable the flash control register access (recommended
	to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 80038a4:	f004 fc74 	bl	8008190 <HAL_FLASH_Lock>
}
 80038a8:	46c0      	nop			@ (mov r8, r8)
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b00a      	add	sp, #40	@ 0x28
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	0801f800 	.word	0x0801f800

080038b4 <ReadDeviceAddressOffset>:
void ReadDeviceAddressOffset(uint8_t* Dout, int size, int offset)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
	uint32_t Address = CONFIGURATION_START_ADDR+offset;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a0e      	ldr	r2, [pc, #56]	@ (80038fc <ReadDeviceAddressOffset+0x48>)
 80038c4:	4694      	mov	ip, r2
 80038c6:	4463      	add	r3, ip
 80038c8:	613b      	str	r3, [r7, #16]

	for (int i = 0; i<size; i++){
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
 80038ce:	e00c      	b.n	80038ea <ReadDeviceAddressOffset+0x36>
		Dout[i] = *(__IO uint8_t*)(Address+i);
 80038d0:	697a      	ldr	r2, [r7, #20]
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	18d3      	adds	r3, r2, r3
 80038d6:	0019      	movs	r1, r3
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	18d3      	adds	r3, r2, r3
 80038de:	780a      	ldrb	r2, [r1, #0]
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i<size; i++){
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	3301      	adds	r3, #1
 80038e8:	617b      	str	r3, [r7, #20]
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	dbee      	blt.n	80038d0 <ReadDeviceAddressOffset+0x1c>
	}
}
 80038f2:	46c0      	nop			@ (mov r8, r8)
 80038f4:	46c0      	nop			@ (mov r8, r8)
 80038f6:	46bd      	mov	sp, r7
 80038f8:	b006      	add	sp, #24
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	0801f800 	.word	0x0801f800

08003900 <get_platform_number>:

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void check_errors();

void get_platform_number() {
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
//	}
//
//	platform_number.number_ch = '0' + platform_number.number;
//
//	debug("PLATFORM NUMBER: %d \r\n", platform_number.number);
}
 8003904:	46c0      	nop			@ (mov r8, r8)
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
	...

0800390c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN Init */
	serial_number =(uint16_t)(crc32b((uint8_t *)UID_BASE, 8));
 8003912:	4b5c      	ldr	r3, [pc, #368]	@ (8003a84 <MX_FREERTOS_Init+0x178>)
 8003914:	2108      	movs	r1, #8
 8003916:	0018      	movs	r0, r3
 8003918:	f003 f804 	bl	8006924 <crc32b>
 800391c:	0003      	movs	r3, r0
 800391e:	b29a      	uxth	r2, r3
 8003920:	4b59      	ldr	r3, [pc, #356]	@ (8003a88 <MX_FREERTOS_Init+0x17c>)
 8003922:	801a      	strh	r2, [r3, #0]
	serial_number_control = abs((int16_t)serial_number);
 8003924:	4b58      	ldr	r3, [pc, #352]	@ (8003a88 <MX_FREERTOS_Init+0x17c>)
 8003926:	881b      	ldrh	r3, [r3, #0]
 8003928:	b21b      	sxth	r3, r3
 800392a:	17da      	asrs	r2, r3, #31
 800392c:	189b      	adds	r3, r3, r2
 800392e:	4053      	eors	r3, r2
 8003930:	b29b      	uxth	r3, r3
 8003932:	b21a      	sxth	r2, r3
 8003934:	4b55      	ldr	r3, [pc, #340]	@ (8003a8c <MX_FREERTOS_Init+0x180>)
 8003936:	801a      	strh	r2, [r3, #0]
	ReadDeviceAddressOffset((uint8_t*) &sensor_inf, sizeof(sensor_inf), offset);
 8003938:	4b55      	ldr	r3, [pc, #340]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	4b55      	ldr	r3, [pc, #340]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 800393e:	2108      	movs	r1, #8
 8003940:	0018      	movs	r0, r3
 8003942:	f7ff ffb7 	bl	80038b4 <ReadDeviceAddressOffset>
	//memset(transmitting_command, 0, sizeof(transmitting_command));
	while (sensor_inf.platform_adr[0]!=0xFF)
 8003946:	e016      	b.n	8003976 <MX_FREERTOS_Init+0x6a>
	{
		if(offset>=248){
 8003948:	4b51      	ldr	r3, [pc, #324]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2bf7      	cmp	r3, #247	@ 0xf7
 800394e:	dd05      	ble.n	800395c <MX_FREERTOS_Init+0x50>
//
			offset=0;
 8003950:	4b4f      	ldr	r3, [pc, #316]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
			clearFlash();
 8003956:	f7ff ff45 	bl	80037e4 <clearFlash>
			break;
 800395a:	e010      	b.n	800397e <MX_FREERTOS_Init+0x72>
		}
		offset+=sizeof(sensor_inf);
 800395c:	4b4c      	ldr	r3, [pc, #304]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3308      	adds	r3, #8
 8003962:	001a      	movs	r2, r3
 8003964:	4b4a      	ldr	r3, [pc, #296]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 8003966:	601a      	str	r2, [r3, #0]
		ReadDeviceAddressOffset((uint8_t*) &sensor_inf, sizeof(sensor_inf), offset);
 8003968:	4b49      	ldr	r3, [pc, #292]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	4b49      	ldr	r3, [pc, #292]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 800396e:	2108      	movs	r1, #8
 8003970:	0018      	movs	r0, r3
 8003972:	f7ff ff9f 	bl	80038b4 <ReadDeviceAddressOffset>
	while (sensor_inf.platform_adr[0]!=0xFF)
 8003976:	4b47      	ldr	r3, [pc, #284]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	2bff      	cmp	r3, #255	@ 0xff
 800397c:	d1e4      	bne.n	8003948 <MX_FREERTOS_Init+0x3c>
	}
	if(offset<8){
 800397e:	4b44      	ldr	r3, [pc, #272]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b07      	cmp	r3, #7
 8003984:	dc18      	bgt.n	80039b8 <MX_FREERTOS_Init+0xac>

		//ReadDeviceAddressOffset((uint8_t*) &sensor_inf, sizeof(sensor_inf), offset);
		memset(&sensor_inf, 0, sizeof(sensor_inf));
 8003986:	4b43      	ldr	r3, [pc, #268]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 8003988:	2208      	movs	r2, #8
 800398a:	2100      	movs	r1, #0
 800398c:	0018      	movs	r0, r3
 800398e:	f00f fa7b 	bl	8012e88 <memset>
		sensor_inf.platform_adr[0]='0';
 8003992:	4b40      	ldr	r3, [pc, #256]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 8003994:	2230      	movs	r2, #48	@ 0x30
 8003996:	701a      	strb	r2, [r3, #0]
		sensor_inf.platform_adr[1]='1';
 8003998:	4b3e      	ldr	r3, [pc, #248]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 800399a:	2231      	movs	r2, #49	@ 0x31
 800399c:	705a      	strb	r2, [r3, #1]
		WriteDeviceAddressOffset((uint8_t*) &sensor_inf, sizeof(sensor_inf), offset);
 800399e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	4b3c      	ldr	r3, [pc, #240]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 80039a4:	2108      	movs	r1, #8
 80039a6:	0018      	movs	r0, r3
 80039a8:	f7ff ff4a 	bl	8003840 <WriteDeviceAddressOffset>
		offset+=sizeof(sensor_inf);
 80039ac:	4b38      	ldr	r3, [pc, #224]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	3308      	adds	r3, #8
 80039b2:	001a      	movs	r2, r3
 80039b4:	4b36      	ldr	r3, [pc, #216]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039b6:	601a      	str	r2, [r3, #0]
	}
	if(offset>=8){
 80039b8:	4b35      	ldr	r3, [pc, #212]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2b07      	cmp	r3, #7
 80039be:	dd12      	ble.n	80039e6 <MX_FREERTOS_Init+0xda>

		offset-=sizeof(sensor_inf);
 80039c0:	4b33      	ldr	r3, [pc, #204]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3b08      	subs	r3, #8
 80039c6:	001a      	movs	r2, r3
 80039c8:	4b31      	ldr	r3, [pc, #196]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039ca:	601a      	str	r2, [r3, #0]
		ReadDeviceAddressOffset((uint8_t*) &sensor_inf, sizeof(sensor_inf), offset);
 80039cc:	4b30      	ldr	r3, [pc, #192]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	4b30      	ldr	r3, [pc, #192]	@ (8003a94 <MX_FREERTOS_Init+0x188>)
 80039d2:	2108      	movs	r1, #8
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7ff ff6d 	bl	80038b4 <ReadDeviceAddressOffset>
		offset+=sizeof(sensor_inf);
 80039da:	4b2d      	ldr	r3, [pc, #180]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	3308      	adds	r3, #8
 80039e0:	001a      	movs	r2, r3
 80039e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003a90 <MX_FREERTOS_Init+0x184>)
 80039e4:	601a      	str	r2, [r3, #0]

	//ReadDeviceAddressOffset((uint8_t*) &sensor_inf, sizeof(sensor_inf), offset);
	//offset+=sizeof(sensor_inf);
	//clearFlash();
	//WriteDeviceAddressOffset((uint8_t*)&sensor_inf, sizeof(sensor_inf), offset);
	sensorsState.hdc_fail = 0;
 80039e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a98 <MX_FREERTOS_Init+0x18c>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	701a      	strb	r2, [r3, #0]
	sensorsState.lps_fail = 0;
 80039ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003a98 <MX_FREERTOS_Init+0x18c>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	705a      	strb	r2, [r3, #1]
	 set_ADS_pins(GPIOA,
 80039f2:	23a0      	movs	r3, #160	@ 0xa0
 80039f4:	05da      	lsls	r2, r3, #23
 80039f6:	23a0      	movs	r3, #160	@ 0xa0
 80039f8:	05d9      	lsls	r1, r3, #23
 80039fa:	23a0      	movs	r3, #160	@ 0xa0
 80039fc:	05d8      	lsls	r0, r3, #23
 80039fe:	4b27      	ldr	r3, [pc, #156]	@ (8003a9c <MX_FREERTOS_Init+0x190>)
 8003a00:	9302      	str	r3, [sp, #8]
 8003a02:	2304      	movs	r3, #4
 8003a04:	9301      	str	r3, [sp, #4]
 8003a06:	2302      	movs	r3, #2
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	f7ff fdc0 	bl	8003590 <set_ADS_pins>
	/* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of maximumsPeriodTimer */
  maximumsPeriodTimerHandle = osTimerNew(maximumsPeriodTimer_callback, osTimerPeriodic, NULL, &maximumsPeriodTimer_attributes);
 8003a10:	4b23      	ldr	r3, [pc, #140]	@ (8003aa0 <MX_FREERTOS_Init+0x194>)
 8003a12:	4824      	ldr	r0, [pc, #144]	@ (8003aa4 <MX_FREERTOS_Init+0x198>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	2101      	movs	r1, #1
 8003a18:	f00b fbd8 	bl	800f1cc <osTimerNew>
 8003a1c:	0002      	movs	r2, r0
 8003a1e:	4b22      	ldr	r3, [pc, #136]	@ (8003aa8 <MX_FREERTOS_Init+0x19c>)
 8003a20:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of debugTask */
  debugTaskHandle = osThreadNew(StartDebugTask, NULL, &debugTask_attributes);
 8003a22:	4a22      	ldr	r2, [pc, #136]	@ (8003aac <MX_FREERTOS_Init+0x1a0>)
 8003a24:	4b22      	ldr	r3, [pc, #136]	@ (8003ab0 <MX_FREERTOS_Init+0x1a4>)
 8003a26:	2100      	movs	r1, #0
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f00b fb05 	bl	800f038 <osThreadNew>
 8003a2e:	0002      	movs	r2, r0
 8003a30:	4b20      	ldr	r3, [pc, #128]	@ (8003ab4 <MX_FREERTOS_Init+0x1a8>)
 8003a32:	601a      	str	r2, [r3, #0]

  /* creation of rxCommandsTask */
  rxCommandsTaskHandle = osThreadNew(StartTaskRxCommands, NULL, &rxCommandsTask_attributes);
 8003a34:	4a20      	ldr	r2, [pc, #128]	@ (8003ab8 <MX_FREERTOS_Init+0x1ac>)
 8003a36:	4b21      	ldr	r3, [pc, #132]	@ (8003abc <MX_FREERTOS_Init+0x1b0>)
 8003a38:	2100      	movs	r1, #0
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	f00b fafc 	bl	800f038 <osThreadNew>
 8003a40:	0002      	movs	r2, r0
 8003a42:	4b1f      	ldr	r3, [pc, #124]	@ (8003ac0 <MX_FREERTOS_Init+0x1b4>)
 8003a44:	601a      	str	r2, [r3, #0]

  /* creation of accelTask */
  accelTaskHandle = osThreadNew(StartTaskAccelerometer, NULL, &accelTask_attributes);
 8003a46:	4a1f      	ldr	r2, [pc, #124]	@ (8003ac4 <MX_FREERTOS_Init+0x1b8>)
 8003a48:	4b1f      	ldr	r3, [pc, #124]	@ (8003ac8 <MX_FREERTOS_Init+0x1bc>)
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f00b faf3 	bl	800f038 <osThreadNew>
 8003a52:	0002      	movs	r2, r0
 8003a54:	4b1d      	ldr	r3, [pc, #116]	@ (8003acc <MX_FREERTOS_Init+0x1c0>)
 8003a56:	601a      	str	r2, [r3, #0]

  /* creation of sensorsPolling */
  sensorsPollingHandle = osThreadNew(StartSensorsPolling, NULL, &sensorsPolling_attributes);
 8003a58:	4a1d      	ldr	r2, [pc, #116]	@ (8003ad0 <MX_FREERTOS_Init+0x1c4>)
 8003a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad4 <MX_FREERTOS_Init+0x1c8>)
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	0018      	movs	r0, r3
 8003a60:	f00b faea 	bl	800f038 <osThreadNew>
 8003a64:	0002      	movs	r2, r0
 8003a66:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad8 <MX_FREERTOS_Init+0x1cc>)
 8003a68:	601a      	str	r2, [r3, #0]

  /* creation of ADS1232Task */
  ADS1232TaskHandle = osThreadNew(StartADS1232Task, NULL, &ADS1232Task_attributes);
 8003a6a:	4a1c      	ldr	r2, [pc, #112]	@ (8003adc <MX_FREERTOS_Init+0x1d0>)
 8003a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ae0 <MX_FREERTOS_Init+0x1d4>)
 8003a6e:	2100      	movs	r1, #0
 8003a70:	0018      	movs	r0, r3
 8003a72:	f00b fae1 	bl	800f038 <osThreadNew>
 8003a76:	0002      	movs	r2, r0
 8003a78:	4b1a      	ldr	r3, [pc, #104]	@ (8003ae4 <MX_FREERTOS_Init+0x1d8>)
 8003a7a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8003a7c:	46c0      	nop			@ (mov r8, r8)
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	46c0      	nop			@ (mov r8, r8)
 8003a84:	1fff7590 	.word	0x1fff7590
 8003a88:	200003a4 	.word	0x200003a4
 8003a8c:	200003a6 	.word	0x200003a6
 8003a90:	200003a0 	.word	0x200003a0
 8003a94:	20000398 	.word	0x20000398
 8003a98:	20000338 	.word	0x20000338
 8003a9c:	08004bd5 	.word	0x08004bd5
 8003aa0:	08017240 	.word	0x08017240
 8003aa4:	080048c1 	.word	0x080048c1
 8003aa8:	200003c8 	.word	0x200003c8
 8003aac:	0801718c 	.word	0x0801718c
 8003ab0:	08003ae9 	.word	0x08003ae9
 8003ab4:	200003b4 	.word	0x200003b4
 8003ab8:	080171b0 	.word	0x080171b0
 8003abc:	08003df1 	.word	0x08003df1
 8003ac0:	200003b8 	.word	0x200003b8
 8003ac4:	080171d4 	.word	0x080171d4
 8003ac8:	08004551 	.word	0x08004551
 8003acc:	200003bc 	.word	0x200003bc
 8003ad0:	080171f8 	.word	0x080171f8
 8003ad4:	08004739 	.word	0x08004739
 8003ad8:	200003c0 	.word	0x200003c0
 8003adc:	0801721c 	.word	0x0801721c
 8003ae0:	08004895 	.word	0x08004895
 8003ae4:	200003c4 	.word	0x200003c4

08003ae8 <StartDebugTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDebugTask */
void StartDebugTask(void *argument)
{
 8003ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aea:	46de      	mov	lr, fp
 8003aec:	4657      	mov	r7, sl
 8003aee:	464e      	mov	r6, r9
 8003af0:	4645      	mov	r5, r8
 8003af2:	b5e0      	push	{r5, r6, r7, lr}
 8003af4:	b0e3      	sub	sp, #396	@ 0x18c
 8003af6:	af12      	add	r7, sp, #72	@ 0x48
 8003af8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN StartDebugTask */

  /* Infinite loop */
	check_errors();
 8003afa:	f001 f81b 	bl	8004b34 <check_errors>

	get_platform_number();
 8003afe:	f7ff feff 	bl	8003900 <get_platform_number>

	osTimerStart(maximumsPeriodTimerHandle, timer_period);	//      10 
 8003b02:	4bac      	ldr	r3, [pc, #688]	@ (8003db4 <StartDebugTask+0x2cc>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4aac      	ldr	r2, [pc, #688]	@ (8003db8 <StartDebugTask+0x2d0>)
 8003b08:	0011      	movs	r1, r2
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f00b fbe4 	bl	800f2d8 <osTimerStart>
	debug("\r\nSN: %05d\r\n", serial_number);
 8003b10:	4baa      	ldr	r3, [pc, #680]	@ (8003dbc <StartDebugTask+0x2d4>)
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	001a      	movs	r2, r3
 8003b16:	4baa      	ldr	r3, [pc, #680]	@ (8003dc0 <StartDebugTask+0x2d8>)
 8003b18:	0011      	movs	r1, r2
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f001 fdee 	bl	80056fc <debug>
	debug("\r\nMax mediums timer set to %d ms\r\n", timer_period);
 8003b20:	4aa5      	ldr	r2, [pc, #660]	@ (8003db8 <StartDebugTask+0x2d0>)
 8003b22:	4ba8      	ldr	r3, [pc, #672]	@ (8003dc4 <StartDebugTask+0x2dc>)
 8003b24:	0011      	movs	r1, r2
 8003b26:	0018      	movs	r0, r3
 8003b28:	f001 fde8 	bl	80056fc <debug>

	if (!debug_enabled()) {
 8003b2c:	f001 fde0 	bl	80056f0 <debug_enabled>
 8003b30:	1e03      	subs	r3, r0, #0
 8003b32:	d137      	bne.n	8003ba4 <StartDebugTask+0xbc>

		uint8_t message_sn[64] = { 0, };
 8003b34:	4ba4      	ldr	r3, [pc, #656]	@ (8003dc8 <StartDebugTask+0x2e0>)
 8003b36:	228c      	movs	r2, #140	@ 0x8c
 8003b38:	0052      	lsls	r2, r2, #1
 8003b3a:	189b      	adds	r3, r3, r2
 8003b3c:	2228      	movs	r2, #40	@ 0x28
 8003b3e:	4694      	mov	ip, r2
 8003b40:	44bc      	add	ip, r7
 8003b42:	4463      	add	r3, ip
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	3304      	adds	r3, #4
 8003b4a:	223c      	movs	r2, #60	@ 0x3c
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	0018      	movs	r0, r3
 8003b50:	f00f f99a 	bl	8012e88 <memset>
		memset(message_sn, 0, sizeof(message_sn));
 8003b54:	2408      	movs	r4, #8
 8003b56:	2528      	movs	r5, #40	@ 0x28
 8003b58:	1963      	adds	r3, r4, r5
 8003b5a:	19db      	adds	r3, r3, r7
 8003b5c:	2240      	movs	r2, #64	@ 0x40
 8003b5e:	2100      	movs	r1, #0
 8003b60:	0018      	movs	r0, r3
 8003b62:	f00f f991 	bl	8012e88 <memset>

		int size = snprintf((char *)message_sn, sizeof(message_sn), "SN: %05d \r\n", serial_number);
 8003b66:	4b95      	ldr	r3, [pc, #596]	@ (8003dbc <StartDebugTask+0x2d4>)
 8003b68:	881b      	ldrh	r3, [r3, #0]
 8003b6a:	4a98      	ldr	r2, [pc, #608]	@ (8003dcc <StartDebugTask+0x2e4>)
 8003b6c:	1961      	adds	r1, r4, r5
 8003b6e:	19c8      	adds	r0, r1, r7
 8003b70:	2140      	movs	r1, #64	@ 0x40
 8003b72:	f00f f8b1 	bl	8012cd8 <sniprintf>
 8003b76:	0003      	movs	r3, r0
 8003b78:	228a      	movs	r2, #138	@ 0x8a
 8003b7a:	0052      	lsls	r2, r2, #1
 8003b7c:	1951      	adds	r1, r2, r5
 8003b7e:	19c9      	adds	r1, r1, r7
 8003b80:	600b      	str	r3, [r1, #0]

		if (size > 0) {
 8003b82:	0029      	movs	r1, r5
 8003b84:	1853      	adds	r3, r2, r1
 8003b86:	19db      	adds	r3, r3, r7
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	dd0a      	ble.n	8003ba4 <StartDebugTask+0xbc>
			HAL_UART_Transmit(debug_uart, message_sn, size, 100);
 8003b8e:	4b90      	ldr	r3, [pc, #576]	@ (8003dd0 <StartDebugTask+0x2e8>)
 8003b90:	6818      	ldr	r0, [r3, #0]
 8003b92:	1853      	adds	r3, r2, r1
 8003b94:	19db      	adds	r3, r3, r7
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	b29a      	uxth	r2, r3
 8003b9a:	1863      	adds	r3, r4, r1
 8003b9c:	19d9      	adds	r1, r3, r7
 8003b9e:	2364      	movs	r3, #100	@ 0x64
 8003ba0:	f008 fcec 	bl	800c57c <HAL_UART_Transmit>
		}

	}

	vTaskDelay(100);
 8003ba4:	2064      	movs	r0, #100	@ 0x64
 8003ba6:	f00c fa77 	bl	8010098 <vTaskDelay>

	for (;;) {

		send_debug_messages();
 8003baa:	f001 fe4b 	bl	8005844 <send_debug_messages>

		if (!debug_enabled()) {
 8003bae:	f001 fd9f 	bl	80056f0 <debug_enabled>
 8003bb2:	1e03      	subs	r3, r0, #0
 8003bb4:	d000      	beq.n	8003bb8 <StartDebugTask+0xd0>
 8003bb6:	e0f4      	b.n	8003da2 <StartDebugTask+0x2ba>

			float max_acceleration = fmax(
					round_and_limit_float(get_max_positive_acceleration()),
 8003bb8:	f001 fcec 	bl	8005594 <get_max_positive_acceleration>
 8003bbc:	1c03      	adds	r3, r0, #0
 8003bbe:	1c18      	adds	r0, r3, #0
 8003bc0:	f001 fd10 	bl	80055e4 <round_and_limit_float>
 8003bc4:	1c03      	adds	r3, r0, #0
			float max_acceleration = fmax(
 8003bc6:	1c18      	adds	r0, r3, #0
 8003bc8:	f7ff fbec 	bl	80033a4 <__aeabi_f2d>
 8003bcc:	0004      	movs	r4, r0
 8003bce:	000d      	movs	r5, r1
					round_and_limit_float(get_max_negative_acceleration()));
 8003bd0:	f001 fcea 	bl	80055a8 <get_max_negative_acceleration>
 8003bd4:	1c03      	adds	r3, r0, #0
 8003bd6:	1c18      	adds	r0, r3, #0
 8003bd8:	f001 fd04 	bl	80055e4 <round_and_limit_float>
 8003bdc:	1c03      	adds	r3, r0, #0
			float max_acceleration = fmax(
 8003bde:	1c18      	adds	r0, r3, #0
 8003be0:	f7ff fbe0 	bl	80033a4 <__aeabi_f2d>
 8003be4:	0002      	movs	r2, r0
 8003be6:	000b      	movs	r3, r1
 8003be8:	0020      	movs	r0, r4
 8003bea:	0029      	movs	r1, r5
 8003bec:	f00d fee7 	bl	80119be <fmax>
 8003bf0:	0002      	movs	r2, r0
 8003bf2:	000b      	movs	r3, r1
 8003bf4:	0010      	movs	r0, r2
 8003bf6:	0019      	movs	r1, r3
 8003bf8:	f7ff fc1c 	bl	8003434 <__aeabi_d2f>
 8003bfc:	1c03      	adds	r3, r0, #0
 8003bfe:	2686      	movs	r6, #134	@ 0x86
 8003c00:	0076      	lsls	r6, r6, #1
 8003c02:	2428      	movs	r4, #40	@ 0x28
 8003c04:	1932      	adds	r2, r6, r4
 8003c06:	19d2      	adds	r2, r2, r7
 8003c08:	6013      	str	r3, [r2, #0]

			float maximum_move = fmax(
					round_and_limit_float(get_max_positive_move()),
 8003c0a:	f001 fcd7 	bl	80055bc <get_max_positive_move>
 8003c0e:	1c03      	adds	r3, r0, #0
 8003c10:	1c18      	adds	r0, r3, #0
 8003c12:	f001 fce7 	bl	80055e4 <round_and_limit_float>
 8003c16:	1c03      	adds	r3, r0, #0
			float maximum_move = fmax(
 8003c18:	1c18      	adds	r0, r3, #0
 8003c1a:	f7ff fbc3 	bl	80033a4 <__aeabi_f2d>
 8003c1e:	0004      	movs	r4, r0
 8003c20:	000d      	movs	r5, r1
					round_and_limit_float(get_max_negative_move()));
 8003c22:	f001 fcd5 	bl	80055d0 <get_max_negative_move>
 8003c26:	1c03      	adds	r3, r0, #0
 8003c28:	1c18      	adds	r0, r3, #0
 8003c2a:	f001 fcdb 	bl	80055e4 <round_and_limit_float>
 8003c2e:	1c03      	adds	r3, r0, #0
			float maximum_move = fmax(
 8003c30:	1c18      	adds	r0, r3, #0
 8003c32:	f7ff fbb7 	bl	80033a4 <__aeabi_f2d>
 8003c36:	0002      	movs	r2, r0
 8003c38:	000b      	movs	r3, r1
 8003c3a:	0020      	movs	r0, r4
 8003c3c:	0029      	movs	r1, r5
 8003c3e:	f00d febe 	bl	80119be <fmax>
 8003c42:	0002      	movs	r2, r0
 8003c44:	000b      	movs	r3, r1
 8003c46:	0010      	movs	r0, r2
 8003c48:	0019      	movs	r1, r3
 8003c4a:	f7ff fbf3 	bl	8003434 <__aeabi_d2f>
 8003c4e:	1c03      	adds	r3, r0, #0
 8003c50:	2584      	movs	r5, #132	@ 0x84
 8003c52:	006d      	lsls	r5, r5, #1
 8003c54:	2428      	movs	r4, #40	@ 0x28
 8003c56:	192a      	adds	r2, r5, r4
 8003c58:	19d2      	adds	r2, r2, r7
 8003c5a:	6013      	str	r3, [r2, #0]

			uint8_t message[256] = { 0, };
 8003c5c:	4b5a      	ldr	r3, [pc, #360]	@ (8003dc8 <StartDebugTask+0x2e0>)
 8003c5e:	228c      	movs	r2, #140	@ 0x8c
 8003c60:	0052      	lsls	r2, r2, #1
 8003c62:	189b      	adds	r3, r3, r2
 8003c64:	2228      	movs	r2, #40	@ 0x28
 8003c66:	4694      	mov	ip, r2
 8003c68:	44bc      	add	ip, r7
 8003c6a:	4463      	add	r3, ip
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	3304      	adds	r3, #4
 8003c72:	22fc      	movs	r2, #252	@ 0xfc
 8003c74:	2100      	movs	r1, #0
 8003c76:	0018      	movs	r0, r3
 8003c78:	f00f f906 	bl	8012e88 <memset>
			memset(message, 0, sizeof(message));
 8003c7c:	2380      	movs	r3, #128	@ 0x80
 8003c7e:	005a      	lsls	r2, r3, #1
 8003c80:	2308      	movs	r3, #8
 8003c82:	191b      	adds	r3, r3, r4
 8003c84:	19db      	adds	r3, r3, r7
 8003c86:	2100      	movs	r1, #0
 8003c88:	0018      	movs	r0, r3
 8003c8a:	f00f f8fd 	bl	8012e88 <memset>

			int size = snprintf((char *)message, sizeof(message),
				"ACCEL: 0x%08X, LENGTH: 0x%08X, MAX_ACCEL: 0x%08X, MAX_LENGTH: 0x%08X, PRESSURE: %.2f HUMIDITY: %d, TEMP %.2f\r\n\nACCEL: %06.2f,     LENGTH: %06.2f,     MAX_ACCEL: %06.2f,     MAX_LENGTH: %06.2f\r\n\n",
				*(uint32_t*)&max_acceleration, *(uint32_t*)&maximum_move,
 8003c8e:	0034      	movs	r4, r6
 8003c90:	2628      	movs	r6, #40	@ 0x28
 8003c92:	19a3      	adds	r3, r4, r6
 8003c94:	19db      	adds	r3, r3, r7
			int size = snprintf((char *)message, sizeof(message),
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	4693      	mov	fp, r2
				*(uint32_t*)&max_acceleration, *(uint32_t*)&maximum_move,
 8003c9a:	19ab      	adds	r3, r5, r6
 8003c9c:	19db      	adds	r3, r3, r7
			int size = snprintf((char *)message, sizeof(message),
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4690      	mov	r8, r2
				*(uint32_t*)&max_acceleration_in_period, *(uint32_t*)&maximum_move_in_period,
 8003ca2:	4b4c      	ldr	r3, [pc, #304]	@ (8003dd4 <StartDebugTask+0x2ec>)
			int size = snprintf((char *)message, sizeof(message),
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	4691      	mov	r9, r2
				*(uint32_t*)&max_acceleration_in_period, *(uint32_t*)&maximum_move_in_period,
 8003ca8:	4b4b      	ldr	r3, [pc, #300]	@ (8003dd8 <StartDebugTask+0x2f0>)
			int size = snprintf((char *)message, sizeof(message),
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	4692      	mov	sl, r2
				(LPS_data.last_pressure / 1024.0), HDC_config.last_humidity,
 8003cae:	4b4b      	ldr	r3, [pc, #300]	@ (8003ddc <StartDebugTask+0x2f4>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	1c18      	adds	r0, r3, #0
 8003cb4:	f7ff fb76 	bl	80033a4 <__aeabi_f2d>
			int size = snprintf((char *)message, sizeof(message),
 8003cb8:	2200      	movs	r2, #0
 8003cba:	4b49      	ldr	r3, [pc, #292]	@ (8003de0 <StartDebugTask+0x2f8>)
 8003cbc:	f7fe f81a 	bl	8001cf4 <__aeabi_ddiv>
 8003cc0:	0002      	movs	r2, r0
 8003cc2:	000b      	movs	r3, r1
 8003cc4:	623a      	str	r2, [r7, #32]
 8003cc6:	627b      	str	r3, [r7, #36]	@ 0x24
				(LPS_data.last_pressure / 1024.0), HDC_config.last_humidity,
 8003cc8:	4b46      	ldr	r3, [pc, #280]	@ (8003de4 <StartDebugTask+0x2fc>)
 8003cca:	689b      	ldr	r3, [r3, #8]
			int size = snprintf((char *)message, sizeof(message),
 8003ccc:	1c18      	adds	r0, r3, #0
 8003cce:	f7ff fb69 	bl	80033a4 <__aeabi_f2d>
 8003cd2:	61b8      	str	r0, [r7, #24]
 8003cd4:	61f9      	str	r1, [r7, #28]
				HDC_config.last_temperature,
 8003cd6:	4b43      	ldr	r3, [pc, #268]	@ (8003de4 <StartDebugTask+0x2fc>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
			int size = snprintf((char *)message, sizeof(message),
 8003cda:	1c18      	adds	r0, r3, #0
 8003cdc:	f7ff fb62 	bl	80033a4 <__aeabi_f2d>
 8003ce0:	6138      	str	r0, [r7, #16]
 8003ce2:	6179      	str	r1, [r7, #20]
 8003ce4:	19a3      	adds	r3, r4, r6
 8003ce6:	19d9      	adds	r1, r3, r7
 8003ce8:	680b      	ldr	r3, [r1, #0]
 8003cea:	1c18      	adds	r0, r3, #0
 8003cec:	f7ff fb5a 	bl	80033a4 <__aeabi_f2d>
 8003cf0:	60b8      	str	r0, [r7, #8]
 8003cf2:	60f9      	str	r1, [r7, #12]
 8003cf4:	19aa      	adds	r2, r5, r6
 8003cf6:	19d1      	adds	r1, r2, r7
 8003cf8:	680b      	ldr	r3, [r1, #0]
 8003cfa:	1c18      	adds	r0, r3, #0
 8003cfc:	f7ff fb52 	bl	80033a4 <__aeabi_f2d>
 8003d00:	6038      	str	r0, [r7, #0]
 8003d02:	6079      	str	r1, [r7, #4]
 8003d04:	4b33      	ldr	r3, [pc, #204]	@ (8003dd4 <StartDebugTask+0x2ec>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	1c18      	adds	r0, r3, #0
 8003d0a:	f7ff fb4b 	bl	80033a4 <__aeabi_f2d>
 8003d0e:	0004      	movs	r4, r0
 8003d10:	000d      	movs	r5, r1
 8003d12:	4b31      	ldr	r3, [pc, #196]	@ (8003dd8 <StartDebugTask+0x2f0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	1c18      	adds	r0, r3, #0
 8003d18:	f7ff fb44 	bl	80033a4 <__aeabi_f2d>
 8003d1c:	4a32      	ldr	r2, [pc, #200]	@ (8003de8 <StartDebugTask+0x300>)
 8003d1e:	2380      	movs	r3, #128	@ 0x80
 8003d20:	005e      	lsls	r6, r3, #1
 8003d22:	46b4      	mov	ip, r6
 8003d24:	2608      	movs	r6, #8
 8003d26:	2328      	movs	r3, #40	@ 0x28
 8003d28:	18f6      	adds	r6, r6, r3
 8003d2a:	19f6      	adds	r6, r6, r7
 8003d2c:	9010      	str	r0, [sp, #64]	@ 0x40
 8003d2e:	9111      	str	r1, [sp, #68]	@ 0x44
 8003d30:	940e      	str	r4, [sp, #56]	@ 0x38
 8003d32:	950f      	str	r5, [sp, #60]	@ 0x3c
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	687c      	ldr	r4, [r7, #4]
 8003d38:	930c      	str	r3, [sp, #48]	@ 0x30
 8003d3a:	940d      	str	r4, [sp, #52]	@ 0x34
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	68fc      	ldr	r4, [r7, #12]
 8003d40:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d42:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	697c      	ldr	r4, [r7, #20]
 8003d48:	9308      	str	r3, [sp, #32]
 8003d4a:	9409      	str	r4, [sp, #36]	@ 0x24
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	69fc      	ldr	r4, [r7, #28]
 8003d50:	9306      	str	r3, [sp, #24]
 8003d52:	9407      	str	r4, [sp, #28]
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8003d58:	9304      	str	r3, [sp, #16]
 8003d5a:	9405      	str	r4, [sp, #20]
 8003d5c:	4651      	mov	r1, sl
 8003d5e:	9102      	str	r1, [sp, #8]
 8003d60:	4649      	mov	r1, r9
 8003d62:	9101      	str	r1, [sp, #4]
 8003d64:	4641      	mov	r1, r8
 8003d66:	9100      	str	r1, [sp, #0]
 8003d68:	465b      	mov	r3, fp
 8003d6a:	4661      	mov	r1, ip
 8003d6c:	0030      	movs	r0, r6
 8003d6e:	f00e ffb3 	bl	8012cd8 <sniprintf>
 8003d72:	0003      	movs	r3, r0
 8003d74:	2288      	movs	r2, #136	@ 0x88
 8003d76:	0052      	lsls	r2, r2, #1
 8003d78:	2428      	movs	r4, #40	@ 0x28
 8003d7a:	1911      	adds	r1, r2, r4
 8003d7c:	19c9      	adds	r1, r1, r7
 8003d7e:	600b      	str	r3, [r1, #0]
				max_acceleration, maximum_move,
				max_acceleration_in_period, maximum_move_in_period);

			if (size > 0) {
 8003d80:	1913      	adds	r3, r2, r4
 8003d82:	19d9      	adds	r1, r3, r7
 8003d84:	680b      	ldr	r3, [r1, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	dd0b      	ble.n	8003da2 <StartDebugTask+0x2ba>
				HAL_UART_Transmit(debug_uart, message, size, 100);
 8003d8a:	4b11      	ldr	r3, [pc, #68]	@ (8003dd0 <StartDebugTask+0x2e8>)
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	1913      	adds	r3, r2, r4
 8003d90:	19da      	adds	r2, r3, r7
 8003d92:	6813      	ldr	r3, [r2, #0]
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	2608      	movs	r6, #8
 8003d98:	1933      	adds	r3, r6, r4
 8003d9a:	19d9      	adds	r1, r3, r7
 8003d9c:	2364      	movs	r3, #100	@ 0x64
 8003d9e:	f008 fbed 	bl	800c57c <HAL_UART_Transmit>
			}

		}

		HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 8003da2:	4b12      	ldr	r3, [pc, #72]	@ (8003dec <StartDebugTask+0x304>)
 8003da4:	2108      	movs	r1, #8
 8003da6:	0018      	movs	r0, r3
 8003da8:	f004 fcce 	bl	8008748 <HAL_GPIO_TogglePin>
		vTaskDelay(100);
 8003dac:	2064      	movs	r0, #100	@ 0x64
 8003dae:	f00c f973 	bl	8010098 <vTaskDelay>
		send_debug_messages();
 8003db2:	e6fa      	b.n	8003baa <StartDebugTask+0xc2>
 8003db4:	200003c8 	.word	0x200003c8
 8003db8:	000927c0 	.word	0x000927c0
 8003dbc:	200003a4 	.word	0x200003a4
 8003dc0:	08016920 	.word	0x08016920
 8003dc4:	08016930 	.word	0x08016930
 8003dc8:	fffffef0 	.word	0xfffffef0
 8003dcc:	08016954 	.word	0x08016954
 8003dd0:	2000006c 	.word	0x2000006c
 8003dd4:	200003b0 	.word	0x200003b0
 8003dd8:	200003ac 	.word	0x200003ac
 8003ddc:	20000384 	.word	0x20000384
 8003de0:	40900000 	.word	0x40900000
 8003de4:	2000038c 	.word	0x2000038c
 8003de8:	08016960 	.word	0x08016960
 8003dec:	50000c00 	.word	0x50000c00

08003df0 <StartTaskRxCommands>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskRxCommands */
void StartTaskRxCommands(void *argument)
{
 8003df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003df2:	46de      	mov	lr, fp
 8003df4:	4657      	mov	r7, sl
 8003df6:	464e      	mov	r6, r9
 8003df8:	4645      	mov	r5, r8
 8003dfa:	b5e0      	push	{r5, r6, r7, lr}
 8003dfc:	b0bd      	sub	sp, #244	@ 0xf4
 8003dfe:	af14      	add	r7, sp, #80	@ 0x50
 8003e00:	62f8      	str	r0, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN StartTaskRxCommands */
	/* Infinite loop */
	uint32_t ulNotifiedValue;
	const TickType_t xBlockTime = pdMS_TO_TICKS( 500 );
 8003e02:	23fa      	movs	r3, #250	@ 0xfa
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	2298      	movs	r2, #152	@ 0x98
 8003e08:	18ba      	adds	r2, r7, r2
 8003e0a:	6013      	str	r3, [r2, #0]
	memset(received_command, 0x0, sizeof(received_command));
 8003e0c:	4bf7      	ldr	r3, [pc, #988]	@ (80041ec <StartTaskRxCommands+0x3fc>)
 8003e0e:	2216      	movs	r2, #22
 8003e10:	2100      	movs	r1, #0
 8003e12:	0018      	movs	r0, r3
 8003e14:	f00f f838 	bl	8012e88 <memset>
	memset(transmitting_command, 0x0, sizeof(transmitting_command));
 8003e18:	4bf5      	ldr	r3, [pc, #980]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003e1a:	2216      	movs	r2, #22
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	0018      	movs	r0, r3
 8003e20:	f00f f832 	bl	8012e88 <memset>

	//receive(terminal_uart, received_command, 1);
	  receive(terminal_uart, RX_command_buff, 1);
 8003e24:	4bf3      	ldr	r3, [pc, #972]	@ (80041f4 <StartTaskRxCommands+0x404>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	49f3      	ldr	r1, [pc, #972]	@ (80041f8 <StartTaskRxCommands+0x408>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f001 fce2 	bl	80057f6 <receive>
	for (;;) {

		    ulNotifiedValue = ulTaskNotifyTake( pdFALSE, xBlockTime );
 8003e32:	2398      	movs	r3, #152	@ 0x98
 8003e34:	18fb      	adds	r3, r7, r3
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	0019      	movs	r1, r3
 8003e3a:	2000      	movs	r0, #0
 8003e3c:	f00c fdc0 	bl	80109c0 <ulTaskNotifyTake>
 8003e40:	0003      	movs	r3, r0
 8003e42:	2294      	movs	r2, #148	@ 0x94
 8003e44:	18b9      	adds	r1, r7, r2
 8003e46:	600b      	str	r3, [r1, #0]

		    if( ulNotifiedValue == 0 )
 8003e48:	18bb      	adds	r3, r7, r2
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d100      	bne.n	8003e52 <StartTaskRxCommands+0x62>
 8003e50:	e35e      	b.n	8004510 <StartTaskRxCommands+0x720>
			{
		    	continue;
			}

			HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, GPIO_PIN_SET);
 8003e52:	4bea      	ldr	r3, [pc, #936]	@ (80041fc <StartTaskRxCommands+0x40c>)
 8003e54:	2201      	movs	r2, #1
 8003e56:	2108      	movs	r1, #8
 8003e58:	0018      	movs	r0, r3
 8003e5a:	f004 fc58 	bl	800870e <HAL_GPIO_WritePin>

			debug("Received <<%s>>\r\n", received_command);
 8003e5e:	4ae3      	ldr	r2, [pc, #908]	@ (80041ec <StartTaskRxCommands+0x3fc>)
 8003e60:	4be7      	ldr	r3, [pc, #924]	@ (8004200 <StartTaskRxCommands+0x410>)
 8003e62:	0011      	movs	r1, r2
 8003e64:	0018      	movs	r0, r3
 8003e66:	f001 fc49 	bl	80056fc <debug>

			if (terminal_parser_state == PARSER_S4x) { //   S4x;
 8003e6a:	4be6      	ldr	r3, [pc, #920]	@ (8004204 <StartTaskRxCommands+0x414>)
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d000      	beq.n	8003e74 <StartTaskRxCommands+0x84>
 8003e72:	e137      	b.n	80040e4 <StartTaskRxCommands+0x2f4>

				float maximum = fmax(
						round_and_limit_float(get_max_positive_move()),
 8003e74:	f001 fba2 	bl	80055bc <get_max_positive_move>
 8003e78:	1c03      	adds	r3, r0, #0
 8003e7a:	1c18      	adds	r0, r3, #0
 8003e7c:	f001 fbb2 	bl	80055e4 <round_and_limit_float>
 8003e80:	1c03      	adds	r3, r0, #0
				float maximum = fmax(
 8003e82:	1c18      	adds	r0, r3, #0
 8003e84:	f7ff fa8e 	bl	80033a4 <__aeabi_f2d>
 8003e88:	0004      	movs	r4, r0
 8003e8a:	000d      	movs	r5, r1
						round_and_limit_float(get_max_negative_move()));
 8003e8c:	f001 fba0 	bl	80055d0 <get_max_negative_move>
 8003e90:	1c03      	adds	r3, r0, #0
 8003e92:	1c18      	adds	r0, r3, #0
 8003e94:	f001 fba6 	bl	80055e4 <round_and_limit_float>
 8003e98:	1c03      	adds	r3, r0, #0
				float maximum = fmax(
 8003e9a:	1c18      	adds	r0, r3, #0
 8003e9c:	f7ff fa82 	bl	80033a4 <__aeabi_f2d>
 8003ea0:	0002      	movs	r2, r0
 8003ea2:	000b      	movs	r3, r1
 8003ea4:	0020      	movs	r0, r4
 8003ea6:	0029      	movs	r1, r5
 8003ea8:	f00d fd89 	bl	80119be <fmax>
 8003eac:	0002      	movs	r2, r0
 8003eae:	000b      	movs	r3, r1
 8003eb0:	0010      	movs	r0, r2
 8003eb2:	0019      	movs	r1, r3
 8003eb4:	f7ff fabe 	bl	8003434 <__aeabi_d2f>
 8003eb8:	1c03      	adds	r3, r0, #0
 8003eba:	2284      	movs	r2, #132	@ 0x84
 8003ebc:	18ba      	adds	r2, r7, r2
 8003ebe:	6013      	str	r3, [r2, #0]

				float max_acceleration = fmax(
						round_and_limit_float(get_max_positive_acceleration()),
 8003ec0:	f001 fb68 	bl	8005594 <get_max_positive_acceleration>
 8003ec4:	1c03      	adds	r3, r0, #0
 8003ec6:	1c18      	adds	r0, r3, #0
 8003ec8:	f001 fb8c 	bl	80055e4 <round_and_limit_float>
 8003ecc:	1c03      	adds	r3, r0, #0
				float max_acceleration = fmax(
 8003ece:	1c18      	adds	r0, r3, #0
 8003ed0:	f7ff fa68 	bl	80033a4 <__aeabi_f2d>
 8003ed4:	0004      	movs	r4, r0
 8003ed6:	000d      	movs	r5, r1
						round_and_limit_float(get_max_negative_acceleration()));
 8003ed8:	f001 fb66 	bl	80055a8 <get_max_negative_acceleration>
 8003edc:	1c03      	adds	r3, r0, #0
 8003ede:	1c18      	adds	r0, r3, #0
 8003ee0:	f001 fb80 	bl	80055e4 <round_and_limit_float>
 8003ee4:	1c03      	adds	r3, r0, #0
				float max_acceleration = fmax(
 8003ee6:	1c18      	adds	r0, r3, #0
 8003ee8:	f7ff fa5c 	bl	80033a4 <__aeabi_f2d>
 8003eec:	0002      	movs	r2, r0
 8003eee:	000b      	movs	r3, r1
 8003ef0:	0020      	movs	r0, r4
 8003ef2:	0029      	movs	r1, r5
 8003ef4:	f00d fd63 	bl	80119be <fmax>
 8003ef8:	0002      	movs	r2, r0
 8003efa:	000b      	movs	r3, r1
 8003efc:	0010      	movs	r0, r2
 8003efe:	0019      	movs	r1, r3
 8003f00:	f7ff fa98 	bl	8003434 <__aeabi_d2f>
 8003f04:	1c03      	adds	r3, r0, #0
 8003f06:	2280      	movs	r2, #128	@ 0x80
 8003f08:	18ba      	adds	r2, r7, r2
 8003f0a:	6013      	str	r3, [r2, #0]

				uint8_t flags = 0;
 8003f0c:	206b      	movs	r0, #107	@ 0x6b
 8003f0e:	2428      	movs	r4, #40	@ 0x28
 8003f10:	1903      	adds	r3, r0, r4
 8003f12:	19db      	adds	r3, r3, r7
 8003f14:	2200      	movs	r2, #0
 8003f16:	701a      	strb	r2, [r3, #0]
				flags |= (case_opened << 0);
 8003f18:	4bbb      	ldr	r3, [pc, #748]	@ (8004208 <StartTaskRxCommands+0x418>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	0019      	movs	r1, r3
 8003f1e:	1903      	adds	r3, r0, r4
 8003f20:	19db      	adds	r3, r3, r7
 8003f22:	1902      	adds	r2, r0, r4
 8003f24:	19d2      	adds	r2, r2, r7
 8003f26:	7812      	ldrb	r2, [r2, #0]
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	701a      	strb	r2, [r3, #0]
				flags |= (is_error << 1);
 8003f2c:	4bb7      	ldr	r3, [pc, #732]	@ (800420c <StartTaskRxCommands+0x41c>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	b25a      	sxtb	r2, r3
 8003f34:	1903      	adds	r3, r0, r4
 8003f36:	19db      	adds	r3, r3, r7
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	b25b      	sxtb	r3, r3
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	b25a      	sxtb	r2, r3
 8003f40:	1903      	adds	r3, r0, r4
 8003f42:	19db      	adds	r3, r3, r7
 8003f44:	701a      	strb	r2, [r3, #0]
				if (is_error) is_error = false;//       
 8003f46:	4bb1      	ldr	r3, [pc, #708]	@ (800420c <StartTaskRxCommands+0x41c>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <StartTaskRxCommands+0x164>
 8003f4e:	4baf      	ldr	r3, [pc, #700]	@ (800420c <StartTaskRxCommands+0x41c>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	701a      	strb	r2, [r3, #0]

					transmitting_command[0] = HDC_config.last_temperature;
 8003f54:	4bae      	ldr	r3, [pc, #696]	@ (8004210 <StartTaskRxCommands+0x420>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	1c18      	adds	r0, r3, #0
 8003f5a:	f7fc faff 	bl	800055c <__aeabi_f2uiz>
 8003f5e:	0003      	movs	r3, r0
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	4ba3      	ldr	r3, [pc, #652]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003f64:	701a      	strb	r2, [r3, #0]
					transmitting_command[1] = HDC_config.last_humidity;
 8003f66:	4baa      	ldr	r3, [pc, #680]	@ (8004210 <StartTaskRxCommands+0x420>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	1c18      	adds	r0, r3, #0
 8003f6c:	f7fc faf6 	bl	800055c <__aeabi_f2uiz>
 8003f70:	0003      	movs	r3, r0
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	4b9e      	ldr	r3, [pc, #632]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003f76:	705a      	strb	r2, [r3, #1]
					transmitting_command[2] = flags;
 8003f78:	4b9d      	ldr	r3, [pc, #628]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003f7a:	226b      	movs	r2, #107	@ 0x6b
 8003f7c:	2128      	movs	r1, #40	@ 0x28
 8003f7e:	1852      	adds	r2, r2, r1
 8003f80:	19d2      	adds	r2, r2, r7
 8003f82:	7812      	ldrb	r2, [r2, #0]
 8003f84:	709a      	strb	r2, [r3, #2]
					transmitting_command[3] = (((LPS_data.last_pressure / 1000) - 0.5) / 1.5 * 100);
 8003f86:	4ba3      	ldr	r3, [pc, #652]	@ (8004214 <StartTaskRxCommands+0x424>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	49a3      	ldr	r1, [pc, #652]	@ (8004218 <StartTaskRxCommands+0x428>)
 8003f8c:	1c18      	adds	r0, r3, #0
 8003f8e:	f7fc fdc1 	bl	8000b14 <__aeabi_fdiv>
 8003f92:	1c03      	adds	r3, r0, #0
 8003f94:	1c18      	adds	r0, r3, #0
 8003f96:	f7ff fa05 	bl	80033a4 <__aeabi_f2d>
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	4b9f      	ldr	r3, [pc, #636]	@ (800421c <StartTaskRxCommands+0x42c>)
 8003f9e:	f7fe fdb5 	bl	8002b0c <__aeabi_dsub>
 8003fa2:	0002      	movs	r2, r0
 8003fa4:	000b      	movs	r3, r1
 8003fa6:	0010      	movs	r0, r2
 8003fa8:	0019      	movs	r1, r3
 8003faa:	2200      	movs	r2, #0
 8003fac:	4b9c      	ldr	r3, [pc, #624]	@ (8004220 <StartTaskRxCommands+0x430>)
 8003fae:	f7fd fea1 	bl	8001cf4 <__aeabi_ddiv>
 8003fb2:	0002      	movs	r2, r0
 8003fb4:	000b      	movs	r3, r1
 8003fb6:	0010      	movs	r0, r2
 8003fb8:	0019      	movs	r1, r3
 8003fba:	2200      	movs	r2, #0
 8003fbc:	4b99      	ldr	r3, [pc, #612]	@ (8004224 <StartTaskRxCommands+0x434>)
 8003fbe:	f7fe fadd 	bl	800257c <__aeabi_dmul>
 8003fc2:	0002      	movs	r2, r0
 8003fc4:	000b      	movs	r3, r1
 8003fc6:	0010      	movs	r0, r2
 8003fc8:	0019      	movs	r1, r3
 8003fca:	f7fc fadf 	bl	800058c <__aeabi_d2uiz>
 8003fce:	0003      	movs	r3, r0
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	4b87      	ldr	r3, [pc, #540]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003fd4:	70da      	strb	r2, [r3, #3]

					memcpy(&transmitting_command[4], &maximum, 4);
 8003fd6:	2384      	movs	r3, #132	@ 0x84
 8003fd8:	18fb      	adds	r3, r7, r3
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	4b84      	ldr	r3, [pc, #528]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003fde:	605a      	str	r2, [r3, #4]
					memcpy(&transmitting_command[8], &max_acceleration, 4);
 8003fe0:	2380      	movs	r3, #128	@ 0x80
 8003fe2:	18fb      	adds	r3, r7, r3
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	4b82      	ldr	r3, [pc, #520]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003fe8:	609a      	str	r2, [r3, #8]
					memcpy(&transmitting_command[12], &maximum_move_in_period, 4);
 8003fea:	4b8f      	ldr	r3, [pc, #572]	@ (8004228 <StartTaskRxCommands+0x438>)
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	4b80      	ldr	r3, [pc, #512]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003ff0:	60da      	str	r2, [r3, #12]
					memcpy(&transmitting_command[16], &max_acceleration_in_period, 4);
 8003ff2:	4b8e      	ldr	r3, [pc, #568]	@ (800422c <StartTaskRxCommands+0x43c>)
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	4b7e      	ldr	r3, [pc, #504]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8003ff8:	611a      	str	r2, [r3, #16]
					memcpy(&transmitting_command[20], &serial_number_control, 2);
 8003ffa:	4b8d      	ldr	r3, [pc, #564]	@ (8004230 <StartTaskRxCommands+0x440>)
 8003ffc:	881a      	ldrh	r2, [r3, #0]
 8003ffe:	4b7c      	ldr	r3, [pc, #496]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004000:	829a      	strh	r2, [r3, #20]

					HAL_UART_Transmit_IT(terminal_uart, transmitting_command, 22);
 8004002:	4b7c      	ldr	r3, [pc, #496]	@ (80041f4 <StartTaskRxCommands+0x404>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	497a      	ldr	r1, [pc, #488]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004008:	2216      	movs	r2, #22
 800400a:	0018      	movs	r0, r3
 800400c:	f008 fb5a 	bl	800c6c4 <HAL_UART_Transmit_IT>

					//memset(transmitting_command, 0, sizeof(transmitting_command));
					terminal_parser_state =	PARSER_EMPT;
 8004010:	4b7c      	ldr	r3, [pc, #496]	@ (8004204 <StartTaskRxCommands+0x414>)
 8004012:	2207      	movs	r2, #7
 8004014:	701a      	strb	r2, [r3, #0]

					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
							transmitting_command[0], transmitting_command[1],
 8004016:	4b76      	ldr	r3, [pc, #472]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004018:	781b      	ldrb	r3, [r3, #0]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800401a:	62bb      	str	r3, [r7, #40]	@ 0x28
							transmitting_command[0], transmitting_command[1],
 800401c:	4b74      	ldr	r3, [pc, #464]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800401e:	785b      	ldrb	r3, [r3, #1]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004020:	627b      	str	r3, [r7, #36]	@ 0x24
							transmitting_command[2], transmitting_command[3],
 8004022:	4b73      	ldr	r3, [pc, #460]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004024:	789b      	ldrb	r3, [r3, #2]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004026:	623b      	str	r3, [r7, #32]
							transmitting_command[2], transmitting_command[3],
 8004028:	4b71      	ldr	r3, [pc, #452]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800402a:	78db      	ldrb	r3, [r3, #3]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800402c:	469b      	mov	fp, r3
							transmitting_command[4], transmitting_command[5],
 800402e:	4b70      	ldr	r3, [pc, #448]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004030:	791b      	ldrb	r3, [r3, #4]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004032:	61fb      	str	r3, [r7, #28]
							transmitting_command[4], transmitting_command[5],
 8004034:	4b6e      	ldr	r3, [pc, #440]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004036:	795b      	ldrb	r3, [r3, #5]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004038:	61bb      	str	r3, [r7, #24]
							transmitting_command[6], transmitting_command[7],
 800403a:	4b6d      	ldr	r3, [pc, #436]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800403c:	799b      	ldrb	r3, [r3, #6]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800403e:	617b      	str	r3, [r7, #20]
							transmitting_command[6], transmitting_command[7],
 8004040:	4b6b      	ldr	r3, [pc, #428]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004042:	79db      	ldrb	r3, [r3, #7]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004044:	613b      	str	r3, [r7, #16]
							transmitting_command[8], transmitting_command[9],
 8004046:	4b6a      	ldr	r3, [pc, #424]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004048:	7a1b      	ldrb	r3, [r3, #8]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800404a:	60fb      	str	r3, [r7, #12]
							transmitting_command[8], transmitting_command[9],
 800404c:	4b68      	ldr	r3, [pc, #416]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800404e:	7a5b      	ldrb	r3, [r3, #9]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004050:	60bb      	str	r3, [r7, #8]
							transmitting_command[10], transmitting_command[11],
 8004052:	4b67      	ldr	r3, [pc, #412]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004054:	7a9b      	ldrb	r3, [r3, #10]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004056:	607b      	str	r3, [r7, #4]
							transmitting_command[10], transmitting_command[11],
 8004058:	4b65      	ldr	r3, [pc, #404]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800405a:	7adb      	ldrb	r3, [r3, #11]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800405c:	603b      	str	r3, [r7, #0]
							transmitting_command[12], transmitting_command[13],
 800405e:	4b64      	ldr	r3, [pc, #400]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004060:	7b1b      	ldrb	r3, [r3, #12]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004062:	469a      	mov	sl, r3
							transmitting_command[12], transmitting_command[13],
 8004064:	4b62      	ldr	r3, [pc, #392]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004066:	7b5b      	ldrb	r3, [r3, #13]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004068:	4699      	mov	r9, r3
							transmitting_command[14], transmitting_command[15],
 800406a:	4b61      	ldr	r3, [pc, #388]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800406c:	7b9b      	ldrb	r3, [r3, #14]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800406e:	4698      	mov	r8, r3
							transmitting_command[14], transmitting_command[15],
 8004070:	4b5f      	ldr	r3, [pc, #380]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004072:	7bdb      	ldrb	r3, [r3, #15]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004074:	469c      	mov	ip, r3
							transmitting_command[16], transmitting_command[17],
 8004076:	4b5e      	ldr	r3, [pc, #376]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004078:	7c1b      	ldrb	r3, [r3, #16]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800407a:	001e      	movs	r6, r3
							transmitting_command[16], transmitting_command[17],
 800407c:	4b5c      	ldr	r3, [pc, #368]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800407e:	7c5b      	ldrb	r3, [r3, #17]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004080:	001d      	movs	r5, r3
							transmitting_command[18], transmitting_command[19],
 8004082:	4b5b      	ldr	r3, [pc, #364]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004084:	7c9b      	ldrb	r3, [r3, #18]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004086:	001c      	movs	r4, r3
							transmitting_command[18], transmitting_command[19],
 8004088:	4b59      	ldr	r3, [pc, #356]	@ (80041f0 <StartTaskRxCommands+0x400>)
 800408a:	7cdb      	ldrb	r3, [r3, #19]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 800408c:	0019      	movs	r1, r3
							transmitting_command[20], transmitting_command[21]);
 800408e:	4b58      	ldr	r3, [pc, #352]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004090:	7d1b      	ldrb	r3, [r3, #20]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004092:	001a      	movs	r2, r3
							transmitting_command[20], transmitting_command[21]);
 8004094:	4b56      	ldr	r3, [pc, #344]	@ (80041f0 <StartTaskRxCommands+0x400>)
 8004096:	7d5b      	ldrb	r3, [r3, #21]
					debug("Transmit to terminal: <%02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x %02x %02x  %02x %02x>",
 8004098:	4866      	ldr	r0, [pc, #408]	@ (8004234 <StartTaskRxCommands+0x444>)
 800409a:	9312      	str	r3, [sp, #72]	@ 0x48
 800409c:	9211      	str	r2, [sp, #68]	@ 0x44
 800409e:	9110      	str	r1, [sp, #64]	@ 0x40
 80040a0:	940f      	str	r4, [sp, #60]	@ 0x3c
 80040a2:	950e      	str	r5, [sp, #56]	@ 0x38
 80040a4:	960d      	str	r6, [sp, #52]	@ 0x34
 80040a6:	4664      	mov	r4, ip
 80040a8:	940c      	str	r4, [sp, #48]	@ 0x30
 80040aa:	4644      	mov	r4, r8
 80040ac:	940b      	str	r4, [sp, #44]	@ 0x2c
 80040ae:	464c      	mov	r4, r9
 80040b0:	940a      	str	r4, [sp, #40]	@ 0x28
 80040b2:	4654      	mov	r4, sl
 80040b4:	9409      	str	r4, [sp, #36]	@ 0x24
 80040b6:	683c      	ldr	r4, [r7, #0]
 80040b8:	9408      	str	r4, [sp, #32]
 80040ba:	687c      	ldr	r4, [r7, #4]
 80040bc:	9407      	str	r4, [sp, #28]
 80040be:	68bc      	ldr	r4, [r7, #8]
 80040c0:	9406      	str	r4, [sp, #24]
 80040c2:	68fc      	ldr	r4, [r7, #12]
 80040c4:	9405      	str	r4, [sp, #20]
 80040c6:	693c      	ldr	r4, [r7, #16]
 80040c8:	9404      	str	r4, [sp, #16]
 80040ca:	697c      	ldr	r4, [r7, #20]
 80040cc:	9403      	str	r4, [sp, #12]
 80040ce:	69bc      	ldr	r4, [r7, #24]
 80040d0:	9402      	str	r4, [sp, #8]
 80040d2:	69fc      	ldr	r4, [r7, #28]
 80040d4:	9401      	str	r4, [sp, #4]
 80040d6:	465c      	mov	r4, fp
 80040d8:	9400      	str	r4, [sp, #0]
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040e0:	f001 fb0c 	bl	80056fc <debug>

			}

			if (terminal_parser_state == PARSER_Sxx) { //   S0x;
 80040e4:	4b47      	ldr	r3, [pc, #284]	@ (8004204 <StartTaskRxCommands+0x414>)
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d000      	beq.n	80040ee <StartTaskRxCommands+0x2fe>
 80040ec:	e0c9      	b.n	8004282 <StartTaskRxCommands+0x492>



						uint8_t flags = 0;
 80040ee:	206a      	movs	r0, #106	@ 0x6a
 80040f0:	2428      	movs	r4, #40	@ 0x28
 80040f2:	1903      	adds	r3, r0, r4
 80040f4:	19db      	adds	r3, r3, r7
 80040f6:	2200      	movs	r2, #0
 80040f8:	701a      	strb	r2, [r3, #0]
						flags |= (case_opened << 0);
 80040fa:	4b43      	ldr	r3, [pc, #268]	@ (8004208 <StartTaskRxCommands+0x418>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	0019      	movs	r1, r3
 8004100:	1903      	adds	r3, r0, r4
 8004102:	19db      	adds	r3, r3, r7
 8004104:	1902      	adds	r2, r0, r4
 8004106:	19d2      	adds	r2, r2, r7
 8004108:	7812      	ldrb	r2, [r2, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	701a      	strb	r2, [r3, #0]
						flags |= (is_error << 1);
 800410e:	4b3f      	ldr	r3, [pc, #252]	@ (800420c <StartTaskRxCommands+0x41c>)
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	b25a      	sxtb	r2, r3
 8004116:	1903      	adds	r3, r0, r4
 8004118:	19db      	adds	r3, r3, r7
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	b25b      	sxtb	r3, r3
 800411e:	4313      	orrs	r3, r2
 8004120:	b25a      	sxtb	r2, r3
 8004122:	1903      	adds	r3, r0, r4
 8004124:	19db      	adds	r3, r3, r7
 8004126:	701a      	strb	r2, [r3, #0]
						if (is_error) is_error = false;//       
 8004128:	4b38      	ldr	r3, [pc, #224]	@ (800420c <StartTaskRxCommands+0x41c>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d002      	beq.n	8004136 <StartTaskRxCommands+0x346>
 8004130:	4b36      	ldr	r3, [pc, #216]	@ (800420c <StartTaskRxCommands+0x41c>)
 8004132:	2200      	movs	r2, #0
 8004134:	701a      	strb	r2, [r3, #0]
						IDN=1;
 8004136:	4b40      	ldr	r3, [pc, #256]	@ (8004238 <StartTaskRxCommands+0x448>)
 8004138:	2201      	movs	r2, #1
 800413a:	601a      	str	r2, [r3, #0]
						if (MSV==1&&ADR==0) {	//   ,    
 800413c:	4b3f      	ldr	r3, [pc, #252]	@ (800423c <StartTaskRxCommands+0x44c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d143      	bne.n	80041cc <StartTaskRxCommands+0x3dc>
 8004144:	4b3e      	ldr	r3, [pc, #248]	@ (8004240 <StartTaskRxCommands+0x450>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d13f      	bne.n	80041cc <StartTaskRxCommands+0x3dc>

							uint8_t buf[4] = {0,0,0,0};
 800414c:	2154      	movs	r1, #84	@ 0x54
 800414e:	2028      	movs	r0, #40	@ 0x28
 8004150:	180b      	adds	r3, r1, r0
 8004152:	19db      	adds	r3, r3, r7
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
							//uint32_t val = (ads_val*100)/421 ;
							//uint32_t val = (8388607*100)/421 ;
							    //uint32_t val =  1401366;
							uint32_t val = (ads_val);
 8004158:	4b3a      	ldr	r3, [pc, #232]	@ (8004244 <StartTaskRxCommands+0x454>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	248c      	movs	r4, #140	@ 0x8c
 800415e:	193a      	adds	r2, r7, r4
 8004160:	6013      	str	r3, [r2, #0]
									//		EE FF 0B 00
							//0x78730B00;
							    buf[3] = (val >> (2*8)) & 0xFF;
 8004162:	193b      	adds	r3, r7, r4
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	0c1b      	lsrs	r3, r3, #16
 8004168:	b2da      	uxtb	r2, r3
 800416a:	180b      	adds	r3, r1, r0
 800416c:	19db      	adds	r3, r3, r7
 800416e:	70da      	strb	r2, [r3, #3]
							    buf[2] = (val >> (1*8)) & 0xFF;
 8004170:	193b      	adds	r3, r7, r4
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	0a1b      	lsrs	r3, r3, #8
 8004176:	b2da      	uxtb	r2, r3
 8004178:	180b      	adds	r3, r1, r0
 800417a:	19db      	adds	r3, r3, r7
 800417c:	709a      	strb	r2, [r3, #2]
							    buf[1] = (val >> (0*8)) & 0xFF;
 800417e:	193b      	adds	r3, r7, r4
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	b2da      	uxtb	r2, r3
 8004184:	180b      	adds	r3, r1, r0
 8004186:	19db      	adds	r3, r3, r7
 8004188:	705a      	strb	r2, [r3, #1]
							    buf[0] = buf[1]^buf[2]^buf[3];
 800418a:	180b      	adds	r3, r1, r0
 800418c:	19db      	adds	r3, r3, r7
 800418e:	785a      	ldrb	r2, [r3, #1]
 8004190:	180b      	adds	r3, r1, r0
 8004192:	19db      	adds	r3, r3, r7
 8004194:	789b      	ldrb	r3, [r3, #2]
 8004196:	4053      	eors	r3, r2
 8004198:	b2da      	uxtb	r2, r3
 800419a:	180b      	adds	r3, r1, r0
 800419c:	19db      	adds	r3, r3, r7
 800419e:	78db      	ldrb	r3, [r3, #3]
 80041a0:	4053      	eors	r3, r2
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	180b      	adds	r3, r1, r0
 80041a6:	19db      	adds	r3, r3, r7
 80041a8:	701a      	strb	r2, [r3, #0]

							HAL_UART_Transmit_IT(terminal_uart, buf, 4);
 80041aa:	4b12      	ldr	r3, [pc, #72]	@ (80041f4 <StartTaskRxCommands+0x404>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	000c      	movs	r4, r1
 80041b0:	0005      	movs	r5, r0
 80041b2:	180a      	adds	r2, r1, r0
 80041b4:	19d1      	adds	r1, r2, r7
 80041b6:	2204      	movs	r2, #4
 80041b8:	0018      	movs	r0, r3
 80041ba:	f008 fa83 	bl	800c6c4 <HAL_UART_Transmit_IT>
							debug("Transmit to terminal: <%x>",
 80041be:	1963      	adds	r3, r4, r5
 80041c0:	19da      	adds	r2, r3, r7
 80041c2:	4b21      	ldr	r3, [pc, #132]	@ (8004248 <StartTaskRxCommands+0x458>)
 80041c4:	0011      	movs	r1, r2
 80041c6:	0018      	movs	r0, r3
 80041c8:	f001 fa98 	bl	80056fc <debug>
									buf);
						}
						if (ADR==1) {	//   ,    
 80041cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004240 <StartTaskRxCommands+0x450>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d153      	bne.n	800427c <StartTaskRxCommands+0x48c>
							 char str_adr[20];
							 sprintf(str_adr,"%c%c\r\n",sensor_inf.platform_adr[0],sensor_inf.platform_adr[1]);
 80041d4:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <StartTaskRxCommands+0x45c>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	001a      	movs	r2, r3
 80041da:	4b1c      	ldr	r3, [pc, #112]	@ (800424c <StartTaskRxCommands+0x45c>)
 80041dc:	785b      	ldrb	r3, [r3, #1]
 80041de:	491c      	ldr	r1, [pc, #112]	@ (8004250 <StartTaskRxCommands+0x460>)
 80041e0:	2540      	movs	r5, #64	@ 0x40
 80041e2:	2628      	movs	r6, #40	@ 0x28
 80041e4:	19a8      	adds	r0, r5, r6
 80041e6:	19c0      	adds	r0, r0, r7
 80041e8:	e034      	b.n	8004254 <StartTaskRxCommands+0x464>
 80041ea:	46c0      	nop			@ (mov r8, r8)
 80041ec:	20000354 	.word	0x20000354
 80041f0:	2000033c 	.word	0x2000033c
 80041f4:	20000070 	.word	0x20000070
 80041f8:	20000374 	.word	0x20000374
 80041fc:	50000c00 	.word	0x50000c00
 8004200:	08016a24 	.word	0x08016a24
 8004204:	20000004 	.word	0x20000004
 8004208:	200003a9 	.word	0x200003a9
 800420c:	200003a8 	.word	0x200003a8
 8004210:	2000038c 	.word	0x2000038c
 8004214:	20000384 	.word	0x20000384
 8004218:	447a0000 	.word	0x447a0000
 800421c:	3fe00000 	.word	0x3fe00000
 8004220:	3ff80000 	.word	0x3ff80000
 8004224:	40590000 	.word	0x40590000
 8004228:	200003ac 	.word	0x200003ac
 800422c:	200003b0 	.word	0x200003b0
 8004230:	200003a6 	.word	0x200003a6
 8004234:	08016a38 	.word	0x08016a38
 8004238:	20000370 	.word	0x20000370
 800423c:	2000037c 	.word	0x2000037c
 8004240:	20000380 	.word	0x20000380
 8004244:	2000036c 	.word	0x2000036c
 8004248:	08016ac4 	.word	0x08016ac4
 800424c:	20000398 	.word	0x20000398
 8004250:	08016ae0 	.word	0x08016ae0
 8004254:	f00e fd74 	bl	8012d40 <siprintf>
							 HAL_UART_Transmit_IT(terminal_uart, (uint8_t*)str_adr, strlen(str_adr));
 8004258:	4bae      	ldr	r3, [pc, #696]	@ (8004514 <StartTaskRxCommands+0x724>)
 800425a:	681c      	ldr	r4, [r3, #0]
 800425c:	19ab      	adds	r3, r5, r6
 800425e:	19db      	adds	r3, r3, r7
 8004260:	0018      	movs	r0, r3
 8004262:	f7fb ff51 	bl	8000108 <strlen>
 8004266:	0003      	movs	r3, r0
 8004268:	b29a      	uxth	r2, r3
 800426a:	19ab      	adds	r3, r5, r6
 800426c:	19db      	adds	r3, r3, r7
 800426e:	0019      	movs	r1, r3
 8004270:	0020      	movs	r0, r4
 8004272:	f008 fa27 	bl	800c6c4 <HAL_UART_Transmit_IT>

							 ADR=0;
 8004276:	4ba8      	ldr	r3, [pc, #672]	@ (8004518 <StartTaskRxCommands+0x728>)
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]
												}

							terminal_parser_state =	PARSER_EMPT;
 800427c:	4ba7      	ldr	r3, [pc, #668]	@ (800451c <StartTaskRxCommands+0x72c>)
 800427e:	2207      	movs	r2, #7
 8004280:	701a      	strb	r2, [r3, #0]
					}

			if (terminal_parser_state == PARSER_MSV70) { //   S0x;
 8004282:	4ba6      	ldr	r3, [pc, #664]	@ (800451c <StartTaskRxCommands+0x72c>)
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	2b03      	cmp	r3, #3
 8004288:	d12f      	bne.n	80042ea <StartTaskRxCommands+0x4fa>



									uint8_t flags = 0;
 800428a:	2063      	movs	r0, #99	@ 0x63
 800428c:	2428      	movs	r4, #40	@ 0x28
 800428e:	1903      	adds	r3, r0, r4
 8004290:	19db      	adds	r3, r3, r7
 8004292:	2200      	movs	r2, #0
 8004294:	701a      	strb	r2, [r3, #0]
									flags |= (case_opened << 0);
 8004296:	4ba2      	ldr	r3, [pc, #648]	@ (8004520 <StartTaskRxCommands+0x730>)
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	0019      	movs	r1, r3
 800429c:	1903      	adds	r3, r0, r4
 800429e:	19db      	adds	r3, r3, r7
 80042a0:	1902      	adds	r2, r0, r4
 80042a2:	19d2      	adds	r2, r2, r7
 80042a4:	7812      	ldrb	r2, [r2, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	701a      	strb	r2, [r3, #0]
									flags |= (is_error << 1);
 80042aa:	4b9e      	ldr	r3, [pc, #632]	@ (8004524 <StartTaskRxCommands+0x734>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	b25a      	sxtb	r2, r3
 80042b2:	1903      	adds	r3, r0, r4
 80042b4:	19db      	adds	r3, r3, r7
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	b25b      	sxtb	r3, r3
 80042ba:	4313      	orrs	r3, r2
 80042bc:	b25a      	sxtb	r2, r3
 80042be:	1903      	adds	r3, r0, r4
 80042c0:	19db      	adds	r3, r3, r7
 80042c2:	701a      	strb	r2, [r3, #0]
									if (is_error) is_error = false;//       
 80042c4:	4b97      	ldr	r3, [pc, #604]	@ (8004524 <StartTaskRxCommands+0x734>)
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d002      	beq.n	80042d2 <StartTaskRxCommands+0x4e2>
 80042cc:	4b95      	ldr	r3, [pc, #596]	@ (8004524 <StartTaskRxCommands+0x734>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]

										//   ,    

										MSV=1;
 80042d2:	4b95      	ldr	r3, [pc, #596]	@ (8004528 <StartTaskRxCommands+0x738>)
 80042d4:	2201      	movs	r2, #1
 80042d6:	601a      	str	r2, [r3, #0]
										//HAL_UART_Transmit_IT(terminal_uart, &MSV, 1);
										debug("Transmit to terminal: <%x>",
 80042d8:	4a93      	ldr	r2, [pc, #588]	@ (8004528 <StartTaskRxCommands+0x738>)
 80042da:	4b94      	ldr	r3, [pc, #592]	@ (800452c <StartTaskRxCommands+0x73c>)
 80042dc:	0011      	movs	r1, r2
 80042de:	0018      	movs	r0, r3
 80042e0:	f001 fa0c 	bl	80056fc <debug>
												&MSV);
										terminal_parser_state =	PARSER_EMPT;
 80042e4:	4b8d      	ldr	r3, [pc, #564]	@ (800451c <StartTaskRxCommands+0x72c>)
 80042e6:	2207      	movs	r2, #7
 80042e8:	701a      	strb	r2, [r3, #0]

								}
			if (terminal_parser_state == PARSER_ADR7) { //   S0x;
 80042ea:	4b8c      	ldr	r3, [pc, #560]	@ (800451c <StartTaskRxCommands+0x72c>)
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	2b05      	cmp	r3, #5
 80042f0:	d129      	bne.n	8004346 <StartTaskRxCommands+0x556>



				uint8_t flags = 0;
 80042f2:	2062      	movs	r0, #98	@ 0x62
 80042f4:	2428      	movs	r4, #40	@ 0x28
 80042f6:	1903      	adds	r3, r0, r4
 80042f8:	19db      	adds	r3, r3, r7
 80042fa:	2200      	movs	r2, #0
 80042fc:	701a      	strb	r2, [r3, #0]
				flags |= (case_opened << 0);
 80042fe:	4b88      	ldr	r3, [pc, #544]	@ (8004520 <StartTaskRxCommands+0x730>)
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	0019      	movs	r1, r3
 8004304:	1903      	adds	r3, r0, r4
 8004306:	19db      	adds	r3, r3, r7
 8004308:	1902      	adds	r2, r0, r4
 800430a:	19d2      	adds	r2, r2, r7
 800430c:	7812      	ldrb	r2, [r2, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	701a      	strb	r2, [r3, #0]
				flags |= (is_error << 1);
 8004312:	4b84      	ldr	r3, [pc, #528]	@ (8004524 <StartTaskRxCommands+0x734>)
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	005b      	lsls	r3, r3, #1
 8004318:	b25a      	sxtb	r2, r3
 800431a:	1903      	adds	r3, r0, r4
 800431c:	19db      	adds	r3, r3, r7
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	b25b      	sxtb	r3, r3
 8004322:	4313      	orrs	r3, r2
 8004324:	b25a      	sxtb	r2, r3
 8004326:	1903      	adds	r3, r0, r4
 8004328:	19db      	adds	r3, r3, r7
 800432a:	701a      	strb	r2, [r3, #0]
				if (is_error) is_error = false;//       
 800432c:	4b7d      	ldr	r3, [pc, #500]	@ (8004524 <StartTaskRxCommands+0x734>)
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d002      	beq.n	800433a <StartTaskRxCommands+0x54a>
 8004334:	4b7b      	ldr	r3, [pc, #492]	@ (8004524 <StartTaskRxCommands+0x734>)
 8004336:	2200      	movs	r2, #0
 8004338:	701a      	strb	r2, [r3, #0]

				//   ,    
				ADR=1;
 800433a:	4b77      	ldr	r3, [pc, #476]	@ (8004518 <StartTaskRxCommands+0x728>)
 800433c:	2201      	movs	r2, #1
 800433e:	601a      	str	r2, [r3, #0]
				terminal_parser_state =	PARSER_EMPT;
 8004340:	4b76      	ldr	r3, [pc, #472]	@ (800451c <StartTaskRxCommands+0x72c>)
 8004342:	2207      	movs	r2, #7
 8004344:	701a      	strb	r2, [r3, #0]

				}
			if (terminal_parser_state == PARSER_ADRNUM) { //   S0x;
 8004346:	4b75      	ldr	r3, [pc, #468]	@ (800451c <StartTaskRxCommands+0x72c>)
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	2b06      	cmp	r3, #6
 800434c:	d000      	beq.n	8004350 <StartTaskRxCommands+0x560>
 800434e:	e088      	b.n	8004462 <StartTaskRxCommands+0x672>


				uint8_t flags = 0;
 8004350:	2061      	movs	r0, #97	@ 0x61
 8004352:	2428      	movs	r4, #40	@ 0x28
 8004354:	1903      	adds	r3, r0, r4
 8004356:	19db      	adds	r3, r3, r7
 8004358:	2200      	movs	r2, #0
 800435a:	701a      	strb	r2, [r3, #0]
				flags |= (case_opened << 0);
 800435c:	4b70      	ldr	r3, [pc, #448]	@ (8004520 <StartTaskRxCommands+0x730>)
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	0019      	movs	r1, r3
 8004362:	1903      	adds	r3, r0, r4
 8004364:	19db      	adds	r3, r3, r7
 8004366:	1902      	adds	r2, r0, r4
 8004368:	19d2      	adds	r2, r2, r7
 800436a:	7812      	ldrb	r2, [r2, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	701a      	strb	r2, [r3, #0]
				flags |= (is_error << 1);
 8004370:	4b6c      	ldr	r3, [pc, #432]	@ (8004524 <StartTaskRxCommands+0x734>)
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	b25a      	sxtb	r2, r3
 8004378:	1903      	adds	r3, r0, r4
 800437a:	19db      	adds	r3, r3, r7
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	b25b      	sxtb	r3, r3
 8004380:	4313      	orrs	r3, r2
 8004382:	b25a      	sxtb	r2, r3
 8004384:	1903      	adds	r3, r0, r4
 8004386:	19db      	adds	r3, r3, r7
 8004388:	701a      	strb	r2, [r3, #0]
				if (is_error) is_error = false;//       
 800438a:	4b66      	ldr	r3, [pc, #408]	@ (8004524 <StartTaskRxCommands+0x734>)
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d002      	beq.n	8004398 <StartTaskRxCommands+0x5a8>
 8004392:	4b64      	ldr	r3, [pc, #400]	@ (8004524 <StartTaskRxCommands+0x734>)
 8004394:	2200      	movs	r2, #0
 8004396:	701a      	strb	r2, [r3, #0]
				received_number=0;
 8004398:	4b65      	ldr	r3, [pc, #404]	@ (8004530 <StartTaskRxCommands+0x740>)
 800439a:	2200      	movs	r2, #0
 800439c:	801a      	strh	r2, [r3, #0]
				for (int i = 7; i < 14; i++) {
 800439e:	2307      	movs	r3, #7
 80043a0:	229c      	movs	r2, #156	@ 0x9c
 80043a2:	18ba      	adds	r2, r7, r2
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	e026      	b.n	80043f6 <StartTaskRxCommands+0x606>
					if (received_command[i] >= '0' && received_command[i] <= '9') {
 80043a8:	4a62      	ldr	r2, [pc, #392]	@ (8004534 <StartTaskRxCommands+0x744>)
 80043aa:	209c      	movs	r0, #156	@ 0x9c
 80043ac:	183b      	adds	r3, r7, r0
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	18d3      	adds	r3, r2, r3
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	2b2f      	cmp	r3, #47	@ 0x2f
 80043b6:	d918      	bls.n	80043ea <StartTaskRxCommands+0x5fa>
 80043b8:	4a5e      	ldr	r2, [pc, #376]	@ (8004534 <StartTaskRxCommands+0x744>)
 80043ba:	183b      	adds	r3, r7, r0
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	18d3      	adds	r3, r2, r3
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	2b39      	cmp	r3, #57	@ 0x39
 80043c4:	d811      	bhi.n	80043ea <StartTaskRxCommands+0x5fa>
						received_number = received_number * 10 + (received_command[i] - '0');
 80043c6:	4b5a      	ldr	r3, [pc, #360]	@ (8004530 <StartTaskRxCommands+0x740>)
 80043c8:	881b      	ldrh	r3, [r3, #0]
 80043ca:	1c1a      	adds	r2, r3, #0
 80043cc:	0092      	lsls	r2, r2, #2
 80043ce:	18d3      	adds	r3, r2, r3
 80043d0:	18db      	adds	r3, r3, r3
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	4957      	ldr	r1, [pc, #348]	@ (8004534 <StartTaskRxCommands+0x744>)
 80043d6:	183a      	adds	r2, r7, r0
 80043d8:	6812      	ldr	r2, [r2, #0]
 80043da:	188a      	adds	r2, r1, r2
 80043dc:	7812      	ldrb	r2, [r2, #0]
 80043de:	189b      	adds	r3, r3, r2
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	3b30      	subs	r3, #48	@ 0x30
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	4b52      	ldr	r3, [pc, #328]	@ (8004530 <StartTaskRxCommands+0x740>)
 80043e8:	801a      	strh	r2, [r3, #0]
				for (int i = 7; i < 14; i++) {
 80043ea:	229c      	movs	r2, #156	@ 0x9c
 80043ec:	18bb      	adds	r3, r7, r2
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3301      	adds	r3, #1
 80043f2:	18ba      	adds	r2, r7, r2
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	239c      	movs	r3, #156	@ 0x9c
 80043f8:	18fb      	adds	r3, r7, r3
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b0d      	cmp	r3, #13
 80043fe:	ddd3      	ble.n	80043a8 <StartTaskRxCommands+0x5b8>
					}

				}

				//  serial_number
				 if (received_number == serial_number) {
 8004400:	4b4b      	ldr	r3, [pc, #300]	@ (8004530 <StartTaskRxCommands+0x740>)
 8004402:	881a      	ldrh	r2, [r3, #0]
 8004404:	4b4c      	ldr	r3, [pc, #304]	@ (8004538 <StartTaskRxCommands+0x748>)
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	429a      	cmp	r2, r3
 800440a:	d127      	bne.n	800445c <StartTaskRxCommands+0x66c>
					 memset(sensor_inf.platform_adr, '0', sizeof(sensor_inf.platform_adr));
 800440c:	4b4b      	ldr	r3, [pc, #300]	@ (800453c <StartTaskRxCommands+0x74c>)
 800440e:	2208      	movs	r2, #8
 8004410:	2130      	movs	r1, #48	@ 0x30
 8004412:	0018      	movs	r0, r3
 8004414:	f00e fd38 	bl	8012e88 <memset>
					 sensor_inf.platform_adr[0]=received_command[3];
 8004418:	4b46      	ldr	r3, [pc, #280]	@ (8004534 <StartTaskRxCommands+0x744>)
 800441a:	78da      	ldrb	r2, [r3, #3]
 800441c:	4b47      	ldr	r3, [pc, #284]	@ (800453c <StartTaskRxCommands+0x74c>)
 800441e:	701a      	strb	r2, [r3, #0]
					 sensor_inf.platform_adr[1]=received_command[4];
 8004420:	4b44      	ldr	r3, [pc, #272]	@ (8004534 <StartTaskRxCommands+0x744>)
 8004422:	791a      	ldrb	r2, [r3, #4]
 8004424:	4b45      	ldr	r3, [pc, #276]	@ (800453c <StartTaskRxCommands+0x74c>)
 8004426:	705a      	strb	r2, [r3, #1]
					// clearFlash();
					 //offset=0;
					 if(offset>=248){
 8004428:	4b45      	ldr	r3, [pc, #276]	@ (8004540 <StartTaskRxCommands+0x750>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2bf7      	cmp	r3, #247	@ 0xf7
 800442e:	dd04      	ble.n	800443a <StartTaskRxCommands+0x64a>

					 		offset=0;
 8004430:	4b43      	ldr	r3, [pc, #268]	@ (8004540 <StartTaskRxCommands+0x750>)
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
					 		clearFlash();
 8004436:	f7ff f9d5 	bl	80037e4 <clearFlash>
					 	}
					 taskENTER_CRITICAL();
 800443a:	f00d f831 	bl	80114a0 <vPortEnterCritical>
					 WriteDeviceAddressOffset((uint8_t*) &sensor_inf, sizeof(sensor_inf), offset);
 800443e:	4b40      	ldr	r3, [pc, #256]	@ (8004540 <StartTaskRxCommands+0x750>)
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	4b3e      	ldr	r3, [pc, #248]	@ (800453c <StartTaskRxCommands+0x74c>)
 8004444:	2108      	movs	r1, #8
 8004446:	0018      	movs	r0, r3
 8004448:	f7ff f9fa 	bl	8003840 <WriteDeviceAddressOffset>
					 taskEXIT_CRITICAL();
 800444c:	f00d f83a 	bl	80114c4 <vPortExitCritical>

					 offset+=sizeof(sensor_inf);
 8004450:	4b3b      	ldr	r3, [pc, #236]	@ (8004540 <StartTaskRxCommands+0x750>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3308      	adds	r3, #8
 8004456:	001a      	movs	r2, r3
 8004458:	4b39      	ldr	r3, [pc, #228]	@ (8004540 <StartTaskRxCommands+0x750>)
 800445a:	601a      	str	r2, [r3, #0]
				 }

				 //sensor_inf.crc_platform=(uint8_t)(crc32b((uint8_t *)sensor_inf.platform_adr, 2));
				 terminal_parser_state =PARSER_EMPT;
 800445c:	4b2f      	ldr	r3, [pc, #188]	@ (800451c <StartTaskRxCommands+0x72c>)
 800445e:	2207      	movs	r2, #7
 8004460:	701a      	strb	r2, [r3, #0]

			}

			if (terminal_parser_state == PARSER_IDN7) { //   S0x;
 8004462:	4b2e      	ldr	r3, [pc, #184]	@ (800451c <StartTaskRxCommands+0x72c>)
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	2b04      	cmp	r3, #4
 8004468:	d147      	bne.n	80044fa <StartTaskRxCommands+0x70a>



				uint8_t flags = 0;
 800446a:	2060      	movs	r0, #96	@ 0x60
 800446c:	2428      	movs	r4, #40	@ 0x28
 800446e:	1903      	adds	r3, r0, r4
 8004470:	19db      	adds	r3, r3, r7
 8004472:	2200      	movs	r2, #0
 8004474:	701a      	strb	r2, [r3, #0]
				flags |= (case_opened << 0);
 8004476:	4b2a      	ldr	r3, [pc, #168]	@ (8004520 <StartTaskRxCommands+0x730>)
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	0019      	movs	r1, r3
 800447c:	1903      	adds	r3, r0, r4
 800447e:	19db      	adds	r3, r3, r7
 8004480:	1902      	adds	r2, r0, r4
 8004482:	19d2      	adds	r2, r2, r7
 8004484:	7812      	ldrb	r2, [r2, #0]
 8004486:	430a      	orrs	r2, r1
 8004488:	701a      	strb	r2, [r3, #0]
				flags |= (is_error << 1);
 800448a:	4b26      	ldr	r3, [pc, #152]	@ (8004524 <StartTaskRxCommands+0x734>)
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	b25a      	sxtb	r2, r3
 8004492:	1903      	adds	r3, r0, r4
 8004494:	19db      	adds	r3, r3, r7
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	b25b      	sxtb	r3, r3
 800449a:	4313      	orrs	r3, r2
 800449c:	b25a      	sxtb	r2, r3
 800449e:	1903      	adds	r3, r0, r4
 80044a0:	19db      	adds	r3, r3, r7
 80044a2:	701a      	strb	r2, [r3, #0]
				if (is_error) is_error = false;//       
 80044a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004524 <StartTaskRxCommands+0x734>)
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <StartTaskRxCommands+0x6c2>
 80044ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004524 <StartTaskRxCommands+0x734>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	701a      	strb	r2, [r3, #0]
				if(IDN==1){
 80044b2:	4b24      	ldr	r3, [pc, #144]	@ (8004544 <StartTaskRxCommands+0x754>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d11f      	bne.n	80044fa <StartTaskRxCommands+0x70a>
				char str_idn[50];
				sprintf(str_idn,"CAS,BCA5/5kg     ,%d,P80\r\n",serial_number);
 80044ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004538 <StartTaskRxCommands+0x748>)
 80044bc:	881b      	ldrh	r3, [r3, #0]
 80044be:	001a      	movs	r2, r3
 80044c0:	4921      	ldr	r1, [pc, #132]	@ (8004548 <StartTaskRxCommands+0x758>)
 80044c2:	250c      	movs	r5, #12
 80044c4:	2628      	movs	r6, #40	@ 0x28
 80044c6:	19ab      	adds	r3, r5, r6
 80044c8:	19db      	adds	r3, r3, r7
 80044ca:	0018      	movs	r0, r3
 80044cc:	f00e fc38 	bl	8012d40 <siprintf>

					HAL_UART_Transmit_IT(terminal_uart, (uint8_t*)str_idn, strlen(str_idn));
 80044d0:	4b10      	ldr	r3, [pc, #64]	@ (8004514 <StartTaskRxCommands+0x724>)
 80044d2:	681c      	ldr	r4, [r3, #0]
 80044d4:	19ab      	adds	r3, r5, r6
 80044d6:	19db      	adds	r3, r3, r7
 80044d8:	0018      	movs	r0, r3
 80044da:	f7fb fe15 	bl	8000108 <strlen>
 80044de:	0003      	movs	r3, r0
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	19ab      	adds	r3, r5, r6
 80044e4:	19db      	adds	r3, r3, r7
 80044e6:	0019      	movs	r1, r3
 80044e8:	0020      	movs	r0, r4
 80044ea:	f008 f8eb 	bl	800c6c4 <HAL_UART_Transmit_IT>
					IDN=0;
 80044ee:	4b15      	ldr	r3, [pc, #84]	@ (8004544 <StartTaskRxCommands+0x754>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]
					terminal_parser_state =	PARSER_EMPT;
 80044f4:	4b09      	ldr	r3, [pc, #36]	@ (800451c <StartTaskRxCommands+0x72c>)
 80044f6:	2207      	movs	r2, #7
 80044f8:	701a      	strb	r2, [r3, #0]
					//debug("Transmit to terminal: <%x>", &str_idn);
				}
			}

			memset(received_command, 0, sizeof(received_command));
 80044fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004534 <StartTaskRxCommands+0x744>)
 80044fc:	2216      	movs	r2, #22
 80044fe:	2100      	movs	r1, #0
 8004500:	0018      	movs	r0, r3
 8004502:	f00e fcc1 	bl	8012e88 <memset>
			//receive(terminal_uart, received_command, 1);
			//receive(terminal_uart, RX_command_buff, 1);
			debug("Receive from task\r\n");
 8004506:	4b11      	ldr	r3, [pc, #68]	@ (800454c <StartTaskRxCommands+0x75c>)
 8004508:	0018      	movs	r0, r3
 800450a:	f001 f8f7 	bl	80056fc <debug>
 800450e:	e490      	b.n	8003e32 <StartTaskRxCommands+0x42>
		    	continue;
 8004510:	46c0      	nop			@ (mov r8, r8)
		    ulNotifiedValue = ulTaskNotifyTake( pdFALSE, xBlockTime );
 8004512:	e48e      	b.n	8003e32 <StartTaskRxCommands+0x42>
 8004514:	20000070 	.word	0x20000070
 8004518:	20000380 	.word	0x20000380
 800451c:	20000004 	.word	0x20000004
 8004520:	200003a9 	.word	0x200003a9
 8004524:	200003a8 	.word	0x200003a8
 8004528:	2000037c 	.word	0x2000037c
 800452c:	08016ac4 	.word	0x08016ac4
 8004530:	2000036a 	.word	0x2000036a
 8004534:	20000354 	.word	0x20000354
 8004538:	200003a4 	.word	0x200003a4
 800453c:	20000398 	.word	0x20000398
 8004540:	200003a0 	.word	0x200003a0
 8004544:	20000370 	.word	0x20000370
 8004548:	08016ae8 	.word	0x08016ae8
 800454c:	08016b04 	.word	0x08016b04

08004550 <StartTaskAccelerometer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskAccelerometer */
void StartTaskAccelerometer(void *argument)
{
 8004550:	b5b0      	push	{r4, r5, r7, lr}
 8004552:	b08e      	sub	sp, #56	@ 0x38
 8004554:	af06      	add	r7, sp, #24
 8004556:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN StartTaskAccelerometer */
  /* Infinite loop */
	if(lis331dlh_init_spi(&config, ACCELEROMETER_SPI, ACCEL_CS_GPIO_Port, ACCEL_CS_Pin)) {
 8004558:	4b6e      	ldr	r3, [pc, #440]	@ (8004714 <StartTaskAccelerometer+0x1c4>)
 800455a:	6819      	ldr	r1, [r3, #0]
 800455c:	2380      	movs	r3, #128	@ 0x80
 800455e:	015b      	lsls	r3, r3, #5
 8004560:	4a6d      	ldr	r2, [pc, #436]	@ (8004718 <StartTaskAccelerometer+0x1c8>)
 8004562:	486e      	ldr	r0, [pc, #440]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 8004564:	f001 fe60 	bl	8006228 <lis331dlh_init_spi>
 8004568:	1e03      	subs	r3, r0, #0
 800456a:	d005      	beq.n	8004578 <StartTaskAccelerometer+0x28>
		debug("LIS331DLH DOESN'T WORK OR DOESN'T SOLDERED");
 800456c:	4b6c      	ldr	r3, [pc, #432]	@ (8004720 <StartTaskAccelerometer+0x1d0>)
 800456e:	0018      	movs	r0, r3
 8004570:	f001 f8c4 	bl	80056fc <debug>
		HardFault_Handler();
 8004574:	f002 fcd8 	bl	8006f28 <HardFault_Handler>
	}
	lis331dlh_update_config(&config);
 8004578:	4b68      	ldr	r3, [pc, #416]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 800457a:	0018      	movs	r0, r3
 800457c:	f001 ff00 	bl	8006380 <lis331dlh_update_config>

//	lis331dlh_print_config(&config);
	//   
	find_degree(&config);
 8004580:	4b66      	ldr	r3, [pc, #408]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 8004582:	0018      	movs	r0, r3
 8004584:	f000 fb92 	bl	8004cac <find_degree>

	while (1) {

		//  
		lis331dlh_read_status(&config);
 8004588:	4b64      	ldr	r3, [pc, #400]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 800458a:	0018      	movs	r0, r3
 800458c:	f001 ff28 	bl	80063e0 <lis331dlh_read_status>
		check_overrun(&config);
 8004590:	4b62      	ldr	r3, [pc, #392]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 8004592:	0018      	movs	r0, r3
 8004594:	f000 fca2 	bl	8004edc <check_overrun>

		if (is_measurement_ready(&config)) {
 8004598:	4b60      	ldr	r3, [pc, #384]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 800459a:	0018      	movs	r0, r3
 800459c:	f000 fcb8 	bl	8004f10 <is_measurement_ready>
 80045a0:	1e03      	subs	r3, r0, #0
 80045a2:	d00b      	beq.n	80045bc <StartTaskAccelerometer+0x6c>
			//     
			lis331dlh_update_accelaration(&config);
 80045a4:	4b5d      	ldr	r3, [pc, #372]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 80045a6:	0018      	movs	r0, r3
 80045a8:	f001 fe9e 	bl	80062e8 <lis331dlh_update_accelaration>

			//      
			reset_move_maximums();
 80045ac:	f000 ffcc 	bl	8005548 <reset_move_maximums>
			reset_acceleration_maximums();
 80045b0:	f000 ffa4 	bl	80054fc <reset_acceleration_maximums>

			//    
			calc_length(&config);
 80045b4:	4b59      	ldr	r3, [pc, #356]	@ (800471c <StartTaskAccelerometer+0x1cc>)
 80045b6:	0018      	movs	r0, r3
 80045b8:	f000 ff04 	bl	80053c4 <calc_length>
		}

		vTaskDelay(5);
 80045bc:	2005      	movs	r0, #5
 80045be:	f00b fd6b 	bl	8010098 <vTaskDelay>

		float maximum = fmax(
				round_and_limit_float(get_max_positive_move()),
 80045c2:	f000 fffb 	bl	80055bc <get_max_positive_move>
 80045c6:	1c03      	adds	r3, r0, #0
 80045c8:	1c18      	adds	r0, r3, #0
 80045ca:	f001 f80b 	bl	80055e4 <round_and_limit_float>
 80045ce:	1c03      	adds	r3, r0, #0
		float maximum = fmax(
 80045d0:	1c18      	adds	r0, r3, #0
 80045d2:	f7fe fee7 	bl	80033a4 <__aeabi_f2d>
 80045d6:	0004      	movs	r4, r0
 80045d8:	000d      	movs	r5, r1
				round_and_limit_float(get_max_negative_move()));
 80045da:	f000 fff9 	bl	80055d0 <get_max_negative_move>
 80045de:	1c03      	adds	r3, r0, #0
 80045e0:	1c18      	adds	r0, r3, #0
 80045e2:	f000 ffff 	bl	80055e4 <round_and_limit_float>
 80045e6:	1c03      	adds	r3, r0, #0
		float maximum = fmax(
 80045e8:	1c18      	adds	r0, r3, #0
 80045ea:	f7fe fedb 	bl	80033a4 <__aeabi_f2d>
 80045ee:	0002      	movs	r2, r0
 80045f0:	000b      	movs	r3, r1
 80045f2:	0020      	movs	r0, r4
 80045f4:	0029      	movs	r1, r5
 80045f6:	f00d f9e2 	bl	80119be <fmax>
 80045fa:	0002      	movs	r2, r0
 80045fc:	000b      	movs	r3, r1
 80045fe:	0010      	movs	r0, r2
 8004600:	0019      	movs	r1, r3
 8004602:	f7fe ff17 	bl	8003434 <__aeabi_d2f>
 8004606:	1c03      	adds	r3, r0, #0
 8004608:	61fb      	str	r3, [r7, #28]

		float max_acceleration = fmax(
				round_and_limit_float(get_max_positive_acceleration()),
 800460a:	f000 ffc3 	bl	8005594 <get_max_positive_acceleration>
 800460e:	1c03      	adds	r3, r0, #0
 8004610:	1c18      	adds	r0, r3, #0
 8004612:	f000 ffe7 	bl	80055e4 <round_and_limit_float>
 8004616:	1c03      	adds	r3, r0, #0
		float max_acceleration = fmax(
 8004618:	1c18      	adds	r0, r3, #0
 800461a:	f7fe fec3 	bl	80033a4 <__aeabi_f2d>
 800461e:	0004      	movs	r4, r0
 8004620:	000d      	movs	r5, r1
				round_and_limit_float(get_max_negative_acceleration()));
 8004622:	f000 ffc1 	bl	80055a8 <get_max_negative_acceleration>
 8004626:	1c03      	adds	r3, r0, #0
 8004628:	1c18      	adds	r0, r3, #0
 800462a:	f000 ffdb 	bl	80055e4 <round_and_limit_float>
 800462e:	1c03      	adds	r3, r0, #0
		float max_acceleration = fmax(
 8004630:	1c18      	adds	r0, r3, #0
 8004632:	f7fe feb7 	bl	80033a4 <__aeabi_f2d>
 8004636:	0002      	movs	r2, r0
 8004638:	000b      	movs	r3, r1
 800463a:	0020      	movs	r0, r4
 800463c:	0029      	movs	r1, r5
 800463e:	f00d f9be 	bl	80119be <fmax>
 8004642:	0002      	movs	r2, r0
 8004644:	000b      	movs	r3, r1
 8004646:	0010      	movs	r0, r2
 8004648:	0019      	movs	r1, r3
 800464a:	f7fe fef3 	bl	8003434 <__aeabi_d2f>
 800464e:	1c03      	adds	r3, r0, #0
 8004650:	61bb      	str	r3, [r7, #24]

		if(period_expired) {
 8004652:	4b34      	ldr	r3, [pc, #208]	@ (8004724 <StartTaskAccelerometer+0x1d4>)
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d044      	beq.n	80046e4 <StartTaskAccelerometer+0x194>
			debug("\r\nTaskAccelerometer: Timer done. current maximum = %f maximum_in_period = %f current max_acceleration = %f max_acceleration_in_period = %f \r\n",
 800465a:	69f8      	ldr	r0, [r7, #28]
 800465c:	f7fe fea2 	bl	80033a4 <__aeabi_f2d>
 8004660:	60b8      	str	r0, [r7, #8]
 8004662:	60f9      	str	r1, [r7, #12]
 8004664:	4b30      	ldr	r3, [pc, #192]	@ (8004728 <StartTaskAccelerometer+0x1d8>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	1c18      	adds	r0, r3, #0
 800466a:	f7fe fe9b 	bl	80033a4 <__aeabi_f2d>
 800466e:	0004      	movs	r4, r0
 8004670:	000d      	movs	r5, r1
 8004672:	69b8      	ldr	r0, [r7, #24]
 8004674:	f7fe fe96 	bl	80033a4 <__aeabi_f2d>
 8004678:	6038      	str	r0, [r7, #0]
 800467a:	6079      	str	r1, [r7, #4]
 800467c:	4b2b      	ldr	r3, [pc, #172]	@ (800472c <StartTaskAccelerometer+0x1dc>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	1c18      	adds	r0, r3, #0
 8004682:	f7fe fe8f 	bl	80033a4 <__aeabi_f2d>
 8004686:	0002      	movs	r2, r0
 8004688:	000b      	movs	r3, r1
 800468a:	4929      	ldr	r1, [pc, #164]	@ (8004730 <StartTaskAccelerometer+0x1e0>)
 800468c:	9204      	str	r2, [sp, #16]
 800468e:	9305      	str	r3, [sp, #20]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	9202      	str	r2, [sp, #8]
 8004696:	9303      	str	r3, [sp, #12]
 8004698:	9400      	str	r4, [sp, #0]
 800469a:	9501      	str	r5, [sp, #4]
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	0008      	movs	r0, r1
 80046a2:	f001 f82b 	bl	80056fc <debug>
					maximum, maximum_move_in_period,
					max_acceleration, max_acceleration_in_period);
			period_expired = false;
 80046a6:	4b1f      	ldr	r3, [pc, #124]	@ (8004724 <StartTaskAccelerometer+0x1d4>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	701a      	strb	r2, [r3, #0]
			maximum_move_in_period = 0;
 80046ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004728 <StartTaskAccelerometer+0x1d8>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
			max_acceleration_in_period = 0;
 80046b2:	4b1e      	ldr	r3, [pc, #120]	@ (800472c <StartTaskAccelerometer+0x1dc>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]
			debug("\r\nTaskAccelerometer: Timer resetted. maximum_in_period = %f max_acceleration_in_period = %f \r\n", maximum_move_in_period, max_acceleration_in_period);
 80046b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004728 <StartTaskAccelerometer+0x1d8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	1c18      	adds	r0, r3, #0
 80046be:	f7fe fe71 	bl	80033a4 <__aeabi_f2d>
 80046c2:	0004      	movs	r4, r0
 80046c4:	000d      	movs	r5, r1
 80046c6:	4b19      	ldr	r3, [pc, #100]	@ (800472c <StartTaskAccelerometer+0x1dc>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	1c18      	adds	r0, r3, #0
 80046cc:	f7fe fe6a 	bl	80033a4 <__aeabi_f2d>
 80046d0:	0002      	movs	r2, r0
 80046d2:	000b      	movs	r3, r1
 80046d4:	4917      	ldr	r1, [pc, #92]	@ (8004734 <StartTaskAccelerometer+0x1e4>)
 80046d6:	9200      	str	r2, [sp, #0]
 80046d8:	9301      	str	r3, [sp, #4]
 80046da:	0022      	movs	r2, r4
 80046dc:	002b      	movs	r3, r5
 80046de:	0008      	movs	r0, r1
 80046e0:	f001 f80c 	bl	80056fc <debug>
		}

		if(maximum > maximum_move_in_period) maximum_move_in_period = maximum;
 80046e4:	4b10      	ldr	r3, [pc, #64]	@ (8004728 <StartTaskAccelerometer+0x1d8>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	1c19      	adds	r1, r3, #0
 80046ea:	69f8      	ldr	r0, [r7, #28]
 80046ec:	f7fb ff02 	bl	80004f4 <__aeabi_fcmpgt>
 80046f0:	1e03      	subs	r3, r0, #0
 80046f2:	d002      	beq.n	80046fa <StartTaskAccelerometer+0x1aa>
 80046f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004728 <StartTaskAccelerometer+0x1d8>)
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	601a      	str	r2, [r3, #0]
		if(max_acceleration > max_acceleration_in_period) max_acceleration_in_period = max_acceleration;
 80046fa:	4b0c      	ldr	r3, [pc, #48]	@ (800472c <StartTaskAccelerometer+0x1dc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	1c19      	adds	r1, r3, #0
 8004700:	69b8      	ldr	r0, [r7, #24]
 8004702:	f7fb fef7 	bl	80004f4 <__aeabi_fcmpgt>
 8004706:	1e03      	subs	r3, r0, #0
 8004708:	d002      	beq.n	8004710 <StartTaskAccelerometer+0x1c0>
 800470a:	4b08      	ldr	r3, [pc, #32]	@ (800472c <StartTaskAccelerometer+0x1dc>)
 800470c:	69ba      	ldr	r2, [r7, #24]
 800470e:	601a      	str	r2, [r3, #0]
	while (1) {
 8004710:	e73a      	b.n	8004588 <StartTaskAccelerometer+0x38>
 8004712:	46c0      	nop			@ (mov r8, r8)
 8004714:	20000064 	.word	0x20000064
 8004718:	50000400 	.word	0x50000400
 800471c:	20000008 	.word	0x20000008
 8004720:	08016b18 	.word	0x08016b18
 8004724:	200003aa 	.word	0x200003aa
 8004728:	200003ac 	.word	0x200003ac
 800472c:	200003b0 	.word	0x200003b0
 8004730:	08016b44 	.word	0x08016b44
 8004734:	08016bd4 	.word	0x08016bd4

08004738 <StartSensorsPolling>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorsPolling */
void StartSensorsPolling(void *argument)
{
 8004738:	b5b0      	push	{r4, r5, r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af02      	add	r7, sp, #8
 800473e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorsPolling */
 /* Infinite loop */

	//vTaskDelay(200);
	taskENTER_CRITICAL();
 8004740:	f00c feae 	bl	80114a0 <vPortEnterCritical>
	if(!hdc1080_init(SENSORS_I2C, HDC_config.temperature_resolution, HDC_config.humidity_resolution)) {
 8004744:	4b49      	ldr	r3, [pc, #292]	@ (800486c <StartSensorsPolling+0x134>)
 8004746:	6818      	ldr	r0, [r3, #0]
 8004748:	4b49      	ldr	r3, [pc, #292]	@ (8004870 <StartSensorsPolling+0x138>)
 800474a:	7819      	ldrb	r1, [r3, #0]
 800474c:	4b48      	ldr	r3, [pc, #288]	@ (8004870 <StartSensorsPolling+0x138>)
 800474e:	785b      	ldrb	r3, [r3, #1]
 8004750:	001a      	movs	r2, r3
 8004752:	f001 fa79 	bl	8005c48 <hdc1080_init>
 8004756:	0003      	movs	r3, r0
 8004758:	001a      	movs	r2, r3
 800475a:	2301      	movs	r3, #1
 800475c:	4053      	eors	r3, r2
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d005      	beq.n	8004770 <StartSensorsPolling+0x38>
		debug("HDC1080 DOESN'T WORK OR DOESN'T SOLDERED");
 8004764:	4b43      	ldr	r3, [pc, #268]	@ (8004874 <StartSensorsPolling+0x13c>)
 8004766:	0018      	movs	r0, r3
 8004768:	f000 ffc8 	bl	80056fc <debug>
		HardFault_Handler();
 800476c:	f002 fbdc 	bl	8006f28 <HardFault_Handler>
	}

	if(!lps22hb_init(SENSORS_I2C)) {
 8004770:	4b3e      	ldr	r3, [pc, #248]	@ (800486c <StartSensorsPolling+0x134>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	0018      	movs	r0, r3
 8004776:	f001 fea7 	bl	80064c8 <lps22hb_init>
 800477a:	0003      	movs	r3, r0
 800477c:	001a      	movs	r2, r3
 800477e:	2301      	movs	r3, #1
 8004780:	4053      	eors	r3, r2
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	d005      	beq.n	8004794 <StartSensorsPolling+0x5c>
		debug("LPS22HB DOESN'T WORK OR DOESN'T SOLDERED");
 8004788:	4b3b      	ldr	r3, [pc, #236]	@ (8004878 <StartSensorsPolling+0x140>)
 800478a:	0018      	movs	r0, r3
 800478c:	f000 ffb6 	bl	80056fc <debug>
		HardFault_Handler();
 8004790:	f002 fbca 	bl	8006f28 <HardFault_Handler>
	}
	taskEXIT_CRITICAL();
 8004794:	f00c fe96 	bl	80114c4 <vPortExitCritical>
			osDelay(200);
 8004798:	20c8      	movs	r0, #200	@ 0xc8
 800479a:	f00a fce4 	bl	800f166 <osDelay>

	for (;;) {

		uint8_t status = lps22hb_get_status(&config);
 800479e:	250f      	movs	r5, #15
 80047a0:	197c      	adds	r4, r7, r5
 80047a2:	4b36      	ldr	r3, [pc, #216]	@ (800487c <StartSensorsPolling+0x144>)
 80047a4:	0018      	movs	r0, r3
 80047a6:	f001 feff 	bl	80065a8 <lps22hb_get_status>
 80047aa:	0003      	movs	r3, r0
 80047ac:	7023      	strb	r3, [r4, #0]
		lps22hb_check_pressure_overrun(status);
 80047ae:	002c      	movs	r4, r5
 80047b0:	193b      	adds	r3, r7, r4
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	0018      	movs	r0, r3
 80047b6:	f001 ff09 	bl	80065cc <lps22hb_check_pressure_overrun>
		lps22hb_check_temperature_overrun(status);
 80047ba:	193b      	adds	r3, r7, r4
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	0018      	movs	r0, r3
 80047c0:	f001 ff28 	bl	8006614 <lps22hb_check_temperature_overrun>

		if (lps22hb_check_pressure_data_available(status) && lps22hb_check_temperature_data_available(status))
 80047c4:	193b      	adds	r3, r7, r4
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	0018      	movs	r0, r3
 80047ca:	f001 ff47 	bl	800665c <lps22hb_check_pressure_data_available>
 80047ce:	1e03      	subs	r3, r0, #0
 80047d0:	d048      	beq.n	8004864 <StartSensorsPolling+0x12c>
 80047d2:	193b      	adds	r3, r7, r4
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	0018      	movs	r0, r3
 80047d8:	f001 ff51 	bl	800667e <lps22hb_check_temperature_data_available>
 80047dc:	1e03      	subs	r3, r0, #0
 80047de:	d041      	beq.n	8004864 <StartSensorsPolling+0x12c>
		{
			hdc1080_start_measurement(&HDC_config.last_temperature, &HDC_config.last_humidity);
 80047e0:	4a27      	ldr	r2, [pc, #156]	@ (8004880 <StartSensorsPolling+0x148>)
 80047e2:	4b28      	ldr	r3, [pc, #160]	@ (8004884 <StartSensorsPolling+0x14c>)
 80047e4:	0011      	movs	r1, r2
 80047e6:	0018      	movs	r0, r3
 80047e8:	f001 faa0 	bl	8005d2c <hdc1080_start_measurement>
						debug("HDC1080 TEMP: %f HDC1080 HUMIDITY: %f\n\r",
								HDC_config.last_temperature,
 80047ec:	4b20      	ldr	r3, [pc, #128]	@ (8004870 <StartSensorsPolling+0x138>)
 80047ee:	685b      	ldr	r3, [r3, #4]
						debug("HDC1080 TEMP: %f HDC1080 HUMIDITY: %f\n\r",
 80047f0:	1c18      	adds	r0, r3, #0
 80047f2:	f7fe fdd7 	bl	80033a4 <__aeabi_f2d>
 80047f6:	0004      	movs	r4, r0
 80047f8:	000d      	movs	r5, r1
								HDC_config.last_humidity);
 80047fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004870 <StartSensorsPolling+0x138>)
 80047fc:	689b      	ldr	r3, [r3, #8]
						debug("HDC1080 TEMP: %f HDC1080 HUMIDITY: %f\n\r",
 80047fe:	1c18      	adds	r0, r3, #0
 8004800:	f7fe fdd0 	bl	80033a4 <__aeabi_f2d>
 8004804:	0002      	movs	r2, r0
 8004806:	000b      	movs	r3, r1
 8004808:	491f      	ldr	r1, [pc, #124]	@ (8004888 <StartSensorsPolling+0x150>)
 800480a:	9200      	str	r2, [sp, #0]
 800480c:	9301      	str	r3, [sp, #4]
 800480e:	0022      	movs	r2, r4
 8004810:	002b      	movs	r3, r5
 8004812:	0008      	movs	r0, r1
 8004814:	f000 ff72 	bl	80056fc <debug>

						LPS_data.last_pressure = lps22hb_read_pressure();
 8004818:	f001 ff42 	bl	80066a0 <lps22hb_read_pressure>
 800481c:	1c02      	adds	r2, r0, #0
 800481e:	4b1b      	ldr	r3, [pc, #108]	@ (800488c <StartSensorsPolling+0x154>)
 8004820:	605a      	str	r2, [r3, #4]
						LPS_data.last_temperature = lps22hb_read_temperature();
 8004822:	f001 ffa5 	bl	8006770 <lps22hb_read_temperature>
 8004826:	1c02      	adds	r2, r0, #0
 8004828:	4b18      	ldr	r3, [pc, #96]	@ (800488c <StartSensorsPolling+0x154>)
 800482a:	601a      	str	r2, [r3, #0]
						debug("LPS22HB TEMP: %f LPS22HB PRESSURE: %f\n\r",
								LPS_data.last_temperature,
 800482c:	4b17      	ldr	r3, [pc, #92]	@ (800488c <StartSensorsPolling+0x154>)
 800482e:	681b      	ldr	r3, [r3, #0]
						debug("LPS22HB TEMP: %f LPS22HB PRESSURE: %f\n\r",
 8004830:	1c18      	adds	r0, r3, #0
 8004832:	f7fe fdb7 	bl	80033a4 <__aeabi_f2d>
 8004836:	0004      	movs	r4, r0
 8004838:	000d      	movs	r5, r1
								LPS_data.last_pressure);
 800483a:	4b14      	ldr	r3, [pc, #80]	@ (800488c <StartSensorsPolling+0x154>)
 800483c:	685b      	ldr	r3, [r3, #4]
						debug("LPS22HB TEMP: %f LPS22HB PRESSURE: %f\n\r",
 800483e:	1c18      	adds	r0, r3, #0
 8004840:	f7fe fdb0 	bl	80033a4 <__aeabi_f2d>
 8004844:	0002      	movs	r2, r0
 8004846:	000b      	movs	r3, r1
 8004848:	4911      	ldr	r1, [pc, #68]	@ (8004890 <StartSensorsPolling+0x158>)
 800484a:	9200      	str	r2, [sp, #0]
 800484c:	9301      	str	r3, [sp, #4]
 800484e:	0022      	movs	r2, r4
 8004850:	002b      	movs	r3, r5
 8004852:	0008      	movs	r0, r1
 8004854:	f000 ff52 	bl	80056fc <debug>
//			LPS_data.last_temperature = lps22hb_read_temperature();
//			debug("LPS22HB RAW TEMP: 0x%4x RAW PRESSURE: 0x%4x\r\n",
//					LPS_data.last_temperature,
//					LPS_data.last_pressure);

			vTaskDelay(1000);
 8004858:	23fa      	movs	r3, #250	@ 0xfa
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	0018      	movs	r0, r3
 800485e:	f00b fc1b 	bl	8010098 <vTaskDelay>
 8004862:	e002      	b.n	800486a <StartSensorsPolling+0x132>
//														HAL_UART_Transmit (&huart3, last_temperatureLps_prin, len4, 100);


		}
		else {
			vTaskDelay(10);
 8004864:	200a      	movs	r0, #10
 8004866:	f00b fc17 	bl	8010098 <vTaskDelay>
	for (;;) {
 800486a:	e798      	b.n	800479e <StartSensorsPolling+0x66>
 800486c:	20000060 	.word	0x20000060
 8004870:	2000038c 	.word	0x2000038c
 8004874:	08016c34 	.word	0x08016c34
 8004878:	08016c60 	.word	0x08016c60
 800487c:	20000008 	.word	0x20000008
 8004880:	20000394 	.word	0x20000394
 8004884:	20000390 	.word	0x20000390
 8004888:	08016c8c 	.word	0x08016c8c
 800488c:	20000384 	.word	0x20000384
 8004890:	08016cb4 	.word	0x08016cb4

08004894 <StartADS1232Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADS1232Task */
void StartADS1232Task(void *argument)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADS1232Task */
  /* Infinite loop */

	HAL_TIM_Base_Start_IT(&htim2);
 800489c:	4b07      	ldr	r3, [pc, #28]	@ (80048bc <StartADS1232Task+0x28>)
 800489e:	0018      	movs	r0, r3
 80048a0:	f007 fa0c 	bl	800bcbc <HAL_TIM_Base_Start_IT>
	Start_read(&htim2, TIM2);
 80048a4:	2380      	movs	r3, #128	@ 0x80
 80048a6:	05da      	lsls	r2, r3, #23
 80048a8:	4b04      	ldr	r3, [pc, #16]	@ (80048bc <StartADS1232Task+0x28>)
 80048aa:	0011      	movs	r1, r2
 80048ac:	0018      	movs	r0, r3
 80048ae:	f7fe ff4b 	bl	8003748 <Start_read>

  for(;;)
  {
	 // Start_read(&htim2, TIM2);
	      vTaskDelay(100);
 80048b2:	2064      	movs	r0, #100	@ 0x64
 80048b4:	f00b fbf0 	bl	8010098 <vTaskDelay>
 80048b8:	e7fb      	b.n	80048b2 <StartADS1232Task+0x1e>
 80048ba:	46c0      	nop			@ (mov r8, r8)
 80048bc:	20002698 	.word	0x20002698

080048c0 <maximumsPeriodTimer_callback>:
  /* USER CODE END StartADS1232Task */
}

/* maximumsPeriodTimer_callback function */
void maximumsPeriodTimer_callback(void *argument)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN maximumsPeriodTimer_callback */
	debug("\r\n===Timer 10 minutes: reloaded===\r\n");
 80048c8:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <maximumsPeriodTimer_callback+0x20>)
 80048ca:	0018      	movs	r0, r3
 80048cc:	f000 ff16 	bl	80056fc <debug>
	period_expired = true;
 80048d0:	4b04      	ldr	r3, [pc, #16]	@ (80048e4 <maximumsPeriodTimer_callback+0x24>)
 80048d2:	2201      	movs	r2, #1
 80048d4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END maximumsPeriodTimer_callback */
}
 80048d6:	46c0      	nop			@ (mov r8, r8)
 80048d8:	46bd      	mov	sp, r7
 80048da:	b002      	add	sp, #8
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	08016cdc 	.word	0x08016cdc
 80048e4:	200003aa 	.word	0x200003aa

080048e8 <HAL_UART_RxCpltCallback>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {	//Callback-   
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
//		extended_debug("New state = %d\r\n", terminal_parser_state);
//		HAL_UART_Receive_IT(terminal_uart, RX_command_buff, 1);
//		extended_debug("Receive from handler\r\n");
//	}
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 80048f0:	2300      	movs	r3, #0
 80048f2:	60fb      	str	r3, [r7, #12]

	if(huart == &huart2) {
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	4b7b      	ldr	r3, [pc, #492]	@ (8004ae4 <HAL_UART_RxCpltCallback+0x1fc>)
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d000      	beq.n	80048fe <HAL_UART_RxCpltCallback+0x16>
 80048fc:	e0ed      	b.n	8004ada <HAL_UART_RxCpltCallback+0x1f2>
			//extended_debug("Current state = %d, receive <%c>\r\n", terminal_parser_state, received_command[terminal_parser_state]);

			if ((RX_command_buff[0] == 'S'||RX_command_buff[0] == 'M'||RX_command_buff[0] == 'I'||RX_command_buff[0] == 'A')&&RX_command_count==0) {
 80048fe:	4b7a      	ldr	r3, [pc, #488]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	2b53      	cmp	r3, #83	@ 0x53
 8004904:	d00b      	beq.n	800491e <HAL_UART_RxCpltCallback+0x36>
 8004906:	4b78      	ldr	r3, [pc, #480]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2b4d      	cmp	r3, #77	@ 0x4d
 800490c:	d007      	beq.n	800491e <HAL_UART_RxCpltCallback+0x36>
 800490e:	4b76      	ldr	r3, [pc, #472]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	2b49      	cmp	r3, #73	@ 0x49
 8004914:	d003      	beq.n	800491e <HAL_UART_RxCpltCallback+0x36>
 8004916:	4b74      	ldr	r3, [pc, #464]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	2b41      	cmp	r3, #65	@ 0x41
 800491c:	d10f      	bne.n	800493e <HAL_UART_RxCpltCallback+0x56>
 800491e:	4b73      	ldr	r3, [pc, #460]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <HAL_UART_RxCpltCallback+0x56>
				received_command[RX_command_count]=RX_command_buff[0];
 8004926:	4b71      	ldr	r3, [pc, #452]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a6f      	ldr	r2, [pc, #444]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 800492c:	7811      	ldrb	r1, [r2, #0]
 800492e:	4a70      	ldr	r2, [pc, #448]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004930:	54d1      	strb	r1, [r2, r3]
				RX_command_count=RX_command_count+1;
 8004932:	4b6e      	ldr	r3, [pc, #440]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	4b6c      	ldr	r3, [pc, #432]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	e0ba      	b.n	8004ab4 <HAL_UART_RxCpltCallback+0x1cc>
			}
			else if (RX_command_buff[0]!= ';'&&RX_command_count!=0&&RX_command_count<=17) {
 800493e:	4b6a      	ldr	r3, [pc, #424]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	2b3b      	cmp	r3, #59	@ 0x3b
 8004944:	d013      	beq.n	800496e <HAL_UART_RxCpltCallback+0x86>
 8004946:	4b69      	ldr	r3, [pc, #420]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00f      	beq.n	800496e <HAL_UART_RxCpltCallback+0x86>
 800494e:	4b67      	ldr	r3, [pc, #412]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b11      	cmp	r3, #17
 8004954:	dc0b      	bgt.n	800496e <HAL_UART_RxCpltCallback+0x86>
				received_command[RX_command_count]=RX_command_buff[0];
 8004956:	4b65      	ldr	r3, [pc, #404]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a63      	ldr	r2, [pc, #396]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 800495c:	7811      	ldrb	r1, [r2, #0]
 800495e:	4a64      	ldr	r2, [pc, #400]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004960:	54d1      	strb	r1, [r2, r3]
				RX_command_count=RX_command_count+1;
 8004962:	4b62      	ldr	r3, [pc, #392]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	1c5a      	adds	r2, r3, #1
 8004968:	4b60      	ldr	r3, [pc, #384]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	e0a2      	b.n	8004ab4 <HAL_UART_RxCpltCallback+0x1cc>
			}
			else if (RX_command_buff[0]== ';'&&RX_command_count!=0) {
 800496e:	4b5e      	ldr	r3, [pc, #376]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b3b      	cmp	r3, #59	@ 0x3b
 8004974:	d000      	beq.n	8004978 <HAL_UART_RxCpltCallback+0x90>
 8004976:	e09d      	b.n	8004ab4 <HAL_UART_RxCpltCallback+0x1cc>
 8004978:	4b5c      	ldr	r3, [pc, #368]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d100      	bne.n	8004982 <HAL_UART_RxCpltCallback+0x9a>
 8004980:	e098      	b.n	8004ab4 <HAL_UART_RxCpltCallback+0x1cc>
				received_command[RX_command_count]=RX_command_buff[0];
 8004982:	4b5a      	ldr	r3, [pc, #360]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a58      	ldr	r2, [pc, #352]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004988:	7811      	ldrb	r1, [r2, #0]
 800498a:	4a59      	ldr	r2, [pc, #356]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 800498c:	54d1      	strb	r1, [r2, r3]
				RX_command_count=0;
 800498e:	4b57      	ldr	r3, [pc, #348]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004990:	2200      	movs	r2, #0
 8004992:	601a      	str	r2, [r3, #0]



				if (received_command[0]=='S'){
 8004994:	4b56      	ldr	r3, [pc, #344]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b53      	cmp	r3, #83	@ 0x53
 800499a:	d12a      	bne.n	80049f2 <HAL_UART_RxCpltCallback+0x10a>

					if (received_command[1]=='4'&&received_command[2]==platform_number.number_ch){
 800499c:	4b54      	ldr	r3, [pc, #336]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 800499e:	785b      	ldrb	r3, [r3, #1]
 80049a0:	2b34      	cmp	r3, #52	@ 0x34
 80049a2:	d109      	bne.n	80049b8 <HAL_UART_RxCpltCallback+0xd0>
 80049a4:	4b52      	ldr	r3, [pc, #328]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 80049a6:	789a      	ldrb	r2, [r3, #2]
 80049a8:	4b52      	ldr	r3, [pc, #328]	@ (8004af4 <HAL_UART_RxCpltCallback+0x20c>)
 80049aa:	785b      	ldrb	r3, [r3, #1]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d103      	bne.n	80049b8 <HAL_UART_RxCpltCallback+0xd0>

						terminal_parser_state = PARSER_S4x;
 80049b0:	4b51      	ldr	r3, [pc, #324]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	701a      	strb	r2, [r3, #0]
 80049b6:	e06f      	b.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>

					}
					else if (received_command[1]==sensor_inf.platform_adr[0]&& (received_command[2]==(sensor_inf.platform_adr[1]))){
 80049b8:	4b4d      	ldr	r3, [pc, #308]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 80049ba:	785a      	ldrb	r2, [r3, #1]
 80049bc:	4b4f      	ldr	r3, [pc, #316]	@ (8004afc <HAL_UART_RxCpltCallback+0x214>)
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d109      	bne.n	80049d8 <HAL_UART_RxCpltCallback+0xf0>
 80049c4:	4b4a      	ldr	r3, [pc, #296]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 80049c6:	789a      	ldrb	r2, [r3, #2]
 80049c8:	4b4c      	ldr	r3, [pc, #304]	@ (8004afc <HAL_UART_RxCpltCallback+0x214>)
 80049ca:	785b      	ldrb	r3, [r3, #1]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d103      	bne.n	80049d8 <HAL_UART_RxCpltCallback+0xf0>

						terminal_parser_state = PARSER_Sxx;
 80049d0:	4b49      	ldr	r3, [pc, #292]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 80049d2:	2201      	movs	r2, #1
 80049d4:	701a      	strb	r2, [r3, #0]
 80049d6:	e05f      	b.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
					}
					else if (received_command[1]=='9'&&received_command[2]=='8'){
 80049d8:	4b45      	ldr	r3, [pc, #276]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 80049da:	785b      	ldrb	r3, [r3, #1]
 80049dc:	2b39      	cmp	r3, #57	@ 0x39
 80049de:	d000      	beq.n	80049e2 <HAL_UART_RxCpltCallback+0xfa>
 80049e0:	e05a      	b.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
 80049e2:	4b43      	ldr	r3, [pc, #268]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 80049e4:	789b      	ldrb	r3, [r3, #2]
 80049e6:	2b38      	cmp	r3, #56	@ 0x38
 80049e8:	d156      	bne.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>

						terminal_parser_state = PARSER_S98; //(  )
 80049ea:	4b43      	ldr	r3, [pc, #268]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 80049ec:	2202      	movs	r2, #2
 80049ee:	701a      	strb	r2, [r3, #0]
 80049f0:	e052      	b.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
					}
				}
				else if (received_command[0]=='M'&&received_command[1]=='S'&&received_command[2]=='V'&&received_command[3]=='?'&&received_command[4]=='0') {
 80049f2:	4b3f      	ldr	r3, [pc, #252]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	2b4d      	cmp	r3, #77	@ 0x4d
 80049f8:	d113      	bne.n	8004a22 <HAL_UART_RxCpltCallback+0x13a>
 80049fa:	4b3d      	ldr	r3, [pc, #244]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 80049fc:	785b      	ldrb	r3, [r3, #1]
 80049fe:	2b53      	cmp	r3, #83	@ 0x53
 8004a00:	d10f      	bne.n	8004a22 <HAL_UART_RxCpltCallback+0x13a>
 8004a02:	4b3b      	ldr	r3, [pc, #236]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a04:	789b      	ldrb	r3, [r3, #2]
 8004a06:	2b56      	cmp	r3, #86	@ 0x56
 8004a08:	d10b      	bne.n	8004a22 <HAL_UART_RxCpltCallback+0x13a>
 8004a0a:	4b39      	ldr	r3, [pc, #228]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a0c:	78db      	ldrb	r3, [r3, #3]
 8004a0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004a10:	d107      	bne.n	8004a22 <HAL_UART_RxCpltCallback+0x13a>
 8004a12:	4b37      	ldr	r3, [pc, #220]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a14:	791b      	ldrb	r3, [r3, #4]
 8004a16:	2b30      	cmp	r3, #48	@ 0x30
 8004a18:	d103      	bne.n	8004a22 <HAL_UART_RxCpltCallback+0x13a>

					terminal_parser_state = PARSER_MSV70;
 8004a1a:	4b37      	ldr	r3, [pc, #220]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 8004a1c:	2203      	movs	r2, #3
 8004a1e:	701a      	strb	r2, [r3, #0]
 8004a20:	e03a      	b.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
				}
				else if (received_command[0]=='I'&&received_command[1]=='D'&&received_command[2]=='N'&&received_command[3]=='?') {
 8004a22:	4b33      	ldr	r3, [pc, #204]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	2b49      	cmp	r3, #73	@ 0x49
 8004a28:	d10f      	bne.n	8004a4a <HAL_UART_RxCpltCallback+0x162>
 8004a2a:	4b31      	ldr	r3, [pc, #196]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a2c:	785b      	ldrb	r3, [r3, #1]
 8004a2e:	2b44      	cmp	r3, #68	@ 0x44
 8004a30:	d10b      	bne.n	8004a4a <HAL_UART_RxCpltCallback+0x162>
 8004a32:	4b2f      	ldr	r3, [pc, #188]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a34:	789b      	ldrb	r3, [r3, #2]
 8004a36:	2b4e      	cmp	r3, #78	@ 0x4e
 8004a38:	d107      	bne.n	8004a4a <HAL_UART_RxCpltCallback+0x162>
 8004a3a:	4b2d      	ldr	r3, [pc, #180]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a3c:	78db      	ldrb	r3, [r3, #3]
 8004a3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004a40:	d103      	bne.n	8004a4a <HAL_UART_RxCpltCallback+0x162>

					terminal_parser_state = PARSER_IDN7;
 8004a42:	4b2d      	ldr	r3, [pc, #180]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 8004a44:	2204      	movs	r2, #4
 8004a46:	701a      	strb	r2, [r3, #0]
 8004a48:	e026      	b.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
				}
				else if (received_command[0]=='A'&&received_command[1]=='D'&&received_command[2]=='R'&&received_command[3]=='?') {
 8004a4a:	4b29      	ldr	r3, [pc, #164]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	2b41      	cmp	r3, #65	@ 0x41
 8004a50:	d10f      	bne.n	8004a72 <HAL_UART_RxCpltCallback+0x18a>
 8004a52:	4b27      	ldr	r3, [pc, #156]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a54:	785b      	ldrb	r3, [r3, #1]
 8004a56:	2b44      	cmp	r3, #68	@ 0x44
 8004a58:	d10b      	bne.n	8004a72 <HAL_UART_RxCpltCallback+0x18a>
 8004a5a:	4b25      	ldr	r3, [pc, #148]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a5c:	789b      	ldrb	r3, [r3, #2]
 8004a5e:	2b52      	cmp	r3, #82	@ 0x52
 8004a60:	d107      	bne.n	8004a72 <HAL_UART_RxCpltCallback+0x18a>
 8004a62:	4b23      	ldr	r3, [pc, #140]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a64:	78db      	ldrb	r3, [r3, #3]
 8004a66:	2b3f      	cmp	r3, #63	@ 0x3f
 8004a68:	d103      	bne.n	8004a72 <HAL_UART_RxCpltCallback+0x18a>

					terminal_parser_state = PARSER_ADR7;
 8004a6a:	4b23      	ldr	r3, [pc, #140]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 8004a6c:	2205      	movs	r2, #5
 8004a6e:	701a      	strb	r2, [r3, #0]
 8004a70:	e012      	b.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
				}
				else if (received_command[0]=='A'&&received_command[1]=='D'&&received_command[2]=='R'&&received_command[3]!='?') {
 8004a72:	4b1f      	ldr	r3, [pc, #124]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	2b41      	cmp	r3, #65	@ 0x41
 8004a78:	d10e      	bne.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
 8004a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a7c:	785b      	ldrb	r3, [r3, #1]
 8004a7e:	2b44      	cmp	r3, #68	@ 0x44
 8004a80:	d10a      	bne.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
 8004a82:	4b1b      	ldr	r3, [pc, #108]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a84:	789b      	ldrb	r3, [r3, #2]
 8004a86:	2b52      	cmp	r3, #82	@ 0x52
 8004a88:	d106      	bne.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>
 8004a8a:	4b19      	ldr	r3, [pc, #100]	@ (8004af0 <HAL_UART_RxCpltCallback+0x208>)
 8004a8c:	78db      	ldrb	r3, [r3, #3]
 8004a8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004a90:	d002      	beq.n	8004a98 <HAL_UART_RxCpltCallback+0x1b0>

					terminal_parser_state = PARSER_ADRNUM;
 8004a92:	4b19      	ldr	r3, [pc, #100]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 8004a94:	2206      	movs	r2, #6
 8004a96:	701a      	strb	r2, [r3, #0]
					}
				RX_command_count = 0;
 8004a98:	4b14      	ldr	r3, [pc, #80]	@ (8004aec <HAL_UART_RxCpltCallback+0x204>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	601a      	str	r2, [r3, #0]
				RX_command_buff[0] = 0;
 8004a9e:	4b12      	ldr	r3, [pc, #72]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	701a      	strb	r2, [r3, #0]
				vTaskNotifyGiveFromISR( rxCommandsTaskHandle, &xHigherPriorityTaskWoken );
 8004aa4:	4b16      	ldr	r3, [pc, #88]	@ (8004b00 <HAL_UART_RxCpltCallback+0x218>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	220c      	movs	r2, #12
 8004aaa:	18ba      	adds	r2, r7, r2
 8004aac:	0011      	movs	r1, r2
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f00b ffcc 	bl	8010a4c <vTaskNotifyGiveFromISR>
			}
		extended_debug("New state = %d\r\n", terminal_parser_state);
 8004ab4:	4b10      	ldr	r3, [pc, #64]	@ (8004af8 <HAL_UART_RxCpltCallback+0x210>)
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	001a      	movs	r2, r3
 8004aba:	4b12      	ldr	r3, [pc, #72]	@ (8004b04 <HAL_UART_RxCpltCallback+0x21c>)
 8004abc:	0011      	movs	r1, r2
 8004abe:	0018      	movs	r0, r3
 8004ac0:	f000 fe90 	bl	80057e4 <extended_debug>
		HAL_UART_Receive_IT(terminal_uart, RX_command_buff, 1);
 8004ac4:	4b10      	ldr	r3, [pc, #64]	@ (8004b08 <HAL_UART_RxCpltCallback+0x220>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4907      	ldr	r1, [pc, #28]	@ (8004ae8 <HAL_UART_RxCpltCallback+0x200>)
 8004aca:	2201      	movs	r2, #1
 8004acc:	0018      	movs	r0, r3
 8004ace:	f007 fea1 	bl	800c814 <HAL_UART_Receive_IT>
		extended_debug("Receive from handler\r\n");
 8004ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8004b0c <HAL_UART_RxCpltCallback+0x224>)
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f000 fe85 	bl	80057e4 <extended_debug>
		}



}
 8004ada:	46c0      	nop			@ (mov r8, r8)
 8004adc:	46bd      	mov	sp, r7
 8004ade:	b004      	add	sp, #16
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	46c0      	nop			@ (mov r8, r8)
 8004ae4:	20002778 	.word	0x20002778
 8004ae8:	20000374 	.word	0x20000374
 8004aec:	20000378 	.word	0x20000378
 8004af0:	20000354 	.word	0x20000354
 8004af4:	2000004c 	.word	0x2000004c
 8004af8:	20000004 	.word	0x20000004
 8004afc:	20000398 	.word	0x20000398
 8004b00:	200003b8 	.word	0x200003b8
 8004b04:	08016d04 	.word	0x08016d04
 8004b08:	20000070 	.word	0x20000070
 8004b0c:	08016d18 	.word	0x08016d18

08004b10 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {	//Callback-   
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
	if (huart == debug_uart) {
 8004b18:	4b05      	ldr	r3, [pc, #20]	@ (8004b30 <HAL_UART_TxCpltCallback+0x20>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d101      	bne.n	8004b26 <HAL_UART_TxCpltCallback+0x16>
		reset_debug_variables();
 8004b22:	f000 fd87 	bl	8005634 <reset_debug_variables>
	}
}
 8004b26:	46c0      	nop			@ (mov r8, r8)
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	b002      	add	sp, #8
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	46c0      	nop			@ (mov r8, r8)
 8004b30:	2000006c 	.word	0x2000006c

08004b34 <check_errors>:

void check_errors() {
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
	if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) == 0xBBBB){
 8004b38:	4b1f      	ldr	r3, [pc, #124]	@ (8004bb8 <check_errors+0x84>)
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f006 f92a 	bl	800ad96 <HAL_RTCEx_BKUPRead>
 8004b42:	0003      	movs	r3, r0
 8004b44:	4a1d      	ldr	r2, [pc, #116]	@ (8004bbc <check_errors+0x88>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d114      	bne.n	8004b74 <check_errors+0x40>
		HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, GPIO_PIN_SET);
 8004b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc0 <check_errors+0x8c>)
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	2104      	movs	r1, #4
 8004b50:	0018      	movs	r0, r3
 8004b52:	f003 fddc 	bl	800870e <HAL_GPIO_WritePin>
		HAL_PWR_EnableBkUpAccess();
 8004b56:	f005 f87b 	bl	8009c50 <HAL_PWR_EnableBkUpAccess>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x0000);
 8004b5a:	4b17      	ldr	r3, [pc, #92]	@ (8004bb8 <check_errors+0x84>)
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2100      	movs	r1, #0
 8004b60:	0018      	movs	r0, r3
 8004b62:	f006 f8fb 	bl	800ad5c <HAL_RTCEx_BKUPWrite>
		is_error = true;
 8004b66:	4b17      	ldr	r3, [pc, #92]	@ (8004bc4 <check_errors+0x90>)
 8004b68:	2201      	movs	r2, #1
 8004b6a:	701a      	strb	r2, [r3, #0]
		debug("==================== REBOOT REASON: HardFault ====================\r\n");
 8004b6c:	4b16      	ldr	r3, [pc, #88]	@ (8004bc8 <check_errors+0x94>)
 8004b6e:	0018      	movs	r0, r3
 8004b70:	f000 fdc4 	bl	80056fc <debug>
	}

	if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) == 0xAAAA){
 8004b74:	4b10      	ldr	r3, [pc, #64]	@ (8004bb8 <check_errors+0x84>)
 8004b76:	2100      	movs	r1, #0
 8004b78:	0018      	movs	r0, r3
 8004b7a:	f006 f90c 	bl	800ad96 <HAL_RTCEx_BKUPRead>
 8004b7e:	0003      	movs	r3, r0
 8004b80:	4a12      	ldr	r2, [pc, #72]	@ (8004bcc <check_errors+0x98>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d114      	bne.n	8004bb0 <check_errors+0x7c>
		HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, GPIO_PIN_SET);
 8004b86:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc0 <check_errors+0x8c>)
 8004b88:	2201      	movs	r2, #1
 8004b8a:	2104      	movs	r1, #4
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	f003 fdbe 	bl	800870e <HAL_GPIO_WritePin>
		HAL_PWR_EnableBkUpAccess();
 8004b92:	f005 f85d 	bl	8009c50 <HAL_PWR_EnableBkUpAccess>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x0000);
 8004b96:	4b08      	ldr	r3, [pc, #32]	@ (8004bb8 <check_errors+0x84>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f006 f8dd 	bl	800ad5c <HAL_RTCEx_BKUPWrite>
		is_error = true;
 8004ba2:	4b08      	ldr	r3, [pc, #32]	@ (8004bc4 <check_errors+0x90>)
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	701a      	strb	r2, [r3, #0]
		debug("==================== REBOOT REASON: ErrorHandler ====================\r\n");
 8004ba8:	4b09      	ldr	r3, [pc, #36]	@ (8004bd0 <check_errors+0x9c>)
 8004baa:	0018      	movs	r0, r3
 8004bac:	f000 fda6 	bl	80056fc <debug>
	}
}
 8004bb0:	46c0      	nop			@ (mov r8, r8)
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	20002508 	.word	0x20002508
 8004bbc:	0000bbbb 	.word	0x0000bbbb
 8004bc0:	50000c00 	.word	0x50000c00
 8004bc4:	200003a8 	.word	0x200003a8
 8004bc8:	08016d30 	.word	0x08016d30
 8004bcc:	0000aaaa 	.word	0x0000aaaa
 8004bd0:	08016d78 	.word	0x08016d78

08004bd4 <ADS_Callback>:
void ADS_Callback(uint32_t value){
 8004bd4:	b590      	push	{r4, r7, lr}
 8004bd6:	b091      	sub	sp, #68	@ 0x44
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]

	 ads_val = value;
 8004bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8004c0c <ADS_Callback+0x38>)
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	601a      	str	r2, [r3, #0]
		char ADS_val_prin[50]; //size of the number
		int len5 =  sprintf(ADS_val_prin, "ADS_VAL: %d\n\r", ads_val);
 8004be2:	4b0a      	ldr	r3, [pc, #40]	@ (8004c0c <ADS_Callback+0x38>)
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	490a      	ldr	r1, [pc, #40]	@ (8004c10 <ADS_Callback+0x3c>)
 8004be8:	2408      	movs	r4, #8
 8004bea:	193b      	adds	r3, r7, r4
 8004bec:	0018      	movs	r0, r3
 8004bee:	f00e f8a7 	bl	8012d40 <siprintf>
 8004bf2:	0003      	movs	r3, r0
 8004bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c

		HAL_UART_Transmit (&huart3, ADS_val_prin, len5, 100);
 8004bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bf8:	b29a      	uxth	r2, r3
 8004bfa:	1939      	adds	r1, r7, r4
 8004bfc:	4805      	ldr	r0, [pc, #20]	@ (8004c14 <ADS_Callback+0x40>)
 8004bfe:	2364      	movs	r3, #100	@ 0x64
 8004c00:	f007 fcbc 	bl	800c57c <HAL_UART_Transmit>

}
 8004c04:	46c0      	nop			@ (mov r8, r8)
 8004c06:	46bd      	mov	sp, r7
 8004c08:	b011      	add	sp, #68	@ 0x44
 8004c0a:	bd90      	pop	{r4, r7, pc}
 8004c0c:	2000036c 	.word	0x2000036c
 8004c10:	08016dc0 	.word	0x08016dc0
 8004c14:	2000280c 	.word	0x2000280c

08004c18 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	005b      	lsls	r3, r3, #1
 8004c24:	085b      	lsrs	r3, r3, #1
 8004c26:	1c18      	adds	r0, r3, #0
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	b002      	add	sp, #8
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <_ZSt4fmaxff>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  fmax(float __x, float __y)
  { return __builtin_fmaxf(__x, __y); }
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b082      	sub	sp, #8
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	6039      	str	r1, [r7, #0]
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	1c11      	adds	r1, r2, #0
 8004c3e:	1c18      	adds	r0, r3, #0
 8004c40:	f00c ff0e 	bl	8011a60 <fmaxf>
 8004c44:	1c03      	adds	r3, r0, #0
 8004c46:	1c18      	adds	r0, r3, #0
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	b002      	add	sp, #8
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <_ZSt4fminff>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  fmin(float __x, float __y)
  { return __builtin_fminf(__x, __y); }
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b082      	sub	sp, #8
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
 8004c56:	6039      	str	r1, [r7, #0]
 8004c58:	683a      	ldr	r2, [r7, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	1c11      	adds	r1, r2, #0
 8004c5e:	1c18      	adds	r0, r3, #0
 8004c60:	f00c ff14 	bl	8011a8c <fminf>
 8004c64:	1c03      	adds	r3, r0, #0
 8004c66:	1c18      	adds	r0, r3, #0
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	b002      	add	sp, #8
 8004c6c:	bd80      	pop	{r7, pc}
	...

08004c70 <_Z21get_acceleration_dataP11lis331dlh_t>:
//    
float incline_factor = 0;


//      
int32_t get_acceleration_data(lis331dlh_t * config) {
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]

	if(config->axis_select_x_z == AXIS_X) {
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	7d1b      	ldrb	r3, [r3, #20]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d102      	bne.n	8004c86 <_Z21get_acceleration_dataP11lis331dlh_t+0x16>
		return config->accelarations.x;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c84:	e00b      	b.n	8004c9e <_Z21get_acceleration_dataP11lis331dlh_t+0x2e>
	}

	if(config->axis_select_x_z == AXIS_Z) {
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	7d1b      	ldrb	r3, [r3, #20]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d102      	bne.n	8004c94 <_Z21get_acceleration_dataP11lis331dlh_t+0x24>
		return config->accelarations.z;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c92:	e004      	b.n	8004c9e <_Z21get_acceleration_dataP11lis331dlh_t+0x2e>
	}

	debug("ERROR: wrong axis selected!");
 8004c94:	4b04      	ldr	r3, [pc, #16]	@ (8004ca8 <_Z21get_acceleration_dataP11lis331dlh_t+0x38>)
 8004c96:	0018      	movs	r0, r3
 8004c98:	f000 fd30 	bl	80056fc <debug>
	return 0;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	0018      	movs	r0, r3
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	b002      	add	sp, #8
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	46c0      	nop			@ (mov r8, r8)
 8004ca8:	08016dd0 	.word	0x08016dd0

08004cac <find_degree>:


//       
void find_degree(lis331dlh_t * config) {
 8004cac:	b5b0      	push	{r4, r5, r7, lr}
 8004cae:	b08c      	sub	sp, #48	@ 0x30
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
	int32_t summ = 0;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float vector = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	62bb      	str	r3, [r7, #40]	@ 0x28
	int count = 50;
 8004cbc:	2332      	movs	r3, #50	@ 0x32
 8004cbe:	623b      	str	r3, [r7, #32]

	uint32_t timer = HAL_GetTick();
 8004cc0:	f002 fe8a 	bl	80079d8 <HAL_GetTick>
 8004cc4:	0003      	movs	r3, r0
 8004cc6:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < count;) {
 8004cc8:	2300      	movs	r3, #0
 8004cca:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ccc:	e04b      	b.n	8004d66 <find_degree+0xba>
		lis331dlh_read_status(config);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	f001 fb85 	bl	80063e0 <lis331dlh_read_status>
		if (is_measurement_ready(config)) {					//   
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f000 f919 	bl	8004f10 <is_measurement_ready>
 8004cde:	0003      	movs	r3, r0
 8004ce0:	1e5a      	subs	r2, r3, #1
 8004ce2:	4193      	sbcs	r3, r2
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d02d      	beq.n	8004d46 <find_degree+0x9a>
			lis331dlh_update_accelaration(config);			//  
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	0018      	movs	r0, r3
 8004cee:	f001 fafb 	bl	80062e8 <lis331dlh_update_accelaration>
			summ += get_acceleration_data(config);			//     
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	0018      	movs	r0, r3
 8004cf6:	f7ff ffbb 	bl	8004c70 <_Z21get_acceleration_dataP11lis331dlh_t>
 8004cfa:	0002      	movs	r2, r0
 8004cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cfe:	189b      	adds	r3, r3, r2
 8004d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
			vector += sqrtf(config->accelarations.x * config->accelarations.x
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0a:	435a      	muls	r2, r3
						+ config->accelarations.y * config->accelarations.y
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d14:	434b      	muls	r3, r1
 8004d16:	18d2      	adds	r2, r2, r3
						+ config->accelarations.z * config->accelarations.z);	//   
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d20:	434b      	muls	r3, r1
 8004d22:	18d3      	adds	r3, r2, r3
			vector += sqrtf(config->accelarations.x * config->accelarations.x
 8004d24:	0018      	movs	r0, r3
 8004d26:	f7fc fbf3 	bl	8001510 <__aeabi_i2f>
 8004d2a:	1c03      	adds	r3, r0, #0
 8004d2c:	1c18      	adds	r0, r3, #0
 8004d2e:	f00c fe27 	bl	8011980 <sqrtf>
 8004d32:	1c03      	adds	r3, r0, #0
 8004d34:	1c19      	adds	r1, r3, #0
 8004d36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d38:	f7fb fd62 	bl	8000800 <__aeabi_fadd>
 8004d3c:	1c03      	adds	r3, r0, #0
 8004d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
			++i;
 8004d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d42:	3301      	adds	r3, #1
 8004d44:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		uint32_t time_passed = HAL_GetTick() - timer;
 8004d46:	f002 fe47 	bl	80079d8 <HAL_GetTick>
 8004d4a:	0002      	movs	r2, r0
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	60bb      	str	r3, [r7, #8]
		if (time_passed > 1000) {
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	23fa      	movs	r3, #250	@ 0xfa
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d904      	bls.n	8004d66 <find_degree+0xba>
			debug("LIS331 timeout error");
 8004d5c:	4b53      	ldr	r3, [pc, #332]	@ (8004eac <find_degree+0x200>)
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f000 fccc 	bl	80056fc <debug>
			return;
 8004d64:	e09e      	b.n	8004ea4 <find_degree+0x1f8>
	for (int i = 0; i < count;) {
 8004d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d68:	6a3b      	ldr	r3, [r7, #32]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	dbaf      	blt.n	8004cce <find_degree+0x22>
		}  // ,    
	}

	float sinus = fabs(summ) / vector;
 8004d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d70:	0018      	movs	r0, r3
 8004d72:	f000 fc4b 	bl	800560c <_ZSt4fabsIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8004d76:	0004      	movs	r4, r0
 8004d78:	000d      	movs	r5, r1
 8004d7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d7c:	f7fe fb12 	bl	80033a4 <__aeabi_f2d>
 8004d80:	0002      	movs	r2, r0
 8004d82:	000b      	movs	r3, r1
 8004d84:	0020      	movs	r0, r4
 8004d86:	0029      	movs	r1, r5
 8004d88:	f7fc ffb4 	bl	8001cf4 <__aeabi_ddiv>
 8004d8c:	0002      	movs	r2, r0
 8004d8e:	000b      	movs	r3, r1
 8004d90:	0010      	movs	r0, r2
 8004d92:	0019      	movs	r1, r3
 8004d94:	f7fe fb4e 	bl	8003434 <__aeabi_d2f>
 8004d98:	1c03      	adds	r3, r0, #0
 8004d9a:	61bb      	str	r3, [r7, #24]

	if (sinus > 0.001) {
 8004d9c:	69b8      	ldr	r0, [r7, #24]
 8004d9e:	f7fe fb01 	bl	80033a4 <__aeabi_f2d>
 8004da2:	4a43      	ldr	r2, [pc, #268]	@ (8004eb0 <find_degree+0x204>)
 8004da4:	4b43      	ldr	r3, [pc, #268]	@ (8004eb4 <find_degree+0x208>)
 8004da6:	f7fb fb6b 	bl	8000480 <__aeabi_dcmpgt>
 8004daa:	1e03      	subs	r3, r0, #0
 8004dac:	d072      	beq.n	8004e94 <find_degree+0x1e8>
		float degree = asinf(sinus) * 180 / M_PI;	//        
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	1c18      	adds	r0, r3, #0
 8004db2:	f00c fdc5 	bl	8011940 <asinf>
 8004db6:	1c03      	adds	r3, r0, #0
 8004db8:	493f      	ldr	r1, [pc, #252]	@ (8004eb8 <find_degree+0x20c>)
 8004dba:	1c18      	adds	r0, r3, #0
 8004dbc:	f7fc f890 	bl	8000ee0 <__aeabi_fmul>
 8004dc0:	1c03      	adds	r3, r0, #0
 8004dc2:	1c18      	adds	r0, r3, #0
 8004dc4:	f7fe faee 	bl	80033a4 <__aeabi_f2d>
 8004dc8:	4a3c      	ldr	r2, [pc, #240]	@ (8004ebc <find_degree+0x210>)
 8004dca:	4b3d      	ldr	r3, [pc, #244]	@ (8004ec0 <find_degree+0x214>)
 8004dcc:	f7fc ff92 	bl	8001cf4 <__aeabi_ddiv>
 8004dd0:	0002      	movs	r2, r0
 8004dd2:	000b      	movs	r3, r1
 8004dd4:	0010      	movs	r0, r2
 8004dd6:	0019      	movs	r1, r3
 8004dd8:	f7fe fb2c 	bl	8003434 <__aeabi_d2f>
 8004ddc:	1c03      	adds	r3, r0, #0
 8004dde:	617b      	str	r3, [r7, #20]
		float mean_axis = fabs(summ) / (float)count;
 8004de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de2:	0018      	movs	r0, r3
 8004de4:	f000 fc12 	bl	800560c <_ZSt4fabsIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8004de8:	0004      	movs	r4, r0
 8004dea:	000d      	movs	r5, r1
 8004dec:	6a38      	ldr	r0, [r7, #32]
 8004dee:	f7fc fb8f 	bl	8001510 <__aeabi_i2f>
 8004df2:	1c03      	adds	r3, r0, #0
 8004df4:	1c18      	adds	r0, r3, #0
 8004df6:	f7fe fad5 	bl	80033a4 <__aeabi_f2d>
 8004dfa:	0002      	movs	r2, r0
 8004dfc:	000b      	movs	r3, r1
 8004dfe:	0020      	movs	r0, r4
 8004e00:	0029      	movs	r1, r5
 8004e02:	f7fc ff77 	bl	8001cf4 <__aeabi_ddiv>
 8004e06:	0002      	movs	r2, r0
 8004e08:	000b      	movs	r3, r1
 8004e0a:	0010      	movs	r0, r2
 8004e0c:	0019      	movs	r1, r3
 8004e0e:	f7fe fb11 	bl	8003434 <__aeabi_d2f>
 8004e12:	1c03      	adds	r3, r0, #0
 8004e14:	613b      	str	r3, [r7, #16]
		float mean_vector = vector / (float)count;
 8004e16:	6a38      	ldr	r0, [r7, #32]
 8004e18:	f7fc fb7a 	bl	8001510 <__aeabi_i2f>
 8004e1c:	1c03      	adds	r3, r0, #0
 8004e1e:	1c19      	adds	r1, r3, #0
 8004e20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e22:	f7fb fe77 	bl	8000b14 <__aeabi_fdiv>
 8004e26:	1c03      	adds	r3, r0, #0
 8004e28:	60fb      	str	r3, [r7, #12]
		incline_factor = 1 + mean_axis / mean_vector;	//      
 8004e2a:	68f9      	ldr	r1, [r7, #12]
 8004e2c:	6938      	ldr	r0, [r7, #16]
 8004e2e:	f7fb fe71 	bl	8000b14 <__aeabi_fdiv>
 8004e32:	1c03      	adds	r3, r0, #0
 8004e34:	21fe      	movs	r1, #254	@ 0xfe
 8004e36:	0589      	lsls	r1, r1, #22
 8004e38:	1c18      	adds	r0, r3, #0
 8004e3a:	f7fb fce1 	bl	8000800 <__aeabi_fadd>
 8004e3e:	1c03      	adds	r3, r0, #0
 8004e40:	1c1a      	adds	r2, r3, #0
 8004e42:	4b20      	ldr	r3, [pc, #128]	@ (8004ec4 <find_degree+0x218>)
 8004e44:	601a      	str	r2, [r3, #0]

		debug("Mean = %f\r\n", mean_axis);
 8004e46:	6938      	ldr	r0, [r7, #16]
 8004e48:	f7fe faac 	bl	80033a4 <__aeabi_f2d>
 8004e4c:	0002      	movs	r2, r0
 8004e4e:	000b      	movs	r3, r1
 8004e50:	491d      	ldr	r1, [pc, #116]	@ (8004ec8 <find_degree+0x21c>)
 8004e52:	0008      	movs	r0, r1
 8004e54:	f000 fc52 	bl	80056fc <debug>
		debug("Full = %f\r\n", mean_vector);
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f7fe faa3 	bl	80033a4 <__aeabi_f2d>
 8004e5e:	0002      	movs	r2, r0
 8004e60:	000b      	movs	r3, r1
 8004e62:	491a      	ldr	r1, [pc, #104]	@ (8004ecc <find_degree+0x220>)
 8004e64:	0008      	movs	r0, r1
 8004e66:	f000 fc49 	bl	80056fc <debug>
		debug("degree = %f\r\n", degree);
 8004e6a:	6978      	ldr	r0, [r7, #20]
 8004e6c:	f7fe fa9a 	bl	80033a4 <__aeabi_f2d>
 8004e70:	0002      	movs	r2, r0
 8004e72:	000b      	movs	r3, r1
 8004e74:	4916      	ldr	r1, [pc, #88]	@ (8004ed0 <find_degree+0x224>)
 8004e76:	0008      	movs	r0, r1
 8004e78:	f000 fc40 	bl	80056fc <debug>
		debug("incline factor = %f\r\n", incline_factor);
 8004e7c:	4b11      	ldr	r3, [pc, #68]	@ (8004ec4 <find_degree+0x218>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	1c18      	adds	r0, r3, #0
 8004e82:	f7fe fa8f 	bl	80033a4 <__aeabi_f2d>
 8004e86:	0002      	movs	r2, r0
 8004e88:	000b      	movs	r3, r1
 8004e8a:	4912      	ldr	r1, [pc, #72]	@ (8004ed4 <find_degree+0x228>)
 8004e8c:	0008      	movs	r0, r1
 8004e8e:	f000 fc35 	bl	80056fc <debug>
 8004e92:	e007      	b.n	8004ea4 <find_degree+0x1f8>
	}
	else {
		debug("Incline factor > 2. Error!");
 8004e94:	4b10      	ldr	r3, [pc, #64]	@ (8004ed8 <find_degree+0x22c>)
 8004e96:	0018      	movs	r0, r3
 8004e98:	f000 fc30 	bl	80056fc <debug>
		incline_factor = 2;
 8004e9c:	4b09      	ldr	r3, [pc, #36]	@ (8004ec4 <find_degree+0x218>)
 8004e9e:	2280      	movs	r2, #128	@ 0x80
 8004ea0:	05d2      	lsls	r2, r2, #23
 8004ea2:	601a      	str	r2, [r3, #0]
	}

}
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	b00c      	add	sp, #48	@ 0x30
 8004ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8004eaa:	46c0      	nop			@ (mov r8, r8)
 8004eac:	08016dec 	.word	0x08016dec
 8004eb0:	d2f1a9fc 	.word	0xd2f1a9fc
 8004eb4:	3f50624d 	.word	0x3f50624d
 8004eb8:	43340000 	.word	0x43340000
 8004ebc:	54442d18 	.word	0x54442d18
 8004ec0:	400921fb 	.word	0x400921fb
 8004ec4:	200004a0 	.word	0x200004a0
 8004ec8:	08016e04 	.word	0x08016e04
 8004ecc:	08016e10 	.word	0x08016e10
 8004ed0:	08016e1c 	.word	0x08016e1c
 8004ed4:	08016e2c 	.word	0x08016e2c
 8004ed8:	08016e44 	.word	0x08016e44

08004edc <check_overrun>:

// ,      
void check_overrun(lis331dlh_t * config) {
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
	if ((config->status_register & 0xF0) > 0) {
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	7f1b      	ldrb	r3, [r3, #28]
 8004ee8:	001a      	movs	r2, r3
 8004eea:	23f0      	movs	r3, #240	@ 0xf0
 8004eec:	4013      	ands	r3, r2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	dd07      	ble.n	8004f02 <check_overrun+0x26>
//		HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_SET);
		debug("Acceleration data overrun! SR %02x\r\n", config->status_register);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	7f1b      	ldrb	r3, [r3, #28]
 8004ef6:	001a      	movs	r2, r3
 8004ef8:	4b04      	ldr	r3, [pc, #16]	@ (8004f0c <check_overrun+0x30>)
 8004efa:	0011      	movs	r1, r2
 8004efc:	0018      	movs	r0, r3
 8004efe:	f000 fbfd 	bl	80056fc <debug>
//		HAL_UART_Transmit_IT(debug_uart, (uint8_t*)"XYZ Overrun\r\n", 13);
//		HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
	}
}
 8004f02:	46c0      	nop			@ (mov r8, r8)
 8004f04:	46bd      	mov	sp, r7
 8004f06:	b002      	add	sp, #8
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	46c0      	nop			@ (mov r8, r8)
 8004f0c:	08016e60 	.word	0x08016e60

08004f10 <is_measurement_ready>:

// ,     
uint8_t is_measurement_ready(lis331dlh_t * config) {
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
	return config->status_register & 0x08;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	7f1b      	ldrb	r3, [r3, #28]
 8004f1c:	2208      	movs	r2, #8
 8004f1e:	4013      	ands	r3, r2
 8004f20:	b2db      	uxtb	r3, r3
}
 8004f22:	0018      	movs	r0, r3
 8004f24:	46bd      	mov	sp, r7
 8004f26:	b002      	add	sp, #8
 8004f28:	bd80      	pop	{r7, pc}
	...

08004f2c <_Z14save_in_windowf>:

//    ""   400 .
//  ,    
void save_in_window(float value) {
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
	size_t window_position = (in_window - window);
 8004f34:	4b1f      	ldr	r3, [pc, #124]	@ (8004fb4 <_Z14save_in_windowf+0x88>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	4b1f      	ldr	r3, [pc, #124]	@ (8004fb8 <_Z14save_in_windowf+0x8c>)
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	109b      	asrs	r3, r3, #2
 8004f3e:	60fb      	str	r3, [r7, #12]
	if (window_position == WINDOW_SIZE) {
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2b28      	cmp	r3, #40	@ 0x28
 8004f44:	d105      	bne.n	8004f52 <_Z14save_in_windowf+0x26>
		in_window = window;
 8004f46:	4b1b      	ldr	r3, [pc, #108]	@ (8004fb4 <_Z14save_in_windowf+0x88>)
 8004f48:	4a1b      	ldr	r2, [pc, #108]	@ (8004fb8 <_Z14save_in_windowf+0x8c>)
 8004f4a:	601a      	str	r2, [r3, #0]
		window_ready = 1;
 8004f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004fbc <_Z14save_in_windowf+0x90>)
 8004f4e:	2201      	movs	r2, #1
 8004f50:	701a      	strb	r2, [r3, #0]
	}

	if (!window_ready) {
 8004f52:	4b1a      	ldr	r3, [pc, #104]	@ (8004fbc <_Z14save_in_windowf+0x90>)
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d105      	bne.n	8004f66 <_Z14save_in_windowf+0x3a>
		++window_value_counts;
 8004f5a:	4b19      	ldr	r3, [pc, #100]	@ (8004fc0 <_Z14save_in_windowf+0x94>)
 8004f5c:	881b      	ldrh	r3, [r3, #0]
 8004f5e:	3301      	adds	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	4b17      	ldr	r3, [pc, #92]	@ (8004fc0 <_Z14save_in_windowf+0x94>)
 8004f64:	801a      	strh	r2, [r3, #0]
	}

	part_sum -= *in_window;
 8004f66:	4b17      	ldr	r3, [pc, #92]	@ (8004fc4 <_Z14save_in_windowf+0x98>)
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	4b12      	ldr	r3, [pc, #72]	@ (8004fb4 <_Z14save_in_windowf+0x88>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	1ad2      	subs	r2, r2, r3
 8004f72:	4b14      	ldr	r3, [pc, #80]	@ (8004fc4 <_Z14save_in_windowf+0x98>)
 8004f74:	601a      	str	r2, [r3, #0]
	*in_window++ = value;
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7fc faaa 	bl	80014d0 <__aeabi_f2iz>
 8004f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb4 <_Z14save_in_windowf+0x88>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	1d19      	adds	r1, r3, #4
 8004f82:	4a0c      	ldr	r2, [pc, #48]	@ (8004fb4 <_Z14save_in_windowf+0x88>)
 8004f84:	6011      	str	r1, [r2, #0]
 8004f86:	6018      	str	r0, [r3, #0]
	part_sum += value;
 8004f88:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc4 <_Z14save_in_windowf+0x98>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	f7fc fabf 	bl	8001510 <__aeabi_i2f>
 8004f92:	1c03      	adds	r3, r0, #0
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	1c18      	adds	r0, r3, #0
 8004f98:	f7fb fc32 	bl	8000800 <__aeabi_fadd>
 8004f9c:	1c03      	adds	r3, r0, #0
 8004f9e:	1c18      	adds	r0, r3, #0
 8004fa0:	f7fc fa96 	bl	80014d0 <__aeabi_f2iz>
 8004fa4:	0002      	movs	r2, r0
 8004fa6:	4b07      	ldr	r3, [pc, #28]	@ (8004fc4 <_Z14save_in_windowf+0x98>)
 8004fa8:	601a      	str	r2, [r3, #0]
}
 8004faa:	46c0      	nop			@ (mov r8, r8)
 8004fac:	46bd      	mov	sp, r7
 8004fae:	b004      	add	sp, #16
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	46c0      	nop			@ (mov r8, r8)
 8004fb4:	20000054 	.word	0x20000054
 8004fb8:	200003f0 	.word	0x200003f0
 8004fbc:	200003ea 	.word	0x200003ea
 8004fc0:	20000490 	.word	0x20000490
 8004fc4:	20000494 	.word	0x20000494

08004fc8 <_Z26get_mean_value_from_windowv>:

float get_mean_value_from_window() {
 8004fc8:	b5b0      	push	{r4, r5, r7, lr}
 8004fca:	af00      	add	r7, sp, #0
	return part_sum / (float)window_value_counts;
 8004fcc:	4b09      	ldr	r3, [pc, #36]	@ (8004ff4 <_Z26get_mean_value_from_windowv+0x2c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	f7fc fa9d 	bl	8001510 <__aeabi_i2f>
 8004fd6:	1c04      	adds	r4, r0, #0
 8004fd8:	4b07      	ldr	r3, [pc, #28]	@ (8004ff8 <_Z26get_mean_value_from_windowv+0x30>)
 8004fda:	881b      	ldrh	r3, [r3, #0]
 8004fdc:	0018      	movs	r0, r3
 8004fde:	f7fc fae3 	bl	80015a8 <__aeabi_ui2f>
 8004fe2:	1c03      	adds	r3, r0, #0
 8004fe4:	1c19      	adds	r1, r3, #0
 8004fe6:	1c20      	adds	r0, r4, #0
 8004fe8:	f7fb fd94 	bl	8000b14 <__aeabi_fdiv>
 8004fec:	1c03      	adds	r3, r0, #0
}
 8004fee:	1c18      	adds	r0, r3, #0
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ff4:	20000494 	.word	0x20000494
 8004ff8:	20000490 	.word	0x20000490

08004ffc <is_need_stop_measuring>:

// ,    
//      :
// 		   400  ( ,    )
//		   ( ,     )
uint8_t is_need_stop_measuring() {
 8004ffc:	b5b0      	push	{r4, r5, r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
	return measuring_started && (watchdog == WINDOW_SIZE || is_positive_speed ^ (speed > 0));
 8005000:	4b0f      	ldr	r3, [pc, #60]	@ (8005040 <is_need_stop_measuring+0x44>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d017      	beq.n	8005038 <is_need_stop_measuring+0x3c>
 8005008:	4b0e      	ldr	r3, [pc, #56]	@ (8005044 <is_need_stop_measuring+0x48>)
 800500a:	881b      	ldrh	r3, [r3, #0]
 800500c:	2b28      	cmp	r3, #40	@ 0x28
 800500e:	d011      	beq.n	8005034 <is_need_stop_measuring+0x38>
 8005010:	4b0d      	ldr	r3, [pc, #52]	@ (8005048 <is_need_stop_measuring+0x4c>)
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	001c      	movs	r4, r3
 8005016:	4b0d      	ldr	r3, [pc, #52]	@ (800504c <is_need_stop_measuring+0x50>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2201      	movs	r2, #1
 800501c:	1c15      	adds	r5, r2, #0
 800501e:	2100      	movs	r1, #0
 8005020:	1c18      	adds	r0, r3, #0
 8005022:	f7fb fa67 	bl	80004f4 <__aeabi_fcmpgt>
 8005026:	1e03      	subs	r3, r0, #0
 8005028:	d101      	bne.n	800502e <is_need_stop_measuring+0x32>
 800502a:	2300      	movs	r3, #0
 800502c:	1c1d      	adds	r5, r3, #0
 800502e:	b2eb      	uxtb	r3, r5
 8005030:	429c      	cmp	r4, r3
 8005032:	d001      	beq.n	8005038 <is_need_stop_measuring+0x3c>
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <is_need_stop_measuring+0x3e>
 8005038:	2300      	movs	r3, #0
}
 800503a:	0018      	movs	r0, r3
 800503c:	46bd      	mov	sp, r7
 800503e:	bdb0      	pop	{r4, r5, r7, pc}
 8005040:	200003e9 	.word	0x200003e9
 8005044:	200003ec 	.word	0x200003ec
 8005048:	200003e8 	.word	0x200003e8
 800504c:	200003e0 	.word	0x200003e0

08005050 <get_real_length>:

//    ""  
// 		9.8 -  1g
//		1000 -   
//		1024 -  1g    2G
float get_real_length() {
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
	return length * 9.8 / (float)1000 / (float)1024;
 8005054:	4b11      	ldr	r3, [pc, #68]	@ (800509c <get_real_length+0x4c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	1c18      	adds	r0, r3, #0
 800505a:	f7fe f9a3 	bl	80033a4 <__aeabi_f2d>
 800505e:	4a10      	ldr	r2, [pc, #64]	@ (80050a0 <get_real_length+0x50>)
 8005060:	4b10      	ldr	r3, [pc, #64]	@ (80050a4 <get_real_length+0x54>)
 8005062:	f7fd fa8b 	bl	800257c <__aeabi_dmul>
 8005066:	0002      	movs	r2, r0
 8005068:	000b      	movs	r3, r1
 800506a:	0010      	movs	r0, r2
 800506c:	0019      	movs	r1, r3
 800506e:	2200      	movs	r2, #0
 8005070:	4b0d      	ldr	r3, [pc, #52]	@ (80050a8 <get_real_length+0x58>)
 8005072:	f7fc fe3f 	bl	8001cf4 <__aeabi_ddiv>
 8005076:	0002      	movs	r2, r0
 8005078:	000b      	movs	r3, r1
 800507a:	0010      	movs	r0, r2
 800507c:	0019      	movs	r1, r3
 800507e:	2200      	movs	r2, #0
 8005080:	4b0a      	ldr	r3, [pc, #40]	@ (80050ac <get_real_length+0x5c>)
 8005082:	f7fc fe37 	bl	8001cf4 <__aeabi_ddiv>
 8005086:	0002      	movs	r2, r0
 8005088:	000b      	movs	r3, r1
 800508a:	0010      	movs	r0, r2
 800508c:	0019      	movs	r1, r3
 800508e:	f7fe f9d1 	bl	8003434 <__aeabi_d2f>
 8005092:	1c03      	adds	r3, r0, #0
}
 8005094:	1c18      	adds	r0, r3, #0
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	46c0      	nop			@ (mov r8, r8)
 800509c:	200003e4 	.word	0x200003e4
 80050a0:	9999999a 	.word	0x9999999a
 80050a4:	40239999 	.word	0x40239999
 80050a8:	408f4000 	.word	0x408f4000
 80050ac:	40900000 	.word	0x40900000

080050b0 <is_measuring_meaningful>:

//    .  :
// 		  1  
// 		   ""   
uint8_t is_measuring_meaningful(float real_length) {
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
	return window_ready && (fabs(real_length) > 1.001f);
 80050b8:	4b0a      	ldr	r3, [pc, #40]	@ (80050e4 <is_measuring_meaningful+0x34>)
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00c      	beq.n	80050da <is_measuring_meaningful+0x2a>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	1c18      	adds	r0, r3, #0
 80050c4:	f7ff fda8 	bl	8004c18 <_ZSt4fabsf>
 80050c8:	1c03      	adds	r3, r0, #0
 80050ca:	4907      	ldr	r1, [pc, #28]	@ (80050e8 <is_measuring_meaningful+0x38>)
 80050cc:	1c18      	adds	r0, r3, #0
 80050ce:	f7fb fa11 	bl	80004f4 <__aeabi_fcmpgt>
 80050d2:	1e03      	subs	r3, r0, #0
 80050d4:	d001      	beq.n	80050da <is_measuring_meaningful+0x2a>
 80050d6:	2301      	movs	r3, #1
 80050d8:	e000      	b.n	80050dc <is_measuring_meaningful+0x2c>
 80050da:	2300      	movs	r3, #0
}
 80050dc:	0018      	movs	r0, r3
 80050de:	46bd      	mov	sp, r7
 80050e0:	b002      	add	sp, #8
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	200003ea 	.word	0x200003ea
 80050e8:	3f8020c5 	.word	0x3f8020c5

080050ec <reset_variables>:

//  
void reset_variables() {
 80050ec:	b5b0      	push	{r4, r5, r7, lr}
 80050ee:	af00      	add	r7, sp, #0
	if (watchdog == WINDOW_SIZE) {
 80050f0:	4b13      	ldr	r3, [pc, #76]	@ (8005140 <reset_variables+0x54>)
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	2b28      	cmp	r3, #40	@ 0x28
 80050f6:	d102      	bne.n	80050fe <reset_variables+0x12>
		speed = 0;
 80050f8:	4b12      	ldr	r3, [pc, #72]	@ (8005144 <reset_variables+0x58>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
	}

	measuring_started = 0;
 80050fe:	4b12      	ldr	r3, [pc, #72]	@ (8005148 <reset_variables+0x5c>)
 8005100:	2200      	movs	r2, #0
 8005102:	701a      	strb	r2, [r3, #0]
	length = 0;
 8005104:	4b11      	ldr	r3, [pc, #68]	@ (800514c <reset_variables+0x60>)
 8005106:	2200      	movs	r2, #0
 8005108:	601a      	str	r2, [r3, #0]
	watchdog = 0;
 800510a:	4b0d      	ldr	r3, [pc, #52]	@ (8005140 <reset_variables+0x54>)
 800510c:	2200      	movs	r2, #0
 800510e:	801a      	strh	r2, [r3, #0]
	is_positive_speed = fabs(speed) > 0;
 8005110:	4b0c      	ldr	r3, [pc, #48]	@ (8005144 <reset_variables+0x58>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	1c18      	adds	r0, r3, #0
 8005116:	f7ff fd7f 	bl	8004c18 <_ZSt4fabsf>
 800511a:	1c03      	adds	r3, r0, #0
 800511c:	2201      	movs	r2, #1
 800511e:	1c14      	adds	r4, r2, #0
 8005120:	2100      	movs	r1, #0
 8005122:	1c18      	adds	r0, r3, #0
 8005124:	f7fb f9e6 	bl	80004f4 <__aeabi_fcmpgt>
 8005128:	1e03      	subs	r3, r0, #0
 800512a:	d101      	bne.n	8005130 <reset_variables+0x44>
 800512c:	2300      	movs	r3, #0
 800512e:	1c1c      	adds	r4, r3, #0
 8005130:	b2e3      	uxtb	r3, r4
 8005132:	001a      	movs	r2, r3
 8005134:	4b06      	ldr	r3, [pc, #24]	@ (8005150 <reset_variables+0x64>)
 8005136:	701a      	strb	r2, [r3, #0]
}
 8005138:	46c0      	nop			@ (mov r8, r8)
 800513a:	46bd      	mov	sp, r7
 800513c:	bdb0      	pop	{r4, r5, r7, pc}
 800513e:	46c0      	nop			@ (mov r8, r8)
 8005140:	200003ec 	.word	0x200003ec
 8005144:	200003e0 	.word	0x200003e0
 8005148:	200003e9 	.word	0x200003e9
 800514c:	200003e4 	.word	0x200003e4
 8005150:	200003e8 	.word	0x200003e8

08005154 <check_positive_speed>:

//   
void check_positive_speed() {
 8005154:	b5b0      	push	{r4, r5, r7, lr}
 8005156:	af00      	add	r7, sp, #0
	if (fabs(speed) < 0.001) {
 8005158:	4b1e      	ldr	r3, [pc, #120]	@ (80051d4 <check_positive_speed+0x80>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	1c18      	adds	r0, r3, #0
 800515e:	f7ff fd5b 	bl	8004c18 <_ZSt4fabsf>
 8005162:	1c03      	adds	r3, r0, #0
 8005164:	1c18      	adds	r0, r3, #0
 8005166:	f7fe f91d 	bl	80033a4 <__aeabi_f2d>
 800516a:	2301      	movs	r3, #1
 800516c:	1c1c      	adds	r4, r3, #0
 800516e:	4a1a      	ldr	r2, [pc, #104]	@ (80051d8 <check_positive_speed+0x84>)
 8005170:	4b1a      	ldr	r3, [pc, #104]	@ (80051dc <check_positive_speed+0x88>)
 8005172:	f7fb f971 	bl	8000458 <__aeabi_dcmplt>
 8005176:	1e03      	subs	r3, r0, #0
 8005178:	d101      	bne.n	800517e <check_positive_speed+0x2a>
 800517a:	2300      	movs	r3, #0
 800517c:	1c1c      	adds	r4, r3, #0
 800517e:	b2e3      	uxtb	r3, r4
 8005180:	2b00      	cmp	r3, #0
 8005182:	d013      	beq.n	80051ac <check_positive_speed+0x58>
		is_positive_speed = acceleration > 0.0f;
 8005184:	4b16      	ldr	r3, [pc, #88]	@ (80051e0 <check_positive_speed+0x8c>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2201      	movs	r2, #1
 800518a:	1c14      	adds	r4, r2, #0
 800518c:	2100      	movs	r1, #0
 800518e:	1c18      	adds	r0, r3, #0
 8005190:	f7fb f9b0 	bl	80004f4 <__aeabi_fcmpgt>
 8005194:	1e03      	subs	r3, r0, #0
 8005196:	d101      	bne.n	800519c <check_positive_speed+0x48>
 8005198:	2300      	movs	r3, #0
 800519a:	1c1c      	adds	r4, r3, #0
 800519c:	b2e3      	uxtb	r3, r4
 800519e:	001a      	movs	r2, r3
 80051a0:	4b10      	ldr	r3, [pc, #64]	@ (80051e4 <check_positive_speed+0x90>)
 80051a2:	701a      	strb	r2, [r3, #0]
		speed = 0.0f;
 80051a4:	4b0b      	ldr	r3, [pc, #44]	@ (80051d4 <check_positive_speed+0x80>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	601a      	str	r2, [r3, #0]
	}
	else {
		is_positive_speed = speed > 0.0f;
	}
}
 80051aa:	e00f      	b.n	80051cc <check_positive_speed+0x78>
		is_positive_speed = speed > 0.0f;
 80051ac:	4b09      	ldr	r3, [pc, #36]	@ (80051d4 <check_positive_speed+0x80>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2201      	movs	r2, #1
 80051b2:	1c14      	adds	r4, r2, #0
 80051b4:	2100      	movs	r1, #0
 80051b6:	1c18      	adds	r0, r3, #0
 80051b8:	f7fb f99c 	bl	80004f4 <__aeabi_fcmpgt>
 80051bc:	1e03      	subs	r3, r0, #0
 80051be:	d101      	bne.n	80051c4 <check_positive_speed+0x70>
 80051c0:	2300      	movs	r3, #0
 80051c2:	1c1c      	adds	r4, r3, #0
 80051c4:	b2e3      	uxtb	r3, r4
 80051c6:	001a      	movs	r2, r3
 80051c8:	4b06      	ldr	r3, [pc, #24]	@ (80051e4 <check_positive_speed+0x90>)
 80051ca:	701a      	strb	r2, [r3, #0]
}
 80051cc:	46c0      	nop			@ (mov r8, r8)
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bdb0      	pop	{r4, r5, r7, pc}
 80051d2:	46c0      	nop			@ (mov r8, r8)
 80051d4:	200003e0 	.word	0x200003e0
 80051d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80051dc:	3f50624d 	.word	0x3f50624d
 80051e0:	200003dc 	.word	0x200003dc
 80051e4:	200003e8 	.word	0x200003e8

080051e8 <_Z23update_speed_and_lengthP11lis331dlh_t>:

//    
void update_speed_and_length(lis331dlh_t * config) {
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
	if (measuring_started) {
 80051f0:	4b1a      	ldr	r3, [pc, #104]	@ (800525c <_Z23update_speed_and_lengthP11lis331dlh_t+0x74>)
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d02d      	beq.n	8005254 <_Z23update_speed_and_lengthP11lis331dlh_t+0x6c>
		speed += acceleration * config->range_factor;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	691a      	ldr	r2, [r3, #16]
 80051fc:	4b18      	ldr	r3, [pc, #96]	@ (8005260 <_Z23update_speed_and_lengthP11lis331dlh_t+0x78>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	1c19      	adds	r1, r3, #0
 8005202:	1c10      	adds	r0, r2, #0
 8005204:	f7fb fe6c 	bl	8000ee0 <__aeabi_fmul>
 8005208:	1c03      	adds	r3, r0, #0
 800520a:	1c1a      	adds	r2, r3, #0
 800520c:	4b15      	ldr	r3, [pc, #84]	@ (8005264 <_Z23update_speed_and_lengthP11lis331dlh_t+0x7c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	1c19      	adds	r1, r3, #0
 8005212:	1c10      	adds	r0, r2, #0
 8005214:	f7fb faf4 	bl	8000800 <__aeabi_fadd>
 8005218:	1c03      	adds	r3, r0, #0
 800521a:	1c1a      	adds	r2, r3, #0
 800521c:	4b11      	ldr	r3, [pc, #68]	@ (8005264 <_Z23update_speed_and_lengthP11lis331dlh_t+0x7c>)
 800521e:	601a      	str	r2, [r3, #0]
		length += speed * config->range_factor;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691a      	ldr	r2, [r3, #16]
 8005224:	4b0f      	ldr	r3, [pc, #60]	@ (8005264 <_Z23update_speed_and_lengthP11lis331dlh_t+0x7c>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	1c19      	adds	r1, r3, #0
 800522a:	1c10      	adds	r0, r2, #0
 800522c:	f7fb fe58 	bl	8000ee0 <__aeabi_fmul>
 8005230:	1c03      	adds	r3, r0, #0
 8005232:	1c1a      	adds	r2, r3, #0
 8005234:	4b0c      	ldr	r3, [pc, #48]	@ (8005268 <_Z23update_speed_and_lengthP11lis331dlh_t+0x80>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	1c19      	adds	r1, r3, #0
 800523a:	1c10      	adds	r0, r2, #0
 800523c:	f7fb fae0 	bl	8000800 <__aeabi_fadd>
 8005240:	1c03      	adds	r3, r0, #0
 8005242:	1c1a      	adds	r2, r3, #0
 8005244:	4b08      	ldr	r3, [pc, #32]	@ (8005268 <_Z23update_speed_and_lengthP11lis331dlh_t+0x80>)
 8005246:	601a      	str	r2, [r3, #0]
		++watchdog;
 8005248:	4b08      	ldr	r3, [pc, #32]	@ (800526c <_Z23update_speed_and_lengthP11lis331dlh_t+0x84>)
 800524a:	881b      	ldrh	r3, [r3, #0]
 800524c:	3301      	adds	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	4b06      	ldr	r3, [pc, #24]	@ (800526c <_Z23update_speed_and_lengthP11lis331dlh_t+0x84>)
 8005252:	801a      	strh	r2, [r3, #0]
	}
}
 8005254:	46c0      	nop			@ (mov r8, r8)
 8005256:	46bd      	mov	sp, r7
 8005258:	b002      	add	sp, #8
 800525a:	bd80      	pop	{r7, pc}
 800525c:	200003e9 	.word	0x200003e9
 8005260:	200003dc 	.word	0x200003dc
 8005264:	200003e0 	.word	0x200003e0
 8005268:	200003e4 	.word	0x200003e4
 800526c:	200003ec 	.word	0x200003ec

08005270 <print_result>:

//    
void print_result(float real_length) {
 8005270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005272:	b08f      	sub	sp, #60	@ 0x3c
 8005274:	af08      	add	r7, sp, #32
 8005276:	6178      	str	r0, [r7, #20]
	if (is_measuring_meaningful(real_length)) {
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	1c18      	adds	r0, r3, #0
 800527c:	f7ff ff18 	bl	80050b0 <is_measuring_meaningful>
 8005280:	0003      	movs	r3, r0
 8005282:	1e5a      	subs	r2, r3, #1
 8005284:	4193      	sbcs	r3, r2
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	d02b      	beq.n	80052e4 <print_result+0x74>
		debug("LENGTH = %f, speed = %f, watchdog = %lu, max = %.2f, min = %.2f\r\n",
 800528c:	6978      	ldr	r0, [r7, #20]
 800528e:	f7fe f889 	bl	80033a4 <__aeabi_f2d>
 8005292:	60b8      	str	r0, [r7, #8]
 8005294:	60f9      	str	r1, [r7, #12]
 8005296:	4b15      	ldr	r3, [pc, #84]	@ (80052ec <print_result+0x7c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	1c18      	adds	r0, r3, #0
 800529c:	f7fe f882 	bl	80033a4 <__aeabi_f2d>
 80052a0:	0004      	movs	r4, r0
 80052a2:	000d      	movs	r5, r1
 80052a4:	4b12      	ldr	r3, [pc, #72]	@ (80052f0 <print_result+0x80>)
 80052a6:	881b      	ldrh	r3, [r3, #0]
 80052a8:	001e      	movs	r6, r3
 80052aa:	4b12      	ldr	r3, [pc, #72]	@ (80052f4 <print_result+0x84>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	1c18      	adds	r0, r3, #0
 80052b0:	f7fe f878 	bl	80033a4 <__aeabi_f2d>
 80052b4:	6038      	str	r0, [r7, #0]
 80052b6:	6079      	str	r1, [r7, #4]
 80052b8:	4b0f      	ldr	r3, [pc, #60]	@ (80052f8 <print_result+0x88>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	1c18      	adds	r0, r3, #0
 80052be:	f7fe f871 	bl	80033a4 <__aeabi_f2d>
 80052c2:	0002      	movs	r2, r0
 80052c4:	000b      	movs	r3, r1
 80052c6:	490d      	ldr	r1, [pc, #52]	@ (80052fc <print_result+0x8c>)
 80052c8:	9206      	str	r2, [sp, #24]
 80052ca:	9307      	str	r3, [sp, #28]
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	9204      	str	r2, [sp, #16]
 80052d2:	9305      	str	r3, [sp, #20]
 80052d4:	9602      	str	r6, [sp, #8]
 80052d6:	9400      	str	r4, [sp, #0]
 80052d8:	9501      	str	r5, [sp, #4]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	0008      	movs	r0, r1
 80052e0:	f000 fa0c 	bl	80056fc <debug>
			real_length, speed, watchdog, max_positive_move, max_negative_move);
	}
}
 80052e4:	46c0      	nop			@ (mov r8, r8)
 80052e6:	46bd      	mov	sp, r7
 80052e8:	b007      	add	sp, #28
 80052ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052ec:	200003e0 	.word	0x200003e0
 80052f0:	200003ec 	.word	0x200003ec
 80052f4:	200003cc 	.word	0x200003cc
 80052f8:	200003d0 	.word	0x200003d0
 80052fc:	08016e88 	.word	0x08016e88

08005300 <_Z25find_maxmin_accelerationsv>:

void find_maxmin_accelerations() {
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
	float real_acceleration = acceleration * 9.8 / (float)1024;
 8005306:	4b28      	ldr	r3, [pc, #160]	@ (80053a8 <_Z25find_maxmin_accelerationsv+0xa8>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	1c18      	adds	r0, r3, #0
 800530c:	f7fe f84a 	bl	80033a4 <__aeabi_f2d>
 8005310:	4a26      	ldr	r2, [pc, #152]	@ (80053ac <_Z25find_maxmin_accelerationsv+0xac>)
 8005312:	4b27      	ldr	r3, [pc, #156]	@ (80053b0 <_Z25find_maxmin_accelerationsv+0xb0>)
 8005314:	f7fd f932 	bl	800257c <__aeabi_dmul>
 8005318:	0002      	movs	r2, r0
 800531a:	000b      	movs	r3, r1
 800531c:	0010      	movs	r0, r2
 800531e:	0019      	movs	r1, r3
 8005320:	2200      	movs	r2, #0
 8005322:	4b24      	ldr	r3, [pc, #144]	@ (80053b4 <_Z25find_maxmin_accelerationsv+0xb4>)
 8005324:	f7fc fce6 	bl	8001cf4 <__aeabi_ddiv>
 8005328:	0002      	movs	r2, r0
 800532a:	000b      	movs	r3, r1
 800532c:	0010      	movs	r0, r2
 800532e:	0019      	movs	r1, r3
 8005330:	f7fe f880 	bl	8003434 <__aeabi_d2f>
 8005334:	1c03      	adds	r3, r0, #0
 8005336:	607b      	str	r3, [r7, #4]
	if (max_positive_acceleration < real_acceleration) {
 8005338:	4b1f      	ldr	r3, [pc, #124]	@ (80053b8 <_Z25find_maxmin_accelerationsv+0xb8>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	1c19      	adds	r1, r3, #0
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7fb f8d8 	bl	80004f4 <__aeabi_fcmpgt>
 8005344:	1e03      	subs	r3, r0, #0
 8005346:	d007      	beq.n	8005358 <_Z25find_maxmin_accelerationsv+0x58>
		max_positive_acceleration = real_acceleration;
 8005348:	4b1b      	ldr	r3, [pc, #108]	@ (80053b8 <_Z25find_maxmin_accelerationsv+0xb8>)
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	601a      	str	r2, [r3, #0]
		acceleration_timestamp = HAL_GetTick();
 800534e:	f002 fb43 	bl	80079d8 <HAL_GetTick>
 8005352:	0002      	movs	r2, r0
 8005354:	4b19      	ldr	r3, [pc, #100]	@ (80053bc <_Z25find_maxmin_accelerationsv+0xbc>)
 8005356:	601a      	str	r2, [r3, #0]
	}

	if (max_negative_acceleration > real_acceleration) {
 8005358:	4b19      	ldr	r3, [pc, #100]	@ (80053c0 <_Z25find_maxmin_accelerationsv+0xc0>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	1c19      	adds	r1, r3, #0
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7fb f8b4 	bl	80004cc <__aeabi_fcmplt>
 8005364:	1e03      	subs	r3, r0, #0
 8005366:	d007      	beq.n	8005378 <_Z25find_maxmin_accelerationsv+0x78>
		max_negative_acceleration = real_acceleration;
 8005368:	4b15      	ldr	r3, [pc, #84]	@ (80053c0 <_Z25find_maxmin_accelerationsv+0xc0>)
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	601a      	str	r2, [r3, #0]
		acceleration_timestamp = HAL_GetTick();
 800536e:	f002 fb33 	bl	80079d8 <HAL_GetTick>
 8005372:	0002      	movs	r2, r0
 8005374:	4b11      	ldr	r3, [pc, #68]	@ (80053bc <_Z25find_maxmin_accelerationsv+0xbc>)
 8005376:	601a      	str	r2, [r3, #0]
	}

	max_positive_acceleration = fmax(max_positive_acceleration, real_acceleration);
 8005378:	4b0f      	ldr	r3, [pc, #60]	@ (80053b8 <_Z25find_maxmin_accelerationsv+0xb8>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	1c11      	adds	r1, r2, #0
 8005380:	1c18      	adds	r0, r3, #0
 8005382:	f7ff fc54 	bl	8004c2e <_ZSt4fmaxff>
 8005386:	1c02      	adds	r2, r0, #0
 8005388:	4b0b      	ldr	r3, [pc, #44]	@ (80053b8 <_Z25find_maxmin_accelerationsv+0xb8>)
 800538a:	601a      	str	r2, [r3, #0]
	max_negative_acceleration = fmin(max_negative_acceleration, real_acceleration);
 800538c:	4b0c      	ldr	r3, [pc, #48]	@ (80053c0 <_Z25find_maxmin_accelerationsv+0xc0>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	1c11      	adds	r1, r2, #0
 8005394:	1c18      	adds	r0, r3, #0
 8005396:	f7ff fc5a 	bl	8004c4e <_ZSt4fminff>
 800539a:	1c02      	adds	r2, r0, #0
 800539c:	4b08      	ldr	r3, [pc, #32]	@ (80053c0 <_Z25find_maxmin_accelerationsv+0xc0>)
 800539e:	601a      	str	r2, [r3, #0]

}
 80053a0:	46c0      	nop			@ (mov r8, r8)
 80053a2:	46bd      	mov	sp, r7
 80053a4:	b002      	add	sp, #8
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	200003dc 	.word	0x200003dc
 80053ac:	9999999a 	.word	0x9999999a
 80053b0:	40239999 	.word	0x40239999
 80053b4:	40900000 	.word	0x40900000
 80053b8:	200003d4 	.word	0x200003d4
 80053bc:	2000049c 	.word	0x2000049c
 80053c0:	200003d8 	.word	0x200003d8

080053c4 <calc_length>:

//     
void calc_length(lis331dlh_t * config) {
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
//	debug("Get data\r\n");
	//   
	acceleration = get_acceleration_data(config);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	0018      	movs	r0, r3
 80053d0:	f7ff fc4e 	bl	8004c70 <_Z21get_acceleration_dataP11lis331dlh_t>
 80053d4:	0003      	movs	r3, r0
 80053d6:	0018      	movs	r0, r3
 80053d8:	f7fc f89a 	bl	8001510 <__aeabi_i2f>
 80053dc:	1c02      	adds	r2, r0, #0
 80053de:	4b40      	ldr	r3, [pc, #256]	@ (80054e0 <calc_length+0x11c>)
 80053e0:	601a      	str	r2, [r3, #0]

	//      40     
	//    
	save_in_window(acceleration);
 80053e2:	4b3f      	ldr	r3, [pc, #252]	@ (80054e0 <calc_length+0x11c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	1c18      	adds	r0, r3, #0
 80053e8:	f7ff fda0 	bl	8004f2c <_Z14save_in_windowf>

	//      400 
	//      
	//     
	acceleration -= get_mean_value_from_window();
 80053ec:	f7ff fdec 	bl	8004fc8 <_Z26get_mean_value_from_windowv>
 80053f0:	1c02      	adds	r2, r0, #0
 80053f2:	4b3b      	ldr	r3, [pc, #236]	@ (80054e0 <calc_length+0x11c>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	1c11      	adds	r1, r2, #0
 80053f8:	1c18      	adds	r0, r3, #0
 80053fa:	f7fb feaf 	bl	800115c <__aeabi_fsub>
 80053fe:	1c03      	adds	r3, r0, #0
 8005400:	1c1a      	adds	r2, r3, #0
 8005402:	4b37      	ldr	r3, [pc, #220]	@ (80054e0 <calc_length+0x11c>)
 8005404:	601a      	str	r2, [r3, #0]
	//   
	acceleration *= incline_factor;
 8005406:	4b36      	ldr	r3, [pc, #216]	@ (80054e0 <calc_length+0x11c>)
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	4b36      	ldr	r3, [pc, #216]	@ (80054e4 <calc_length+0x120>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	1c19      	adds	r1, r3, #0
 8005410:	1c10      	adds	r0, r2, #0
 8005412:	f7fb fd65 	bl	8000ee0 <__aeabi_fmul>
 8005416:	1c03      	adds	r3, r0, #0
 8005418:	1c1a      	adds	r2, r3, #0
 800541a:	4b31      	ldr	r3, [pc, #196]	@ (80054e0 <calc_length+0x11c>)
 800541c:	601a      	str	r2, [r3, #0]

	//     
	find_maxmin_accelerations();
 800541e:	f7ff ff6f 	bl	8005300 <_Z25find_maxmin_accelerationsv>

	//        5
	//  5.0      
	//     
	if (!measuring_started && fabs(acceleration) > 5.0f) {
 8005422:	4b31      	ldr	r3, [pc, #196]	@ (80054e8 <calc_length+0x124>)
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10d      	bne.n	8005446 <calc_length+0x82>
 800542a:	4b2d      	ldr	r3, [pc, #180]	@ (80054e0 <calc_length+0x11c>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	1c18      	adds	r0, r3, #0
 8005430:	f7ff fbf2 	bl	8004c18 <_ZSt4fabsf>
 8005434:	1c03      	adds	r3, r0, #0
 8005436:	492d      	ldr	r1, [pc, #180]	@ (80054ec <calc_length+0x128>)
 8005438:	1c18      	adds	r0, r3, #0
 800543a:	f7fb f85b 	bl	80004f4 <__aeabi_fcmpgt>
 800543e:	1e03      	subs	r3, r0, #0
 8005440:	d001      	beq.n	8005446 <calc_length+0x82>
 8005442:	2301      	movs	r3, #1
 8005444:	e000      	b.n	8005448 <calc_length+0x84>
 8005446:	2300      	movs	r3, #0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d004      	beq.n	8005456 <calc_length+0x92>
		//   
		measuring_started = 1;
 800544c:	4b26      	ldr	r3, [pc, #152]	@ (80054e8 <calc_length+0x124>)
 800544e:	2201      	movs	r2, #1
 8005450:	701a      	strb	r2, [r3, #0]
		//   (   )
		check_positive_speed();
 8005452:	f7ff fe7f 	bl	8005154 <check_positive_speed>
	}


//	debug("Integrate\r\n");
	// 
	update_speed_and_length(config);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	0018      	movs	r0, r3
 800545a:	f7ff fec5 	bl	80051e8 <_Z23update_speed_and_lengthP11lis331dlh_t>

	//   
	if (is_need_stop_measuring()) {
 800545e:	f7ff fdcd 	bl	8004ffc <is_need_stop_measuring>
 8005462:	0003      	movs	r3, r0
 8005464:	1e5a      	subs	r2, r3, #1
 8005466:	4193      	sbcs	r3, r2
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d033      	beq.n	80054d6 <calc_length+0x112>
		//      
		float real_length = get_real_length();
 800546e:	f7ff fdef 	bl	8005050 <get_real_length>
 8005472:	1c03      	adds	r3, r0, #0
 8005474:	60fb      	str	r3, [r7, #12]

		//      
		if (is_measuring_meaningful(real_length)) {
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	1c18      	adds	r0, r3, #0
 800547a:	f7ff fe19 	bl	80050b0 <is_measuring_meaningful>
 800547e:	0003      	movs	r3, r0
 8005480:	1e5a      	subs	r2, r3, #1
 8005482:	4193      	sbcs	r3, r2
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d01f      	beq.n	80054ca <calc_length+0x106>
			if (max_positive_move < real_length) {
 800548a:	4b19      	ldr	r3, [pc, #100]	@ (80054f0 <calc_length+0x12c>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	1c19      	adds	r1, r3, #0
 8005490:	68f8      	ldr	r0, [r7, #12]
 8005492:	f7fb f82f 	bl	80004f4 <__aeabi_fcmpgt>
 8005496:	1e03      	subs	r3, r0, #0
 8005498:	d007      	beq.n	80054aa <calc_length+0xe6>
				max_positive_move = real_length;
 800549a:	4b15      	ldr	r3, [pc, #84]	@ (80054f0 <calc_length+0x12c>)
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	601a      	str	r2, [r3, #0]
				move_timestamp = HAL_GetTick();
 80054a0:	f002 fa9a 	bl	80079d8 <HAL_GetTick>
 80054a4:	0002      	movs	r2, r0
 80054a6:	4b13      	ldr	r3, [pc, #76]	@ (80054f4 <calc_length+0x130>)
 80054a8:	601a      	str	r2, [r3, #0]
			}

			if (max_negative_move > real_length) {
 80054aa:	4b13      	ldr	r3, [pc, #76]	@ (80054f8 <calc_length+0x134>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	1c19      	adds	r1, r3, #0
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f7fb f80b 	bl	80004cc <__aeabi_fcmplt>
 80054b6:	1e03      	subs	r3, r0, #0
 80054b8:	d007      	beq.n	80054ca <calc_length+0x106>
				max_negative_move = real_length;
 80054ba:	4b0f      	ldr	r3, [pc, #60]	@ (80054f8 <calc_length+0x134>)
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	601a      	str	r2, [r3, #0]
				move_timestamp = HAL_GetTick();
 80054c0:	f002 fa8a 	bl	80079d8 <HAL_GetTick>
 80054c4:	0002      	movs	r2, r0
 80054c6:	4b0b      	ldr	r3, [pc, #44]	@ (80054f4 <calc_length+0x130>)
 80054c8:	601a      	str	r2, [r3, #0]
			}
		}
		print_result(real_length);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	1c18      	adds	r0, r3, #0
 80054ce:	f7ff fecf 	bl	8005270 <print_result>
		reset_variables();
 80054d2:	f7ff fe0b 	bl	80050ec <reset_variables>
	}
//	debug("Return\r\n");
}
 80054d6:	46c0      	nop			@ (mov r8, r8)
 80054d8:	46bd      	mov	sp, r7
 80054da:	b004      	add	sp, #16
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	46c0      	nop			@ (mov r8, r8)
 80054e0:	200003dc 	.word	0x200003dc
 80054e4:	200004a0 	.word	0x200004a0
 80054e8:	200003e9 	.word	0x200003e9
 80054ec:	40a00000 	.word	0x40a00000
 80054f0:	200003cc 	.word	0x200003cc
 80054f4:	20000498 	.word	0x20000498
 80054f8:	200003d0 	.word	0x200003d0

080054fc <reset_acceleration_maximums>:

//   
void reset_acceleration_maximums() {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
	if ((HAL_GetTick() - acceleration_timestamp) > maxmin_timeout_ms) {
 8005500:	f002 fa6a 	bl	80079d8 <HAL_GetTick>
 8005504:	0002      	movs	r2, r0
 8005506:	4b0c      	ldr	r3, [pc, #48]	@ (8005538 <reset_acceleration_maximums+0x3c>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	1ad2      	subs	r2, r2, r3
 800550c:	4b0b      	ldr	r3, [pc, #44]	@ (800553c <reset_acceleration_maximums+0x40>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4293      	cmp	r3, r2
 8005512:	419b      	sbcs	r3, r3
 8005514:	425b      	negs	r3, r3
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00a      	beq.n	8005532 <reset_acceleration_maximums+0x36>
		acceleration_timestamp = HAL_GetTick();
 800551c:	f002 fa5c 	bl	80079d8 <HAL_GetTick>
 8005520:	0002      	movs	r2, r0
 8005522:	4b05      	ldr	r3, [pc, #20]	@ (8005538 <reset_acceleration_maximums+0x3c>)
 8005524:	601a      	str	r2, [r3, #0]

		max_positive_acceleration = 0.0f;
 8005526:	4b06      	ldr	r3, [pc, #24]	@ (8005540 <reset_acceleration_maximums+0x44>)
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
		max_negative_acceleration = 0.0f;
 800552c:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <reset_acceleration_maximums+0x48>)
 800552e:	2200      	movs	r2, #0
 8005530:	601a      	str	r2, [r3, #0]
	}
}
 8005532:	46c0      	nop			@ (mov r8, r8)
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	2000049c 	.word	0x2000049c
 800553c:	20000050 	.word	0x20000050
 8005540:	200003d4 	.word	0x200003d4
 8005544:	200003d8 	.word	0x200003d8

08005548 <reset_move_maximums>:

//    
void reset_move_maximums() {
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0
	if ((HAL_GetTick() - move_timestamp) > maxmin_timeout_ms) {
 800554c:	f002 fa44 	bl	80079d8 <HAL_GetTick>
 8005550:	0002      	movs	r2, r0
 8005552:	4b0c      	ldr	r3, [pc, #48]	@ (8005584 <reset_move_maximums+0x3c>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	1ad2      	subs	r2, r2, r3
 8005558:	4b0b      	ldr	r3, [pc, #44]	@ (8005588 <reset_move_maximums+0x40>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4293      	cmp	r3, r2
 800555e:	419b      	sbcs	r3, r3
 8005560:	425b      	negs	r3, r3
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00a      	beq.n	800557e <reset_move_maximums+0x36>
		move_timestamp = HAL_GetTick();
 8005568:	f002 fa36 	bl	80079d8 <HAL_GetTick>
 800556c:	0002      	movs	r2, r0
 800556e:	4b05      	ldr	r3, [pc, #20]	@ (8005584 <reset_move_maximums+0x3c>)
 8005570:	601a      	str	r2, [r3, #0]

		max_positive_move = 0.0f;
 8005572:	4b06      	ldr	r3, [pc, #24]	@ (800558c <reset_move_maximums+0x44>)
 8005574:	2200      	movs	r2, #0
 8005576:	601a      	str	r2, [r3, #0]
		max_negative_move = 0.0f;
 8005578:	4b05      	ldr	r3, [pc, #20]	@ (8005590 <reset_move_maximums+0x48>)
 800557a:	2200      	movs	r2, #0
 800557c:	601a      	str	r2, [r3, #0]
	}
}
 800557e:	46c0      	nop			@ (mov r8, r8)
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	20000498 	.word	0x20000498
 8005588:	20000050 	.word	0x20000050
 800558c:	200003cc 	.word	0x200003cc
 8005590:	200003d0 	.word	0x200003d0

08005594 <get_max_positive_acceleration>:

//     +
float get_max_positive_acceleration() {
 8005594:	b580      	push	{r7, lr}
 8005596:	af00      	add	r7, sp, #0
	return max_positive_acceleration;
 8005598:	4b02      	ldr	r3, [pc, #8]	@ (80055a4 <get_max_positive_acceleration+0x10>)
 800559a:	681b      	ldr	r3, [r3, #0]
}
 800559c:	1c18      	adds	r0, r3, #0
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	46c0      	nop			@ (mov r8, r8)
 80055a4:	200003d4 	.word	0x200003d4

080055a8 <get_max_negative_acceleration>:


//     -
float get_max_negative_acceleration() {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
	return max_negative_acceleration;
 80055ac:	4b02      	ldr	r3, [pc, #8]	@ (80055b8 <get_max_negative_acceleration+0x10>)
 80055ae:	681b      	ldr	r3, [r3, #0]
}
 80055b0:	1c18      	adds	r0, r3, #0
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	46c0      	nop			@ (mov r8, r8)
 80055b8:	200003d8 	.word	0x200003d8

080055bc <get_max_positive_move>:

//     +
float get_max_positive_move() {
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
	return max_positive_move;
 80055c0:	4b02      	ldr	r3, [pc, #8]	@ (80055cc <get_max_positive_move+0x10>)
 80055c2:	681b      	ldr	r3, [r3, #0]
}
 80055c4:	1c18      	adds	r0, r3, #0
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	46c0      	nop			@ (mov r8, r8)
 80055cc:	200003cc 	.word	0x200003cc

080055d0 <get_max_negative_move>:

//     -
float get_max_negative_move() {
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
	return max_negative_move;
 80055d4:	4b02      	ldr	r3, [pc, #8]	@ (80055e0 <get_max_negative_move+0x10>)
 80055d6:	681b      	ldr	r3, [r3, #0]
}
 80055d8:	1c18      	adds	r0, r3, #0
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	46c0      	nop			@ (mov r8, r8)
 80055e0:	200003d0 	.word	0x200003d0

080055e4 <round_and_limit_float>:
	}

	return (uint8_t)fmin(roundf(value), limit);
}

float round_and_limit_float(float value) {
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	if (value < 0) {
 80055ec:	2100      	movs	r1, #0
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f7fa ff6c 	bl	80004cc <__aeabi_fcmplt>
 80055f4:	1e03      	subs	r3, r0, #0
 80055f6:	d004      	beq.n	8005602 <round_and_limit_float+0x1e>
		value *= -1;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2280      	movs	r2, #128	@ 0x80
 80055fc:	0612      	lsls	r2, r2, #24
 80055fe:	4053      	eors	r3, r2
 8005600:	607b      	str	r3, [r7, #4]
	}

	return value;
 8005602:	687b      	ldr	r3, [r7, #4]
}
 8005604:	1c18      	adds	r0, r3, #0
 8005606:	46bd      	mov	sp, r7
 8005608:	b002      	add	sp, #8
 800560a:	bd80      	pop	{r7, pc}

0800560c <_ZSt4fabsIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    fabs(_Tp __x)
 800560c:	b5b0      	push	{r4, r5, r7, lr}
 800560e:	b082      	sub	sp, #8
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
    { return __builtin_fabs(__x); }
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7fd fe73 	bl	8003300 <__aeabi_i2d>
 800561a:	0002      	movs	r2, r0
 800561c:	000b      	movs	r3, r1
 800561e:	0011      	movs	r1, r2
 8005620:	000c      	movs	r4, r1
 8005622:	005b      	lsls	r3, r3, #1
 8005624:	085d      	lsrs	r5, r3, #1
 8005626:	0022      	movs	r2, r4
 8005628:	002b      	movs	r3, r5
 800562a:	0010      	movs	r0, r2
 800562c:	0019      	movs	r1, r3
 800562e:	46bd      	mov	sp, r7
 8005630:	b002      	add	sp, #8
 8005632:	bdb0      	pop	{r4, r5, r7, pc}

08005634 <reset_debug_variables>:


bool need_logging = true;


void reset_debug_variables() {
 8005634:	b5b0      	push	{r4, r5, r7, lr}
 8005636:	af00      	add	r7, sp, #0
	if (current_debug_buffer_pointer == last_trasmited_debug_buffer) {
 8005638:	4b13      	ldr	r3, [pc, #76]	@ (8005688 <reset_debug_variables+0x54>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	4b13      	ldr	r3, [pc, #76]	@ (800568c <reset_debug_variables+0x58>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	429a      	cmp	r2, r3
 8005642:	d10d      	bne.n	8005660 <reset_debug_variables+0x2c>
		need_logging = true;
 8005644:	4b12      	ldr	r3, [pc, #72]	@ (8005690 <reset_debug_variables+0x5c>)
 8005646:	2201      	movs	r2, #1
 8005648:	701a      	strb	r2, [r3, #0]
		memset(debug_buffer, 0, DEBUG_BUFFER_SIZE);
 800564a:	2380      	movs	r3, #128	@ 0x80
 800564c:	019a      	lsls	r2, r3, #6
 800564e:	4b11      	ldr	r3, [pc, #68]	@ (8005694 <reset_debug_variables+0x60>)
 8005650:	2100      	movs	r1, #0
 8005652:	0018      	movs	r0, r3
 8005654:	f00d fc18 	bl	8012e88 <memset>
		current_debug_buffer_pointer = debug_buffer;
 8005658:	4b0b      	ldr	r3, [pc, #44]	@ (8005688 <reset_debug_variables+0x54>)
 800565a:	4a0e      	ldr	r2, [pc, #56]	@ (8005694 <reset_debug_variables+0x60>)
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e00b      	b.n	8005678 <reset_debug_variables+0x44>
	}
	else {
		transmit(
 8005660:	4b0d      	ldr	r3, [pc, #52]	@ (8005698 <reset_debug_variables+0x64>)
 8005662:	681c      	ldr	r4, [r3, #0]
 8005664:	4b09      	ldr	r3, [pc, #36]	@ (800568c <reset_debug_variables+0x58>)
 8005666:	681d      	ldr	r5, [r3, #0]
 8005668:	f000 f832 	bl	80056d0 <get_debug_buffer_length_to_send>
 800566c:	0003      	movs	r3, r0
 800566e:	001a      	movs	r2, r3
 8005670:	0029      	movs	r1, r5
 8005672:	0020      	movs	r0, r4
 8005674:	f000 f8d4 	bl	8005820 <transmit>
			debug_uart, last_trasmited_debug_buffer,
			get_debug_buffer_length_to_send()
		);
	}
	last_trasmited_debug_buffer = current_debug_buffer_pointer;
 8005678:	4b03      	ldr	r3, [pc, #12]	@ (8005688 <reset_debug_variables+0x54>)
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	4b03      	ldr	r3, [pc, #12]	@ (800568c <reset_debug_variables+0x58>)
 800567e:	601a      	str	r2, [r3, #0]
}
 8005680:	46c0      	nop			@ (mov r8, r8)
 8005682:	46bd      	mov	sp, r7
 8005684:	bdb0      	pop	{r4, r5, r7, pc}
 8005686:	46c0      	nop			@ (mov r8, r8)
 8005688:	20000058 	.word	0x20000058
 800568c:	200024a4 	.word	0x200024a4
 8005690:	2000005c 	.word	0x2000005c
 8005694:	200004a4 	.word	0x200004a4
 8005698:	2000006c 	.word	0x2000006c

0800569c <get_free_debug_buffer_size>:


inline size_t get_free_debug_buffer_size() {
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
	int32_t size = (int32_t)debug_buffer + (int32_t)DEBUG_BUFFER_SIZE - (int32_t)current_debug_buffer_pointer;
 80056a2:	4b09      	ldr	r3, [pc, #36]	@ (80056c8 <get_free_debug_buffer_size+0x2c>)
 80056a4:	2280      	movs	r2, #128	@ 0x80
 80056a6:	0192      	lsls	r2, r2, #6
 80056a8:	189a      	adds	r2, r3, r2
 80056aa:	4b08      	ldr	r3, [pc, #32]	@ (80056cc <get_free_debug_buffer_size+0x30>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	607b      	str	r3, [r7, #4]

	if (size < 0) {
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	da01      	bge.n	80056bc <get_free_debug_buffer_size+0x20>
		size = 0;
 80056b8:	2300      	movs	r3, #0
 80056ba:	607b      	str	r3, [r7, #4]
	}

	return static_cast<size_t>(size);
 80056bc:	687b      	ldr	r3, [r7, #4]
}
 80056be:	0018      	movs	r0, r3
 80056c0:	46bd      	mov	sp, r7
 80056c2:	b002      	add	sp, #8
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	46c0      	nop			@ (mov r8, r8)
 80056c8:	200004a4 	.word	0x200004a4
 80056cc:	20000058 	.word	0x20000058

080056d0 <get_debug_buffer_length_to_send>:

inline uint16_t get_debug_buffer_length_to_send() {
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0
//	size_t size = current_debug_buffer_pointer - last_trasmited_debug_buffer;
//	size = std::min(size, MAX_DEBUG_MESSAGE_SIZE);
	return current_debug_buffer_pointer - last_trasmited_debug_buffer;
 80056d4:	4b04      	ldr	r3, [pc, #16]	@ (80056e8 <get_debug_buffer_length_to_send+0x18>)
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	4b04      	ldr	r3, [pc, #16]	@ (80056ec <get_debug_buffer_length_to_send+0x1c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	b29b      	uxth	r3, r3
}
 80056e0:	0018      	movs	r0, r3
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	46c0      	nop			@ (mov r8, r8)
 80056e8:	20000058 	.word	0x20000058
 80056ec:	200024a4 	.word	0x200024a4

080056f0 <debug_enabled>:

uint8_t debug_enabled() {
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
	return DEBUG_ENABLED;
 80056f4:	2301      	movs	r3, #1
}
 80056f6:	0018      	movs	r0, r3
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <debug>:

void debug(const char * message, ...) {
 80056fc:	b40f      	push	{r0, r1, r2, r3}
 80056fe:	b590      	push	{r4, r7, lr}
 8005700:	b085      	sub	sp, #20
 8005702:	af00      	add	r7, sp, #0
	if constexpr (DEBUG_ENABLED) {
		size_t max_buffer_size = get_free_debug_buffer_size();
 8005704:	f7ff ffca 	bl	800569c <get_free_debug_buffer_size>
 8005708:	0003      	movs	r3, r0
 800570a:	60bb      	str	r3, [r7, #8]

		if (max_buffer_size > 0) {
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d058      	beq.n	80057c4 <debug+0xc8>
			int16_t recorded = snprintf((char *)current_debug_buffer_pointer, max_buffer_size, "%lu ms: ", HAL_GetTick());
 8005712:	4b31      	ldr	r3, [pc, #196]	@ (80057d8 <debug+0xdc>)
 8005714:	681c      	ldr	r4, [r3, #0]
 8005716:	f002 f95f 	bl	80079d8 <HAL_GetTick>
 800571a:	0003      	movs	r3, r0
 800571c:	4a2f      	ldr	r2, [pc, #188]	@ (80057dc <debug+0xe0>)
 800571e:	68b9      	ldr	r1, [r7, #8]
 8005720:	0020      	movs	r0, r4
 8005722:	f00d fad9 	bl	8012cd8 <sniprintf>
 8005726:	0002      	movs	r2, r0
 8005728:	1dbb      	adds	r3, r7, #6
 800572a:	801a      	strh	r2, [r3, #0]

			uint16_t length = recorded > 0 ? (uint16_t)recorded : 0;
 800572c:	1dbb      	adds	r3, r7, #6
 800572e:	881b      	ldrh	r3, [r3, #0]
 8005730:	b21a      	sxth	r2, r3
 8005732:	2a00      	cmp	r2, #0
 8005734:	da00      	bge.n	8005738 <debug+0x3c>
 8005736:	2300      	movs	r3, #0
 8005738:	b21a      	sxth	r2, r3
 800573a:	210e      	movs	r1, #14
 800573c:	187b      	adds	r3, r7, r1
 800573e:	801a      	strh	r2, [r3, #0]
//			uint16_t length = 0;

			if (max_buffer_size > length) {
 8005740:	187b      	adds	r3, r7, r1
 8005742:	881b      	ldrh	r3, [r3, #0]
 8005744:	68ba      	ldr	r2, [r7, #8]
 8005746:	429a      	cmp	r2, r3
 8005748:	d93e      	bls.n	80057c8 <debug+0xcc>
				max_buffer_size -= length;
 800574a:	187b      	adds	r3, r7, r1
 800574c:	881b      	ldrh	r3, [r3, #0]
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	60bb      	str	r3, [r7, #8]

				va_list args;
				va_start (args, message);
 8005754:	2324      	movs	r3, #36	@ 0x24
 8005756:	18fb      	adds	r3, r7, r3
 8005758:	603b      	str	r3, [r7, #0]
				recorded = vsnprintf((char *)(current_debug_buffer_pointer + length), max_buffer_size, message, args);
 800575a:	4b1f      	ldr	r3, [pc, #124]	@ (80057d8 <debug+0xdc>)
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	187b      	adds	r3, r7, r1
 8005760:	881b      	ldrh	r3, [r3, #0]
 8005762:	18d0      	adds	r0, r2, r3
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	6a3a      	ldr	r2, [r7, #32]
 8005768:	68b9      	ldr	r1, [r7, #8]
 800576a:	f00d fb81 	bl	8012e70 <vsniprintf>
 800576e:	0002      	movs	r2, r0
 8005770:	1dbb      	adds	r3, r7, #6
 8005772:	801a      	strh	r2, [r3, #0]
				va_end (args);

				if (recorded > 0) {
 8005774:	1dbb      	adds	r3, r7, #6
 8005776:	2200      	movs	r2, #0
 8005778:	5e9b      	ldrsh	r3, [r3, r2]
 800577a:	2b00      	cmp	r3, #0
 800577c:	dd11      	ble.n	80057a2 <debug+0xa6>
					length += recorded < (int16_t)max_buffer_size ? recorded : max_buffer_size;
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	b21b      	sxth	r3, r3
 8005782:	1dba      	adds	r2, r7, #6
 8005784:	2100      	movs	r1, #0
 8005786:	5e52      	ldrsh	r2, [r2, r1]
 8005788:	429a      	cmp	r2, r3
 800578a:	db02      	blt.n	8005792 <debug+0x96>
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	b29b      	uxth	r3, r3
 8005790:	e001      	b.n	8005796 <debug+0x9a>
 8005792:	1dbb      	adds	r3, r7, #6
 8005794:	881b      	ldrh	r3, [r3, #0]
 8005796:	210e      	movs	r1, #14
 8005798:	187a      	adds	r2, r7, r1
 800579a:	1879      	adds	r1, r7, r1
 800579c:	8809      	ldrh	r1, [r1, #0]
 800579e:	185b      	adds	r3, r3, r1
 80057a0:	8013      	strh	r3, [r2, #0]
				}

				current_debug_buffer_pointer += length;
 80057a2:	4b0d      	ldr	r3, [pc, #52]	@ (80057d8 <debug+0xdc>)
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	230e      	movs	r3, #14
 80057a8:	18fb      	adds	r3, r7, r3
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	18d2      	adds	r2, r2, r3
 80057ae:	4b0a      	ldr	r3, [pc, #40]	@ (80057d8 <debug+0xdc>)
 80057b0:	601a      	str	r2, [r3, #0]

				if (current_debug_buffer_pointer > (debug_buffer + 8192)) {
 80057b2:	4b09      	ldr	r3, [pc, #36]	@ (80057d8 <debug+0xdc>)
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	4b0a      	ldr	r3, [pc, #40]	@ (80057e0 <debug+0xe4>)
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d905      	bls.n	80057c8 <debug+0xcc>
					current_debug_buffer_pointer = debug_buffer + 8192;
 80057bc:	4a08      	ldr	r2, [pc, #32]	@ (80057e0 <debug+0xe4>)
 80057be:	4b06      	ldr	r3, [pc, #24]	@ (80057d8 <debug+0xdc>)
 80057c0:	601a      	str	r2, [r3, #0]
		}
		else {
			reset_debug_variables();
		}
	}
}
 80057c2:	e001      	b.n	80057c8 <debug+0xcc>
			reset_debug_variables();
 80057c4:	f7ff ff36 	bl	8005634 <reset_debug_variables>
}
 80057c8:	46c0      	nop			@ (mov r8, r8)
 80057ca:	46bd      	mov	sp, r7
 80057cc:	b005      	add	sp, #20
 80057ce:	bc90      	pop	{r4, r7}
 80057d0:	bc08      	pop	{r3}
 80057d2:	b004      	add	sp, #16
 80057d4:	4718      	bx	r3
 80057d6:	46c0      	nop			@ (mov r8, r8)
 80057d8:	20000058 	.word	0x20000058
 80057dc:	08016ecc 	.word	0x08016ecc
 80057e0:	200024a4 	.word	0x200024a4

080057e4 <extended_debug>:

void extended_debug(const char * message, ...) {
 80057e4:	b40f      	push	{r0, r1, r2, r3}
 80057e6:	b580      	push	{r7, lr}
 80057e8:	af00      	add	r7, sp, #0
		va_list args;
		va_start (args, message);
		debug(message, args);
		va_end (args);
	}
}
 80057ea:	46c0      	nop			@ (mov r8, r8)
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bc80      	pop	{r7}
 80057f0:	bc08      	pop	{r3}
 80057f2:	b004      	add	sp, #16
 80057f4:	4718      	bx	r3

080057f6 <receive>:
//
//	HAL_UART_Transmit(debug_uart, (const uint8_t*)str, len, 100);
//	HAL_UART_Transmit(debug_uart, (const uint8_t*)res, 10, 100);
//}

void receive(uart_t * uart, uint8_t * buffer, size_t size) {
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b084      	sub	sp, #16
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
	HAL_UART_AbortReceive(uart);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	0018      	movs	r0, r3
 8005806:	f007 f863 	bl	800c8d0 <HAL_UART_AbortReceive>

	HAL_UART_Receive_IT(uart, buffer, size);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	b29a      	uxth	r2, r3
 800580e:	68b9      	ldr	r1, [r7, #8]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	0018      	movs	r0, r3
 8005814:	f006 fffe 	bl	800c814 <HAL_UART_Receive_IT>
}
 8005818:	46c0      	nop			@ (mov r8, r8)
 800581a:	46bd      	mov	sp, r7
 800581c:	b004      	add	sp, #16
 800581e:	bd80      	pop	{r7, pc}

08005820 <transmit>:

void transmit(uart_t * uart, uint8_t * buffer, uint16_t size) {
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	1dbb      	adds	r3, r7, #6
 800582c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_IT(uart, buffer, size);
 800582e:	1dbb      	adds	r3, r7, #6
 8005830:	881a      	ldrh	r2, [r3, #0]
 8005832:	68b9      	ldr	r1, [r7, #8]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	0018      	movs	r0, r3
 8005838:	f006 ff44 	bl	800c6c4 <HAL_UART_Transmit_IT>
}
 800583c:	46c0      	nop			@ (mov r8, r8)
 800583e:	46bd      	mov	sp, r7
 8005840:	b004      	add	sp, #16
 8005842:	bd80      	pop	{r7, pc}

08005844 <send_debug_messages>:

void send_debug_messages() {
 8005844:	b590      	push	{r4, r7, lr}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
	uint16_t size = get_debug_buffer_length_to_send();
 800584a:	1dbc      	adds	r4, r7, #6
 800584c:	f7ff ff40 	bl	80056d0 <get_debug_buffer_length_to_send>
 8005850:	0003      	movs	r3, r0
 8005852:	8023      	strh	r3, [r4, #0]

	if (need_logging && size > 0) {
 8005854:	4b0e      	ldr	r3, [pc, #56]	@ (8005890 <send_debug_messages+0x4c>)
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d015      	beq.n	8005888 <send_debug_messages+0x44>
 800585c:	1dbb      	adds	r3, r7, #6
 800585e:	881b      	ldrh	r3, [r3, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d011      	beq.n	8005888 <send_debug_messages+0x44>
		transmit(debug_uart, debug_buffer, size);
 8005864:	4b0b      	ldr	r3, [pc, #44]	@ (8005894 <send_debug_messages+0x50>)
 8005866:	6818      	ldr	r0, [r3, #0]
 8005868:	1dbb      	adds	r3, r7, #6
 800586a:	881a      	ldrh	r2, [r3, #0]
 800586c:	4b0a      	ldr	r3, [pc, #40]	@ (8005898 <send_debug_messages+0x54>)
 800586e:	0019      	movs	r1, r3
 8005870:	f7ff ffd6 	bl	8005820 <transmit>
		need_logging = false;
 8005874:	4b06      	ldr	r3, [pc, #24]	@ (8005890 <send_debug_messages+0x4c>)
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
		last_trasmited_debug_buffer += size;
 800587a:	4b08      	ldr	r3, [pc, #32]	@ (800589c <send_debug_messages+0x58>)
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	1dbb      	adds	r3, r7, #6
 8005880:	881b      	ldrh	r3, [r3, #0]
 8005882:	18d2      	adds	r2, r2, r3
 8005884:	4b05      	ldr	r3, [pc, #20]	@ (800589c <send_debug_messages+0x58>)
 8005886:	601a      	str	r2, [r3, #0]
	}
}
 8005888:	46c0      	nop			@ (mov r8, r8)
 800588a:	46bd      	mov	sp, r7
 800588c:	b003      	add	sp, #12
 800588e:	bd90      	pop	{r4, r7, pc}
 8005890:	2000005c 	.word	0x2000005c
 8005894:	2000006c 	.word	0x2000006c
 8005898:	200004a4 	.word	0x200004a4
 800589c:	200024a4 	.word	0x200024a4

080058a0 <send_all_debug_buffer_blocking>:

void send_all_debug_buffer_blocking() {
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
	size_t size = current_debug_buffer_pointer - last_trasmited_debug_buffer;
 80058a6:	4b09      	ldr	r3, [pc, #36]	@ (80058cc <send_all_debug_buffer_blocking+0x2c>)
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	4b09      	ldr	r3, [pc, #36]	@ (80058d0 <send_all_debug_buffer_blocking+0x30>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(debug_uart, debug_buffer, size, 100);
 80058b2:	4b08      	ldr	r3, [pc, #32]	@ (80058d4 <send_all_debug_buffer_blocking+0x34>)
 80058b4:	6818      	ldr	r0, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	b29a      	uxth	r2, r3
 80058ba:	4907      	ldr	r1, [pc, #28]	@ (80058d8 <send_all_debug_buffer_blocking+0x38>)
 80058bc:	2364      	movs	r3, #100	@ 0x64
 80058be:	f006 fe5d 	bl	800c57c <HAL_UART_Transmit>
}
 80058c2:	46c0      	nop			@ (mov r8, r8)
 80058c4:	46bd      	mov	sp, r7
 80058c6:	b002      	add	sp, #8
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	46c0      	nop			@ (mov r8, r8)
 80058cc:	20000058 	.word	0x20000058
 80058d0:	200024a4 	.word	0x200024a4
 80058d4:	2000006c 	.word	0x2000006c
 80058d8:	200004a4 	.word	0x200004a4

080058dc <_Z41__static_initialization_and_destruction_0ii>:
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d107      	bne.n	80058fc <_Z41__static_initialization_and_destruction_0ii+0x20>
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	4a05      	ldr	r2, [pc, #20]	@ (8005904 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d103      	bne.n	80058fc <_Z41__static_initialization_and_destruction_0ii+0x20>
uint8_t * last_trasmited_debug_buffer = current_debug_buffer_pointer;
 80058f4:	4b04      	ldr	r3, [pc, #16]	@ (8005908 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	4b04      	ldr	r3, [pc, #16]	@ (800590c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80058fa:	601a      	str	r2, [r3, #0]
}
 80058fc:	46c0      	nop			@ (mov r8, r8)
 80058fe:	46bd      	mov	sp, r7
 8005900:	b002      	add	sp, #8
 8005902:	bd80      	pop	{r7, pc}
 8005904:	0000ffff 	.word	0x0000ffff
 8005908:	20000058 	.word	0x20000058
 800590c:	200024a4 	.word	0x200024a4

08005910 <_GLOBAL__sub_I_receive_buffer>:
 8005910:	b580      	push	{r7, lr}
 8005912:	af00      	add	r7, sp, #0
 8005914:	4b03      	ldr	r3, [pc, #12]	@ (8005924 <_GLOBAL__sub_I_receive_buffer+0x14>)
 8005916:	0019      	movs	r1, r3
 8005918:	2001      	movs	r0, #1
 800591a:	f7ff ffdf 	bl	80058dc <_Z41__static_initialization_and_destruction_0ii>
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	46c0      	nop			@ (mov r8, r8)
 8005924:	0000ffff 	.word	0x0000ffff

08005928 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800592e:	4b0c      	ldr	r3, [pc, #48]	@ (8005960 <MX_DMA_Init+0x38>)
 8005930:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005932:	4b0b      	ldr	r3, [pc, #44]	@ (8005960 <MX_DMA_Init+0x38>)
 8005934:	2101      	movs	r1, #1
 8005936:	430a      	orrs	r2, r1
 8005938:	639a      	str	r2, [r3, #56]	@ 0x38
 800593a:	4b09      	ldr	r3, [pc, #36]	@ (8005960 <MX_DMA_Init+0x38>)
 800593c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800593e:	2201      	movs	r2, #1
 8005940:	4013      	ands	r3, r2
 8005942:	607b      	str	r3, [r7, #4]
 8005944:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8005946:	2200      	movs	r2, #0
 8005948:	2103      	movs	r1, #3
 800594a:	2009      	movs	r0, #9
 800594c:	f002 f922 	bl	8007b94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005950:	2009      	movs	r0, #9
 8005952:	f002 f934 	bl	8007bbe <HAL_NVIC_EnableIRQ>

}
 8005956:	46c0      	nop			@ (mov r8, r8)
 8005958:	46bd      	mov	sp, r7
 800595a:	b002      	add	sp, #8
 800595c:	bd80      	pop	{r7, pc}
 800595e:	46c0      	nop			@ (mov r8, r8)
 8005960:	40021000 	.word	0x40021000

08005964 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005964:	b590      	push	{r4, r7, lr}
 8005966:	b08b      	sub	sp, #44	@ 0x2c
 8005968:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800596a:	2414      	movs	r4, #20
 800596c:	193b      	adds	r3, r7, r4
 800596e:	0018      	movs	r0, r3
 8005970:	2314      	movs	r3, #20
 8005972:	001a      	movs	r2, r3
 8005974:	2100      	movs	r1, #0
 8005976:	f00d fa87 	bl	8012e88 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800597a:	4bad      	ldr	r3, [pc, #692]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 800597c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800597e:	4bac      	ldr	r3, [pc, #688]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 8005980:	2104      	movs	r1, #4
 8005982:	430a      	orrs	r2, r1
 8005984:	635a      	str	r2, [r3, #52]	@ 0x34
 8005986:	4baa      	ldr	r3, [pc, #680]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 8005988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800598a:	2204      	movs	r2, #4
 800598c:	4013      	ands	r3, r2
 800598e:	613b      	str	r3, [r7, #16]
 8005990:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005992:	4ba7      	ldr	r3, [pc, #668]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 8005994:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005996:	4ba6      	ldr	r3, [pc, #664]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 8005998:	2120      	movs	r1, #32
 800599a:	430a      	orrs	r2, r1
 800599c:	635a      	str	r2, [r3, #52]	@ 0x34
 800599e:	4ba4      	ldr	r3, [pc, #656]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059a2:	2220      	movs	r2, #32
 80059a4:	4013      	ands	r3, r2
 80059a6:	60fb      	str	r3, [r7, #12]
 80059a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80059aa:	4ba1      	ldr	r3, [pc, #644]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059ae:	4ba0      	ldr	r3, [pc, #640]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059b0:	2101      	movs	r1, #1
 80059b2:	430a      	orrs	r2, r1
 80059b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80059b6:	4b9e      	ldr	r3, [pc, #632]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ba:	2201      	movs	r2, #1
 80059bc:	4013      	ands	r3, r2
 80059be:	60bb      	str	r3, [r7, #8]
 80059c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80059c2:	4b9b      	ldr	r3, [pc, #620]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059c6:	4b9a      	ldr	r3, [pc, #616]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059c8:	2102      	movs	r1, #2
 80059ca:	430a      	orrs	r2, r1
 80059cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80059ce:	4b98      	ldr	r3, [pc, #608]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059d2:	2202      	movs	r2, #2
 80059d4:	4013      	ands	r3, r2
 80059d6:	607b      	str	r3, [r7, #4]
 80059d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80059da:	4b95      	ldr	r3, [pc, #596]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059de:	4b94      	ldr	r3, [pc, #592]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059e0:	2108      	movs	r1, #8
 80059e2:	430a      	orrs	r2, r1
 80059e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80059e6:	4b92      	ldr	r3, [pc, #584]	@ (8005c30 <MX_GPIO_Init+0x2cc>)
 80059e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ea:	2208      	movs	r2, #8
 80059ec:	4013      	ands	r3, r2
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GAIN1_Pin|GAIN0_Pin, GPIO_PIN_SET);
 80059f2:	4b90      	ldr	r3, [pc, #576]	@ (8005c34 <MX_GPIO_Init+0x2d0>)
 80059f4:	2201      	movs	r2, #1
 80059f6:	2103      	movs	r1, #3
 80059f8:	0018      	movs	r0, r3
 80059fa:	f002 fe88 	bl	800870e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, A0_Pin|TEMP_Pin|FLASH_NSS_Pin|DBG_GPIO1_Pin, GPIO_PIN_RESET);
 80059fe:	23a3      	movs	r3, #163	@ 0xa3
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	488c      	ldr	r0, [pc, #560]	@ (8005c34 <MX_GPIO_Init+0x2d0>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	0019      	movs	r1, r3
 8005a08:	f002 fe81 	bl	800870e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SCLK_Pin|SPEED_Pin|FLASH_HOLD_Pin, GPIO_PIN_RESET);
 8005a0c:	498a      	ldr	r1, [pc, #552]	@ (8005c38 <MX_GPIO_Init+0x2d4>)
 8005a0e:	23a0      	movs	r3, #160	@ 0xa0
 8005a10:	05db      	lsls	r3, r3, #23
 8005a12:	2200      	movs	r2, #0
 8005a14:	0018      	movs	r0, r3
 8005a16:	f002 fe7a 	bl	800870e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PDWN_GPIO_Port, PDWN_Pin, GPIO_PIN_SET);
 8005a1a:	23a0      	movs	r3, #160	@ 0xa0
 8005a1c:	05db      	lsls	r3, r3, #23
 8005a1e:	2201      	movs	r2, #1
 8005a20:	2104      	movs	r1, #4
 8005a22:	0018      	movs	r0, r3
 8005a24:	f002 fe73 	bl	800870e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_CS_GPIO_Port, ACCEL_CS_Pin, GPIO_PIN_RESET);
 8005a28:	2380      	movs	r3, #128	@ 0x80
 8005a2a:	015b      	lsls	r3, r3, #5
 8005a2c:	4883      	ldr	r0, [pc, #524]	@ (8005c3c <MX_GPIO_Init+0x2d8>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	0019      	movs	r1, r3
 8005a32:	f002 fe6c 	bl	800870e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FLASH_WP_Pin|DBG_GPIO2_Pin|LED_ERROR_Pin|LED_STATUS_Pin, GPIO_PIN_RESET);
 8005a36:	4982      	ldr	r1, [pc, #520]	@ (8005c40 <MX_GPIO_Init+0x2dc>)
 8005a38:	4b82      	ldr	r3, [pc, #520]	@ (8005c44 <MX_GPIO_Init+0x2e0>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	0018      	movs	r0, r3
 8005a3e:	f002 fe66 	bl	800870e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = GAIN1_Pin|GAIN0_Pin;
 8005a42:	193b      	adds	r3, r7, r4
 8005a44:	2203      	movs	r2, #3
 8005a46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a48:	193b      	adds	r3, r7, r4
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a4e:	193b      	adds	r3, r7, r4
 8005a50:	2201      	movs	r2, #1
 8005a52:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a54:	193b      	adds	r3, r7, r4
 8005a56:	2200      	movs	r2, #0
 8005a58:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a5a:	193b      	adds	r3, r7, r4
 8005a5c:	4a75      	ldr	r2, [pc, #468]	@ (8005c34 <MX_GPIO_Init+0x2d0>)
 8005a5e:	0019      	movs	r1, r3
 8005a60:	0010      	movs	r0, r2
 8005a62:	f002 fcd3 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = A0_Pin|TEMP_Pin;
 8005a66:	193b      	adds	r3, r7, r4
 8005a68:	220c      	movs	r2, #12
 8005a6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a6c:	193b      	adds	r3, r7, r4
 8005a6e:	2201      	movs	r2, #1
 8005a70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005a72:	193b      	adds	r3, r7, r4
 8005a74:	2202      	movs	r2, #2
 8005a76:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a78:	193b      	adds	r3, r7, r4
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a7e:	193b      	adds	r3, r7, r4
 8005a80:	4a6c      	ldr	r2, [pc, #432]	@ (8005c34 <MX_GPIO_Init+0x2d0>)
 8005a82:	0019      	movs	r1, r3
 8005a84:	0010      	movs	r0, r2
 8005a86:	f002 fcc1 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRDY_DROUT_Pin;
 8005a8a:	193b      	adds	r3, r7, r4
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005a90:	193b      	adds	r3, r7, r4
 8005a92:	2200      	movs	r2, #0
 8005a94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a96:	193b      	adds	r3, r7, r4
 8005a98:	2200      	movs	r2, #0
 8005a9a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DRDY_DROUT_GPIO_Port, &GPIO_InitStruct);
 8005a9c:	193a      	adds	r2, r7, r4
 8005a9e:	23a0      	movs	r3, #160	@ 0xa0
 8005aa0:	05db      	lsls	r3, r3, #23
 8005aa2:	0011      	movs	r1, r2
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	f002 fcb1 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SCLK_Pin|SPEED_Pin;
 8005aaa:	193b      	adds	r3, r7, r4
 8005aac:	220a      	movs	r2, #10
 8005aae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005ab0:	193b      	adds	r3, r7, r4
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005ab6:	193b      	adds	r3, r7, r4
 8005ab8:	2202      	movs	r2, #2
 8005aba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005abc:	193b      	adds	r3, r7, r4
 8005abe:	2200      	movs	r2, #0
 8005ac0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ac2:	193a      	adds	r2, r7, r4
 8005ac4:	23a0      	movs	r3, #160	@ 0xa0
 8005ac6:	05db      	lsls	r3, r3, #23
 8005ac8:	0011      	movs	r1, r2
 8005aca:	0018      	movs	r0, r3
 8005acc:	f002 fc9e 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDWN_Pin;
 8005ad0:	193b      	adds	r3, r7, r4
 8005ad2:	2204      	movs	r2, #4
 8005ad4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005ad6:	193b      	adds	r3, r7, r4
 8005ad8:	2201      	movs	r2, #1
 8005ada:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005adc:	193b      	adds	r3, r7, r4
 8005ade:	2201      	movs	r2, #1
 8005ae0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ae2:	193b      	adds	r3, r7, r4
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PDWN_GPIO_Port, &GPIO_InitStruct);
 8005ae8:	193a      	adds	r2, r7, r4
 8005aea:	23a0      	movs	r3, #160	@ 0xa0
 8005aec:	05db      	lsls	r3, r3, #23
 8005aee:	0011      	movs	r1, r2
 8005af0:	0018      	movs	r0, r3
 8005af2:	f002 fc8b 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = X_Z_SELECT_Pin;
 8005af6:	193b      	adds	r3, r7, r4
 8005af8:	2201      	movs	r2, #1
 8005afa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005afc:	193b      	adds	r3, r7, r4
 8005afe:	2200      	movs	r2, #0
 8005b00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b02:	193b      	adds	r3, r7, r4
 8005b04:	2201      	movs	r2, #1
 8005b06:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(X_Z_SELECT_GPIO_Port, &GPIO_InitStruct);
 8005b08:	193b      	adds	r3, r7, r4
 8005b0a:	4a4c      	ldr	r2, [pc, #304]	@ (8005c3c <MX_GPIO_Init+0x2d8>)
 8005b0c:	0019      	movs	r1, r3
 8005b0e:	0010      	movs	r0, r2
 8005b10:	f002 fc7c 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCEL_CS_Pin;
 8005b14:	0021      	movs	r1, r4
 8005b16:	187b      	adds	r3, r7, r1
 8005b18:	2280      	movs	r2, #128	@ 0x80
 8005b1a:	0152      	lsls	r2, r2, #5
 8005b1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b1e:	000c      	movs	r4, r1
 8005b20:	193b      	adds	r3, r7, r4
 8005b22:	2201      	movs	r2, #1
 8005b24:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b26:	193b      	adds	r3, r7, r4
 8005b28:	2200      	movs	r2, #0
 8005b2a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b2c:	193b      	adds	r3, r7, r4
 8005b2e:	2200      	movs	r2, #0
 8005b30:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACCEL_CS_GPIO_Port, &GPIO_InitStruct);
 8005b32:	193b      	adds	r3, r7, r4
 8005b34:	4a41      	ldr	r2, [pc, #260]	@ (8005c3c <MX_GPIO_Init+0x2d8>)
 8005b36:	0019      	movs	r1, r3
 8005b38:	0010      	movs	r0, r2
 8005b3a:	f002 fc67 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_NSS_Pin;
 8005b3e:	193b      	adds	r3, r7, r4
 8005b40:	2280      	movs	r2, #128	@ 0x80
 8005b42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b44:	193b      	adds	r3, r7, r4
 8005b46:	2201      	movs	r2, #1
 8005b48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b4a:	193b      	adds	r3, r7, r4
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b50:	193b      	adds	r3, r7, r4
 8005b52:	2200      	movs	r2, #0
 8005b54:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(FLASH_NSS_GPIO_Port, &GPIO_InitStruct);
 8005b56:	193b      	adds	r3, r7, r4
 8005b58:	4a36      	ldr	r2, [pc, #216]	@ (8005c34 <MX_GPIO_Init+0x2d0>)
 8005b5a:	0019      	movs	r1, r3
 8005b5c:	0010      	movs	r0, r2
 8005b5e:	f002 fc55 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FLASH_WP_Pin|LED_ERROR_Pin|LED_STATUS_Pin;
 8005b62:	0021      	movs	r1, r4
 8005b64:	187b      	adds	r3, r7, r1
 8005b66:	2283      	movs	r2, #131	@ 0x83
 8005b68:	0092      	lsls	r2, r2, #2
 8005b6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b6c:	000c      	movs	r4, r1
 8005b6e:	193b      	adds	r3, r7, r4
 8005b70:	2201      	movs	r2, #1
 8005b72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b74:	193b      	adds	r3, r7, r4
 8005b76:	2200      	movs	r2, #0
 8005b78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b7a:	193b      	adds	r3, r7, r4
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b80:	193b      	adds	r3, r7, r4
 8005b82:	4a30      	ldr	r2, [pc, #192]	@ (8005c44 <MX_GPIO_Init+0x2e0>)
 8005b84:	0019      	movs	r1, r3
 8005b86:	0010      	movs	r0, r2
 8005b88:	f002 fc40 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_HOLD_Pin;
 8005b8c:	0021      	movs	r1, r4
 8005b8e:	187b      	adds	r3, r7, r1
 8005b90:	2280      	movs	r2, #128	@ 0x80
 8005b92:	00d2      	lsls	r2, r2, #3
 8005b94:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b96:	000c      	movs	r4, r1
 8005b98:	193b      	adds	r3, r7, r4
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b9e:	193b      	adds	r3, r7, r4
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ba4:	193b      	adds	r3, r7, r4
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(FLASH_HOLD_GPIO_Port, &GPIO_InitStruct);
 8005baa:	193a      	adds	r2, r7, r4
 8005bac:	23a0      	movs	r3, #160	@ 0xa0
 8005bae:	05db      	lsls	r3, r3, #23
 8005bb0:	0011      	movs	r1, r2
 8005bb2:	0018      	movs	r0, r3
 8005bb4:	f002 fc2a 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DBG_GPIO1_Pin;
 8005bb8:	0021      	movs	r1, r4
 8005bba:	187b      	adds	r3, r7, r1
 8005bbc:	2280      	movs	r2, #128	@ 0x80
 8005bbe:	0092      	lsls	r2, r2, #2
 8005bc0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bc2:	000c      	movs	r4, r1
 8005bc4:	193b      	adds	r3, r7, r4
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bca:	193b      	adds	r3, r7, r4
 8005bcc:	2200      	movs	r2, #0
 8005bce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bd0:	193b      	adds	r3, r7, r4
 8005bd2:	2203      	movs	r2, #3
 8005bd4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DBG_GPIO1_GPIO_Port, &GPIO_InitStruct);
 8005bd6:	193b      	adds	r3, r7, r4
 8005bd8:	4a16      	ldr	r2, [pc, #88]	@ (8005c34 <MX_GPIO_Init+0x2d0>)
 8005bda:	0019      	movs	r1, r3
 8005bdc:	0010      	movs	r0, r2
 8005bde:	f002 fc15 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Test_pin_3_Pin;
 8005be2:	193b      	adds	r3, r7, r4
 8005be4:	2201      	movs	r2, #1
 8005be6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005be8:	193b      	adds	r3, r7, r4
 8005bea:	2200      	movs	r2, #0
 8005bec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005bee:	193b      	adds	r3, r7, r4
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Test_pin_3_GPIO_Port, &GPIO_InitStruct);
 8005bf4:	193b      	adds	r3, r7, r4
 8005bf6:	4a13      	ldr	r2, [pc, #76]	@ (8005c44 <MX_GPIO_Init+0x2e0>)
 8005bf8:	0019      	movs	r1, r3
 8005bfa:	0010      	movs	r0, r2
 8005bfc:	f002 fc06 	bl	800840c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DBG_GPIO2_Pin;
 8005c00:	0021      	movs	r1, r4
 8005c02:	187b      	adds	r3, r7, r1
 8005c04:	2202      	movs	r2, #2
 8005c06:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c08:	187b      	adds	r3, r7, r1
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c0e:	187b      	adds	r3, r7, r1
 8005c10:	2200      	movs	r2, #0
 8005c12:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c14:	187b      	adds	r3, r7, r1
 8005c16:	2203      	movs	r2, #3
 8005c18:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DBG_GPIO2_GPIO_Port, &GPIO_InitStruct);
 8005c1a:	187b      	adds	r3, r7, r1
 8005c1c:	4a09      	ldr	r2, [pc, #36]	@ (8005c44 <MX_GPIO_Init+0x2e0>)
 8005c1e:	0019      	movs	r1, r3
 8005c20:	0010      	movs	r0, r2
 8005c22:	f002 fbf3 	bl	800840c <HAL_GPIO_Init>

}
 8005c26:	46c0      	nop			@ (mov r8, r8)
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	b00b      	add	sp, #44	@ 0x2c
 8005c2c:	bd90      	pop	{r4, r7, pc}
 8005c2e:	46c0      	nop			@ (mov r8, r8)
 8005c30:	40021000 	.word	0x40021000
 8005c34:	50000800 	.word	0x50000800
 8005c38:	0000040a 	.word	0x0000040a
 8005c3c:	50000400 	.word	0x50000400
 8005c40:	0000020e 	.word	0x0000020e
 8005c44:	50000c00 	.word	0x50000c00

08005c48 <hdc1080_init>:
#include "sensors_state.h"
#include "debug.h"

I2C_HandleTypeDef* hi2c_hdc1080;

bool hdc1080_init(I2C_HandleTypeDef* _hi2c_hdc1080, Temp_Reso Temperature_Resolution_x_bit, Humi_Reso Humidity_Resolution_x_bit)	{
 8005c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c4a:	b089      	sub	sp, #36	@ 0x24
 8005c4c:	af04      	add	r7, sp, #16
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	0008      	movs	r0, r1
 8005c52:	0011      	movs	r1, r2
 8005c54:	1cfb      	adds	r3, r7, #3
 8005c56:	1c02      	adds	r2, r0, #0
 8005c58:	701a      	strb	r2, [r3, #0]
 8005c5a:	1cbb      	adds	r3, r7, #2
 8005c5c:	1c0a      	adds	r2, r1, #0
 8005c5e:	701a      	strb	r2, [r3, #0]
	 * Default:   Temperature resolution = 14 bit,
	 *            Humidity resolution = 14 bit
	 */

	/* Set the acquisition mode to measure both temperature and humidity by setting Bit[12] to 1 */
	uint16_t config_reg_value = 0x1000;
 8005c60:	210e      	movs	r1, #14
 8005c62:	187b      	adds	r3, r7, r1
 8005c64:	2280      	movs	r2, #128	@ 0x80
 8005c66:	0152      	lsls	r2, r2, #5
 8005c68:	801a      	strh	r2, [r3, #0]
	uint8_t data_send[2];
	hi2c_hdc1080 = _hi2c_hdc1080;
 8005c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8005d28 <hdc1080_init+0xe0>)
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	601a      	str	r2, [r3, #0]
	if(Temperature_Resolution_x_bit == Temperature_Resolution_11_bit) {
 8005c70:	1cfb      	adds	r3, r7, #3
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d106      	bne.n	8005c86 <hdc1080_init+0x3e>
		config_reg_value |= (1 << 10); //11 bit
 8005c78:	187b      	adds	r3, r7, r1
 8005c7a:	187a      	adds	r2, r7, r1
 8005c7c:	8812      	ldrh	r2, [r2, #0]
 8005c7e:	2180      	movs	r1, #128	@ 0x80
 8005c80:	00c9      	lsls	r1, r1, #3
 8005c82:	430a      	orrs	r2, r1
 8005c84:	801a      	strh	r2, [r3, #0]
	}

	switch(Humidity_Resolution_x_bit) {
 8005c86:	1cbb      	adds	r3, r7, #2
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d00d      	beq.n	8005caa <hdc1080_init+0x62>
 8005c8e:	dc16      	bgt.n	8005cbe <hdc1080_init+0x76>
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d013      	beq.n	8005cbc <hdc1080_init+0x74>
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d112      	bne.n	8005cbe <hdc1080_init+0x76>
		case Humidity_Resolution_11_bit:
			config_reg_value |= (1 << 8);
 8005c98:	220e      	movs	r2, #14
 8005c9a:	18bb      	adds	r3, r7, r2
 8005c9c:	18ba      	adds	r2, r7, r2
 8005c9e:	8812      	ldrh	r2, [r2, #0]
 8005ca0:	2180      	movs	r1, #128	@ 0x80
 8005ca2:	0049      	lsls	r1, r1, #1
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	801a      	strh	r2, [r3, #0]
			break;
 8005ca8:	e009      	b.n	8005cbe <hdc1080_init+0x76>
		case Humidity_Resolution_8_bit:
			config_reg_value |= (1 << 9);
 8005caa:	220e      	movs	r2, #14
 8005cac:	18bb      	adds	r3, r7, r2
 8005cae:	18ba      	adds	r2, r7, r2
 8005cb0:	8812      	ldrh	r2, [r2, #0]
 8005cb2:	2180      	movs	r1, #128	@ 0x80
 8005cb4:	0089      	lsls	r1, r1, #2
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	801a      	strh	r2, [r3, #0]
			break;
 8005cba:	e000      	b.n	8005cbe <hdc1080_init+0x76>
		case Humidity_Resolution_14_bit:
			break;
 8005cbc:	46c0      	nop			@ (mov r8, r8)
	}

	data_send[0] = (config_reg_value >> 8);
 8005cbe:	210e      	movs	r1, #14
 8005cc0:	187b      	adds	r3, r7, r1
 8005cc2:	881b      	ldrh	r3, [r3, #0]
 8005cc4:	0a1b      	lsrs	r3, r3, #8
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	2508      	movs	r5, #8
 8005ccc:	197b      	adds	r3, r7, r5
 8005cce:	701a      	strb	r2, [r3, #0]
	data_send[1] = (config_reg_value & 0x00ff);
 8005cd0:	187b      	adds	r3, r7, r1
 8005cd2:	881b      	ldrh	r3, [r3, #0]
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	197b      	adds	r3, r7, r5
 8005cd8:	705a      	strb	r2, [r3, #1]


	HAL_StatusTypeDef status = HAL_OK;
 8005cda:	260d      	movs	r6, #13
 8005cdc:	19bb      	adds	r3, r7, r6
 8005cde:	2200      	movs	r2, #0
 8005ce0:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_IsDeviceReady(hi2c_hdc1080, HDC_1080_ADDR, 10, 100);
 8005ce2:	4b11      	ldr	r3, [pc, #68]	@ (8005d28 <hdc1080_init+0xe0>)
 8005ce4:	6818      	ldr	r0, [r3, #0]
 8005ce6:	19bc      	adds	r4, r7, r6
 8005ce8:	2364      	movs	r3, #100	@ 0x64
 8005cea:	220a      	movs	r2, #10
 8005cec:	2180      	movs	r1, #128	@ 0x80
 8005cee:	f003 fa81 	bl	80091f4 <HAL_I2C_IsDeviceReady>
 8005cf2:	0003      	movs	r3, r0
 8005cf4:	7023      	strb	r3, [r4, #0]
	if(status == HAL_OK) {
 8005cf6:	19bb      	adds	r3, r7, r6
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10f      	bne.n	8005d1e <hdc1080_init+0xd6>
		HAL_I2C_Mem_Write(hi2c_hdc1080, HDC_1080_ADDR, Configuration_register_add, I2C_MEMADD_SIZE_8BIT, data_send, 2, 1000);
 8005cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8005d28 <hdc1080_init+0xe0>)
 8005d00:	6818      	ldr	r0, [r3, #0]
 8005d02:	23fa      	movs	r3, #250	@ 0xfa
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	9302      	str	r3, [sp, #8]
 8005d08:	2302      	movs	r3, #2
 8005d0a:	9301      	str	r3, [sp, #4]
 8005d0c:	197b      	adds	r3, r7, r5
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	2301      	movs	r3, #1
 8005d12:	2202      	movs	r2, #2
 8005d14:	2180      	movs	r1, #128	@ 0x80
 8005d16:	f003 f80b 	bl	8008d30 <HAL_I2C_Mem_Write>
		return true;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e000      	b.n	8005d20 <hdc1080_init+0xd8>
	} else {
		return false;
 8005d1e:	2300      	movs	r3, #0
	}
}
 8005d20:	0018      	movs	r0, r3
 8005d22:	46bd      	mov	sp, r7
 8005d24:	b005      	add	sp, #20
 8005d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d28:	200024a8 	.word	0x200024a8

08005d2c <hdc1080_start_measurement>:


int8_t hdc1080_start_measurement(float * temperature, float * humidity)	{
 8005d2c:	b590      	push	{r4, r7, lr}
 8005d2e:	b089      	sub	sp, #36	@ 0x24
 8005d30:	af02      	add	r7, sp, #8
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]

	uint8_t receive_data[4];
	uint16_t temp_x, humi_x;
	uint8_t send_data = Temperature_register_add;
 8005d36:	210f      	movs	r1, #15
 8005d38:	187b      	adds	r3, r7, r1
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	701a      	strb	r2, [r3, #0]

	HAL_I2C_Master_Transmit(hi2c_hdc1080, HDC_1080_ADDR, &send_data, 1, 100);
 8005d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8005e28 <hdc1080_start_measurement+0xfc>)
 8005d40:	6818      	ldr	r0, [r3, #0]
 8005d42:	187a      	adds	r2, r7, r1
 8005d44:	2364      	movs	r3, #100	@ 0x64
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	2301      	movs	r3, #1
 8005d4a:	2180      	movs	r1, #128	@ 0x80
 8005d4c:	f002 fdbe 	bl	80088cc <HAL_I2C_Master_Transmit>

 	vTaskDelay(20);
 8005d50:	2014      	movs	r0, #20
 8005d52:	f00a f9a1 	bl	8010098 <vTaskDelay>

	/* Read temperature and humidity */
 	HAL_I2C_Master_Receive(hi2c_hdc1080, HDC_1080_ADDR, receive_data, 4, 100);
 8005d56:	4b34      	ldr	r3, [pc, #208]	@ (8005e28 <hdc1080_start_measurement+0xfc>)
 8005d58:	6818      	ldr	r0, [r3, #0]
 8005d5a:	2410      	movs	r4, #16
 8005d5c:	193a      	adds	r2, r7, r4
 8005d5e:	2364      	movs	r3, #100	@ 0x64
 8005d60:	9300      	str	r3, [sp, #0]
 8005d62:	2304      	movs	r3, #4
 8005d64:	2180      	movs	r1, #128	@ 0x80
 8005d66:	f002 fedb 	bl	8008b20 <HAL_I2C_Master_Receive>

	temp_x =((receive_data[0] << 8) | receive_data[1]);
 8005d6a:	0021      	movs	r1, r4
 8005d6c:	187b      	adds	r3, r7, r1
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	021b      	lsls	r3, r3, #8
 8005d72:	b21a      	sxth	r2, r3
 8005d74:	187b      	adds	r3, r7, r1
 8005d76:	785b      	ldrb	r3, [r3, #1]
 8005d78:	b21b      	sxth	r3, r3
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	b21a      	sxth	r2, r3
 8005d7e:	2016      	movs	r0, #22
 8005d80:	183b      	adds	r3, r7, r0
 8005d82:	801a      	strh	r2, [r3, #0]
	humi_x =((receive_data[2] << 8) | receive_data[3]);
 8005d84:	187b      	adds	r3, r7, r1
 8005d86:	789b      	ldrb	r3, [r3, #2]
 8005d88:	021b      	lsls	r3, r3, #8
 8005d8a:	b21a      	sxth	r2, r3
 8005d8c:	187b      	adds	r3, r7, r1
 8005d8e:	78db      	ldrb	r3, [r3, #3]
 8005d90:	b21b      	sxth	r3, r3
 8005d92:	4313      	orrs	r3, r2
 8005d94:	b21a      	sxth	r2, r3
 8005d96:	2414      	movs	r4, #20
 8005d98:	193b      	adds	r3, r7, r4
 8005d9a:	801a      	strh	r2, [r3, #0]

	*temperature=((temp_x / 65536.0) * 165.0) - 40.0;
 8005d9c:	183b      	adds	r3, r7, r0
 8005d9e:	881b      	ldrh	r3, [r3, #0]
 8005da0:	0018      	movs	r0, r3
 8005da2:	f7fd faad 	bl	8003300 <__aeabi_i2d>
 8005da6:	2200      	movs	r2, #0
 8005da8:	4b20      	ldr	r3, [pc, #128]	@ (8005e2c <hdc1080_start_measurement+0x100>)
 8005daa:	f7fb ffa3 	bl	8001cf4 <__aeabi_ddiv>
 8005dae:	0002      	movs	r2, r0
 8005db0:	000b      	movs	r3, r1
 8005db2:	0010      	movs	r0, r2
 8005db4:	0019      	movs	r1, r3
 8005db6:	2200      	movs	r2, #0
 8005db8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e30 <hdc1080_start_measurement+0x104>)
 8005dba:	f7fc fbdf 	bl	800257c <__aeabi_dmul>
 8005dbe:	0002      	movs	r2, r0
 8005dc0:	000b      	movs	r3, r1
 8005dc2:	0010      	movs	r0, r2
 8005dc4:	0019      	movs	r1, r3
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e34 <hdc1080_start_measurement+0x108>)
 8005dca:	f7fc fe9f 	bl	8002b0c <__aeabi_dsub>
 8005dce:	0002      	movs	r2, r0
 8005dd0:	000b      	movs	r3, r1
 8005dd2:	0010      	movs	r0, r2
 8005dd4:	0019      	movs	r1, r3
 8005dd6:	f7fd fb2d 	bl	8003434 <__aeabi_d2f>
 8005dda:	1c02      	adds	r2, r0, #0
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	601a      	str	r2, [r3, #0]
	*humidity=(uint8_t)((humi_x / 65536.0) * 100.0);
 8005de0:	193b      	adds	r3, r7, r4
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	0018      	movs	r0, r3
 8005de6:	f7fd fa8b 	bl	8003300 <__aeabi_i2d>
 8005dea:	2200      	movs	r2, #0
 8005dec:	4b0f      	ldr	r3, [pc, #60]	@ (8005e2c <hdc1080_start_measurement+0x100>)
 8005dee:	f7fb ff81 	bl	8001cf4 <__aeabi_ddiv>
 8005df2:	0002      	movs	r2, r0
 8005df4:	000b      	movs	r3, r1
 8005df6:	0010      	movs	r0, r2
 8005df8:	0019      	movs	r1, r3
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8005e38 <hdc1080_start_measurement+0x10c>)
 8005dfe:	f7fc fbbd 	bl	800257c <__aeabi_dmul>
 8005e02:	0002      	movs	r2, r0
 8005e04:	000b      	movs	r3, r1
 8005e06:	0010      	movs	r0, r2
 8005e08:	0019      	movs	r1, r3
 8005e0a:	f7fa fbbf 	bl	800058c <__aeabi_d2uiz>
 8005e0e:	0003      	movs	r3, r0
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	0018      	movs	r0, r3
 8005e14:	f7fb fbc8 	bl	80015a8 <__aeabi_ui2f>
 8005e18:	1c02      	adds	r2, r0, #0
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	601a      	str	r2, [r3, #0]

	return true;
 8005e1e:	2301      	movs	r3, #1
}
 8005e20:	0018      	movs	r0, r3
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b007      	add	sp, #28
 8005e26:	bd90      	pop	{r4, r7, pc}
 8005e28:	200024a8 	.word	0x200024a8
 8005e2c:	40f00000 	.word	0x40f00000
 8005e30:	4064a000 	.word	0x4064a000
 8005e34:	40440000 	.word	0x40440000
 8005e38:	40590000 	.word	0x40590000

08005e3c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8005e40:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e42:	4a1c      	ldr	r2, [pc, #112]	@ (8005eb4 <MX_I2C2_Init+0x78>)
 8005e44:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 8005e46:	4b1a      	ldr	r3, [pc, #104]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e48:	4a1b      	ldr	r2, [pc, #108]	@ (8005eb8 <MX_I2C2_Init+0x7c>)
 8005e4a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8005e4c:	4b18      	ldr	r3, [pc, #96]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005e52:	4b17      	ldr	r3, [pc, #92]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e54:	2201      	movs	r2, #1
 8005e56:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005e58:	4b15      	ldr	r3, [pc, #84]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8005e5e:	4b14      	ldr	r3, [pc, #80]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005e64:	4b12      	ldr	r3, [pc, #72]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005e6a:	4b11      	ldr	r3, [pc, #68]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005e70:	4b0f      	ldr	r3, [pc, #60]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005e76:	4b0e      	ldr	r3, [pc, #56]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e78:	0018      	movs	r0, r3
 8005e7a:	f002 fc81 	bl	8008780 <HAL_I2C_Init>
 8005e7e:	1e03      	subs	r3, r0, #0
 8005e80:	d001      	beq.n	8005e86 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8005e82:	f000 fda7 	bl	80069d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005e86:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e88:	2100      	movs	r1, #0
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f003 fe48 	bl	8009b20 <HAL_I2CEx_ConfigAnalogFilter>
 8005e90:	1e03      	subs	r3, r0, #0
 8005e92:	d001      	beq.n	8005e98 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8005e94:	f000 fd9e 	bl	80069d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8005e98:	4b05      	ldr	r3, [pc, #20]	@ (8005eb0 <MX_I2C2_Init+0x74>)
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	0018      	movs	r0, r3
 8005e9e:	f003 fe8b 	bl	8009bb8 <HAL_I2CEx_ConfigDigitalFilter>
 8005ea2:	1e03      	subs	r3, r0, #0
 8005ea4:	d001      	beq.n	8005eaa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8005ea6:	f000 fd95 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005eaa:	46c0      	nop			@ (mov r8, r8)
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	200024ac 	.word	0x200024ac
 8005eb4:	40005800 	.word	0x40005800
 8005eb8:	10707dbc 	.word	0x10707dbc

08005ebc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005ebc:	b590      	push	{r4, r7, lr}
 8005ebe:	b08b      	sub	sp, #44	@ 0x2c
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec4:	2414      	movs	r4, #20
 8005ec6:	193b      	adds	r3, r7, r4
 8005ec8:	0018      	movs	r0, r3
 8005eca:	2314      	movs	r3, #20
 8005ecc:	001a      	movs	r2, r3
 8005ece:	2100      	movs	r1, #0
 8005ed0:	f00c ffda 	bl	8012e88 <memset>
  if(i2cHandle->Instance==I2C2)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a1b      	ldr	r2, [pc, #108]	@ (8005f48 <HAL_I2C_MspInit+0x8c>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d130      	bne.n	8005f40 <HAL_I2C_MspInit+0x84>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ede:	4b1b      	ldr	r3, [pc, #108]	@ (8005f4c <HAL_I2C_MspInit+0x90>)
 8005ee0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8005f4c <HAL_I2C_MspInit+0x90>)
 8005ee4:	2102      	movs	r1, #2
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005eea:	4b18      	ldr	r3, [pc, #96]	@ (8005f4c <HAL_I2C_MspInit+0x90>)
 8005eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eee:	2202      	movs	r2, #2
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]
 8005ef4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = SENSOR_I2C2_SCL_Pin|SENSOR_I2C2_SDA_Pin;
 8005ef6:	193b      	adds	r3, r7, r4
 8005ef8:	22c0      	movs	r2, #192	@ 0xc0
 8005efa:	01d2      	lsls	r2, r2, #7
 8005efc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005efe:	0021      	movs	r1, r4
 8005f00:	187b      	adds	r3, r7, r1
 8005f02:	2212      	movs	r2, #18
 8005f04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f06:	187b      	adds	r3, r7, r1
 8005f08:	2200      	movs	r2, #0
 8005f0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f0c:	187b      	adds	r3, r7, r1
 8005f0e:	2200      	movs	r2, #0
 8005f10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8005f12:	187b      	adds	r3, r7, r1
 8005f14:	2206      	movs	r2, #6
 8005f16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f18:	187b      	adds	r3, r7, r1
 8005f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8005f50 <HAL_I2C_MspInit+0x94>)
 8005f1c:	0019      	movs	r1, r3
 8005f1e:	0010      	movs	r0, r2
 8005f20:	f002 fa74 	bl	800840c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005f24:	4b09      	ldr	r3, [pc, #36]	@ (8005f4c <HAL_I2C_MspInit+0x90>)
 8005f26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f28:	4b08      	ldr	r3, [pc, #32]	@ (8005f4c <HAL_I2C_MspInit+0x90>)
 8005f2a:	2180      	movs	r1, #128	@ 0x80
 8005f2c:	03c9      	lsls	r1, r1, #15
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005f32:	4b06      	ldr	r3, [pc, #24]	@ (8005f4c <HAL_I2C_MspInit+0x90>)
 8005f34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f36:	2380      	movs	r3, #128	@ 0x80
 8005f38:	03db      	lsls	r3, r3, #15
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	60fb      	str	r3, [r7, #12]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8005f40:	46c0      	nop			@ (mov r8, r8)
 8005f42:	46bd      	mov	sp, r7
 8005f44:	b00b      	add	sp, #44	@ 0x2c
 8005f46:	bd90      	pop	{r4, r7, pc}
 8005f48:	40005800 	.word	0x40005800
 8005f4c:	40021000 	.word	0x40021000
 8005f50:	50000400 	.word	0x50000400

08005f54 <DATA_RATE_TO_TIME>:
	}

	return range_value;
}

float DATA_RATE_TO_TIME(data_rate_t data_rate) {
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	0002      	movs	r2, r0
 8005f5c:	1dfb      	adds	r3, r7, #7
 8005f5e:	701a      	strb	r2, [r3, #0]
	float integral_factor = 0;
 8005f60:	2300      	movs	r3, #0
 8005f62:	60fb      	str	r3, [r7, #12]

	switch(data_rate) {
 8005f64:	1dfb      	adds	r3, r7, #7
 8005f66:	781b      	ldrb	r3, [r3, #0]
 8005f68:	2b03      	cmp	r3, #3
 8005f6a:	d008      	beq.n	8005f7e <DATA_RATE_TO_TIME+0x2a>
 8005f6c:	dc14      	bgt.n	8005f98 <DATA_RATE_TO_TIME+0x44>
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d00f      	beq.n	8005f92 <DATA_RATE_TO_TIME+0x3e>
 8005f72:	dc11      	bgt.n	8005f98 <DATA_RATE_TO_TIME+0x44>
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d009      	beq.n	8005f8c <DATA_RATE_TO_TIME+0x38>
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d004      	beq.n	8005f86 <DATA_RATE_TO_TIME+0x32>
 8005f7c:	e00c      	b.n	8005f98 <DATA_RATE_TO_TIME+0x44>
	case DATA_RATE_1000:
		integral_factor = 1;
 8005f7e:	23fe      	movs	r3, #254	@ 0xfe
 8005f80:	059b      	lsls	r3, r3, #22
 8005f82:	60fb      	str	r3, [r7, #12]
		break;
 8005f84:	e008      	b.n	8005f98 <DATA_RATE_TO_TIME+0x44>

	case DATA_RATE_100:
		integral_factor = 10;
 8005f86:	4b07      	ldr	r3, [pc, #28]	@ (8005fa4 <DATA_RATE_TO_TIME+0x50>)
 8005f88:	60fb      	str	r3, [r7, #12]
		break;
 8005f8a:	e005      	b.n	8005f98 <DATA_RATE_TO_TIME+0x44>

	case DATA_RATE_50:
		integral_factor = 20;
 8005f8c:	4b06      	ldr	r3, [pc, #24]	@ (8005fa8 <DATA_RATE_TO_TIME+0x54>)
 8005f8e:	60fb      	str	r3, [r7, #12]
		break;
 8005f90:	e002      	b.n	8005f98 <DATA_RATE_TO_TIME+0x44>

	case DATA_RATE_400:
		integral_factor = 2.5;
 8005f92:	4b06      	ldr	r3, [pc, #24]	@ (8005fac <DATA_RATE_TO_TIME+0x58>)
 8005f94:	60fb      	str	r3, [r7, #12]
		break;
 8005f96:	46c0      	nop			@ (mov r8, r8)
	}

	return integral_factor;
 8005f98:	68fb      	ldr	r3, [r7, #12]
}
 8005f9a:	1c18      	adds	r0, r3, #0
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	b004      	add	sp, #16
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	46c0      	nop			@ (mov r8, r8)
 8005fa4:	41200000 	.word	0x41200000
 8005fa8:	41a00000 	.word	0x41a00000
 8005fac:	40200000 	.word	0x40200000

08005fb0 <_Z11chip_selectP11lis331dlh_t>:

void chip_select(lis331dlh_t * config) {
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(config->chip_select_port, config->chip_select_pin, GPIO_PIN_RESET);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6898      	ldr	r0, [r3, #8]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	899b      	ldrh	r3, [r3, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	0019      	movs	r1, r3
 8005fc4:	f002 fba3 	bl	800870e <HAL_GPIO_WritePin>
}
 8005fc8:	46c0      	nop			@ (mov r8, r8)
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	b002      	add	sp, #8
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <_Z13chip_deselectP11lis331dlh_t>:


void chip_deselect(lis331dlh_t * config) {
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(config->chip_select_port, config->chip_select_pin, GPIO_PIN_SET);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6898      	ldr	r0, [r3, #8]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	899b      	ldrh	r3, [r3, #12]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	0019      	movs	r1, r3
 8005fe4:	f002 fb93 	bl	800870e <HAL_GPIO_WritePin>
}
 8005fe8:	46c0      	nop			@ (mov r8, r8)
 8005fea:	46bd      	mov	sp, r7
 8005fec:	b002      	add	sp, #8
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <_Z13read_registerP11lis331dlh_thPhh>:


void read_register(
	lis331dlh_t * config, uint8_t address,
	uint8_t * for_receive, uint8_t receive_length = 1
) {
 8005ff0:	b5b0      	push	{r4, r5, r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af02      	add	r7, sp, #8
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	0008      	movs	r0, r1
 8005ffa:	607a      	str	r2, [r7, #4]
 8005ffc:	0019      	movs	r1, r3
 8005ffe:	240b      	movs	r4, #11
 8006000:	193b      	adds	r3, r7, r4
 8006002:	1c02      	adds	r2, r0, #0
 8006004:	701a      	strb	r2, [r3, #0]
 8006006:	250a      	movs	r5, #10
 8006008:	197b      	adds	r3, r7, r5
 800600a:	1c0a      	adds	r2, r1, #0
 800600c:	701a      	strb	r2, [r3, #0]
	if (config->spi != NULL) {
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d020      	beq.n	8006058 <_Z13read_registerP11lis331dlh_thPhh+0x68>
		chip_select(config);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	0018      	movs	r0, r3
 800601a:	f7ff ffc9 	bl	8005fb0 <_Z11chip_selectP11lis331dlh_t>

		address |= 0xC0;
 800601e:	193b      	adds	r3, r7, r4
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	2240      	movs	r2, #64	@ 0x40
 8006024:	4252      	negs	r2, r2
 8006026:	4313      	orrs	r3, r2
 8006028:	b2da      	uxtb	r2, r3
 800602a:	193b      	adds	r3, r7, r4
 800602c:	701a      	strb	r2, [r3, #0]

		HAL_SPI_Transmit(config->spi, &address, 1, 100);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	1939      	adds	r1, r7, r4
 8006034:	2364      	movs	r3, #100	@ 0x64
 8006036:	2201      	movs	r2, #1
 8006038:	f004 ff80 	bl	800af3c <HAL_SPI_Transmit>
		HAL_SPI_Receive(config->spi, for_receive, receive_length, 100);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6818      	ldr	r0, [r3, #0]
 8006040:	197b      	adds	r3, r7, r5
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	b29a      	uxth	r2, r3
 8006046:	6879      	ldr	r1, [r7, #4]
 8006048:	2364      	movs	r3, #100	@ 0x64
 800604a:	f005 f8d7 	bl	800b1fc <HAL_SPI_Receive>

		chip_deselect(config);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	0018      	movs	r0, r3
 8006052:	f7ff ffbd 	bl	8005fd0 <_Z13chip_deselectP11lis331dlh_t>
			HAL_I2C_Master_Transmit(config->i2c, (uint16_t)0x32, &current, 1, 50);
			HAL_I2C_Master_Receive(config->i2c, (uint16_t)0x32, &for_receive[i], 1, 50);
//			HAL_Delay(1);
		}
	}
}
 8006056:	e031      	b.n	80060bc <_Z13read_registerP11lis331dlh_thPhh+0xcc>
		for (uint8_t i = 0; i < receive_length; ++i) {
 8006058:	2317      	movs	r3, #23
 800605a:	18fb      	adds	r3, r7, r3
 800605c:	2200      	movs	r2, #0
 800605e:	701a      	strb	r2, [r3, #0]
 8006060:	e024      	b.n	80060ac <_Z13read_registerP11lis331dlh_thPhh+0xbc>
			uint8_t current = address++;
 8006062:	200b      	movs	r0, #11
 8006064:	183b      	adds	r3, r7, r0
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	1c5a      	adds	r2, r3, #1
 800606a:	b2d1      	uxtb	r1, r2
 800606c:	183a      	adds	r2, r7, r0
 800606e:	7011      	strb	r1, [r2, #0]
 8006070:	2116      	movs	r1, #22
 8006072:	187a      	adds	r2, r7, r1
 8006074:	7013      	strb	r3, [r2, #0]
			HAL_I2C_Master_Transmit(config->i2c, (uint16_t)0x32, &current, 1, 50);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6858      	ldr	r0, [r3, #4]
 800607a:	187a      	adds	r2, r7, r1
 800607c:	2332      	movs	r3, #50	@ 0x32
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	2301      	movs	r3, #1
 8006082:	2132      	movs	r1, #50	@ 0x32
 8006084:	f002 fc22 	bl	80088cc <HAL_I2C_Master_Transmit>
			HAL_I2C_Master_Receive(config->i2c, (uint16_t)0x32, &for_receive[i], 1, 50);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6858      	ldr	r0, [r3, #4]
 800608c:	2417      	movs	r4, #23
 800608e:	193b      	adds	r3, r7, r4
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	18d2      	adds	r2, r2, r3
 8006096:	2332      	movs	r3, #50	@ 0x32
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	2301      	movs	r3, #1
 800609c:	2132      	movs	r1, #50	@ 0x32
 800609e:	f002 fd3f 	bl	8008b20 <HAL_I2C_Master_Receive>
		for (uint8_t i = 0; i < receive_length; ++i) {
 80060a2:	193b      	adds	r3, r7, r4
 80060a4:	193a      	adds	r2, r7, r4
 80060a6:	7812      	ldrb	r2, [r2, #0]
 80060a8:	3201      	adds	r2, #1
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	2317      	movs	r3, #23
 80060ae:	18fa      	adds	r2, r7, r3
 80060b0:	230a      	movs	r3, #10
 80060b2:	18fb      	adds	r3, r7, r3
 80060b4:	7812      	ldrb	r2, [r2, #0]
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d3d2      	bcc.n	8006062 <_Z13read_registerP11lis331dlh_thPhh+0x72>
}
 80060bc:	46c0      	nop			@ (mov r8, r8)
 80060be:	46bd      	mov	sp, r7
 80060c0:	b006      	add	sp, #24
 80060c2:	bdb0      	pop	{r4, r5, r7, pc}

080060c4 <_Z14write_registerP11lis331dlh_thh>:


void write_register(lis331dlh_t * config, uint8_t address, uint8_t value) {
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af02      	add	r7, sp, #8
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	0008      	movs	r0, r1
 80060ce:	0011      	movs	r1, r2
 80060d0:	1cfb      	adds	r3, r7, #3
 80060d2:	1c02      	adds	r2, r0, #0
 80060d4:	701a      	strb	r2, [r3, #0]
 80060d6:	1cbb      	adds	r3, r7, #2
 80060d8:	1c0a      	adds	r2, r1, #0
 80060da:	701a      	strb	r2, [r3, #0]
	if (config->spi != NULL) {
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d016      	beq.n	8006112 <_Z14write_registerP11lis331dlh_thh+0x4e>
		chip_select(config);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	0018      	movs	r0, r3
 80060e8:	f7ff ff62 	bl	8005fb0 <_Z11chip_selectP11lis331dlh_t>

		HAL_SPI_Transmit(config->spi, &address, 1, 100);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6818      	ldr	r0, [r3, #0]
 80060f0:	1cf9      	adds	r1, r7, #3
 80060f2:	2364      	movs	r3, #100	@ 0x64
 80060f4:	2201      	movs	r2, #1
 80060f6:	f004 ff21 	bl	800af3c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(config->spi, &value, 1, 10);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6818      	ldr	r0, [r3, #0]
 80060fe:	1cb9      	adds	r1, r7, #2
 8006100:	230a      	movs	r3, #10
 8006102:	2201      	movs	r2, #1
 8006104:	f004 ff1a 	bl	800af3c <HAL_SPI_Transmit>

		chip_deselect(config);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	0018      	movs	r0, r3
 800610c:	f7ff ff60 	bl	8005fd0 <_Z13chip_deselectP11lis331dlh_t>
	}
	else {
		uint8_t buffer[] = { address, value };
		HAL_I2C_Master_Transmit(config->i2c, (uint16_t)0x32, buffer, 2, 100);
	}
}
 8006110:	e011      	b.n	8006136 <_Z14write_registerP11lis331dlh_thh+0x72>
		uint8_t buffer[] = { address, value };
 8006112:	1cfb      	adds	r3, r7, #3
 8006114:	781a      	ldrb	r2, [r3, #0]
 8006116:	210c      	movs	r1, #12
 8006118:	187b      	adds	r3, r7, r1
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	1cbb      	adds	r3, r7, #2
 800611e:	781a      	ldrb	r2, [r3, #0]
 8006120:	187b      	adds	r3, r7, r1
 8006122:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(config->i2c, (uint16_t)0x32, buffer, 2, 100);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6858      	ldr	r0, [r3, #4]
 8006128:	187a      	adds	r2, r7, r1
 800612a:	2364      	movs	r3, #100	@ 0x64
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	2302      	movs	r3, #2
 8006130:	2132      	movs	r1, #50	@ 0x32
 8006132:	f002 fbcb 	bl	80088cc <HAL_I2C_Master_Transmit>
}
 8006136:	46c0      	nop			@ (mov r8, r8)
 8006138:	46bd      	mov	sp, r7
 800613a:	b004      	add	sp, #16
 800613c:	bd80      	pop	{r7, pc}

0800613e <_Z24lis331dlh_check_presenceP11lis331dlh_t>:

int lis331dlh_check_presence(lis331dlh_t * config) {
 800613e:	b590      	push	{r4, r7, lr}
 8006140:	b085      	sub	sp, #20
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]

	uint8_t lis331_who_am_i_contents;

	read_register(config, WHO_AM_I, &lis331_who_am_i_contents);
 8006146:	240f      	movs	r4, #15
 8006148:	193a      	adds	r2, r7, r4
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	2301      	movs	r3, #1
 800614e:	210f      	movs	r1, #15
 8006150:	f7ff ff4e 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>

	return(lis331_who_am_i_contents != WHO_AM_I_VALUE);
 8006154:	193b      	adds	r3, r7, r4
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	3b32      	subs	r3, #50	@ 0x32
 800615a:	1e5a      	subs	r2, r3, #1
 800615c:	4193      	sbcs	r3, r2
 800615e:	b2db      	uxtb	r3, r3
}
 8006160:	0018      	movs	r0, r3
 8006162:	46bd      	mov	sp, r7
 8006164:	b005      	add	sp, #20
 8006166:	bd90      	pop	{r4, r7, pc}

08006168 <_Z14lis331dlh_initP11lis331dlh_t>:

int lis331dlh_init(lis331dlh_t * config) {
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]

	if(lis331dlh_check_presence(config)) {
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	0018      	movs	r0, r3
 8006174:	f7ff ffe3 	bl	800613e <_Z24lis331dlh_check_presenceP11lis331dlh_t>
 8006178:	0003      	movs	r3, r0
 800617a:	1e5a      	subs	r2, r3, #1
 800617c:	4193      	sbcs	r3, r2
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	d001      	beq.n	8006188 <_Z14lis331dlh_initP11lis331dlh_t+0x20>
		return 1;
 8006184:	2301      	movs	r3, #1
 8006186:	e04a      	b.n	800621e <_Z14lis331dlh_initP11lis331dlh_t+0xb6>
	}

	config->range_factor = DATA_RATE_TO_TIME(config->data_rate);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	7b9b      	ldrb	r3, [r3, #14]
 800618c:	0018      	movs	r0, r3
 800618e:	f7ff fee1 	bl	8005f54 <DATA_RATE_TO_TIME>
 8006192:	1c02      	adds	r2, r0, #0
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	611a      	str	r2, [r3, #16]

	lis331dlh_update_config(config);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	0018      	movs	r0, r3
 800619c:	f000 f8f0 	bl	8006380 <lis331dlh_update_config>

//	config->control_registers[0] &= !(0b11 << 3);
//	config->control_registers[0] |= 0x27 | (config->data_rate << 3);

	config->control_registers[0] = 0x27 | (config->data_rate << 3);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	7b9b      	ldrb	r3, [r3, #14]
 80061a4:	00db      	lsls	r3, r3, #3
 80061a6:	b25b      	sxtb	r3, r3
 80061a8:	2227      	movs	r2, #39	@ 0x27
 80061aa:	4313      	orrs	r3, r2
 80061ac:	b25b      	sxtb	r3, r3
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	759a      	strb	r2, [r3, #22]

//	config->control_registers[1] &= !(0b10011);
//	config->control_registers[1] |= (0 << 4) | 0b00;

	config->control_registers[1] = 0;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	75da      	strb	r2, [r3, #23]

//	config->control_registers[3] &= !(0b11 << 5);
//	config->control_registers[3] |= (config->range << 4) | (1 << 7);

	config->control_registers[3] = (config->range << 4) | (1 << 7);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	7bdb      	ldrb	r3, [r3, #15]
 80061be:	011b      	lsls	r3, r3, #4
 80061c0:	b25b      	sxtb	r3, r3
 80061c2:	2280      	movs	r2, #128	@ 0x80
 80061c4:	4252      	negs	r2, r2
 80061c6:	4313      	orrs	r3, r2
 80061c8:	b25b      	sxtb	r3, r3
 80061ca:	b2da      	uxtb	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	765a      	strb	r2, [r3, #25]

	write_register(config, CTRL_REG1, config->control_registers[0]);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	7d9a      	ldrb	r2, [r3, #22]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2120      	movs	r1, #32
 80061d8:	0018      	movs	r0, r3
 80061da:	f7ff ff73 	bl	80060c4 <_Z14write_registerP11lis331dlh_thh>
	write_register(config, CTRL_REG2, config->control_registers[1]);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	7dda      	ldrb	r2, [r3, #23]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2121      	movs	r1, #33	@ 0x21
 80061e6:	0018      	movs	r0, r3
 80061e8:	f7ff ff6c 	bl	80060c4 <_Z14write_registerP11lis331dlh_thh>
	write_register(config, CTRL_REG3, config->control_registers[2]);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	7e1a      	ldrb	r2, [r3, #24]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2122      	movs	r1, #34	@ 0x22
 80061f4:	0018      	movs	r0, r3
 80061f6:	f7ff ff65 	bl	80060c4 <_Z14write_registerP11lis331dlh_thh>
	write_register(config, CTRL_REG4, config->control_registers[3]);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	7e5a      	ldrb	r2, [r3, #25]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2123      	movs	r1, #35	@ 0x23
 8006202:	0018      	movs	r0, r3
 8006204:	f7ff ff5e 	bl	80060c4 <_Z14write_registerP11lis331dlh_thh>
	write_register(config, CTRL_REG5, config->control_registers[4]);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	7e9a      	ldrb	r2, [r3, #26]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2124      	movs	r1, #36	@ 0x24
 8006210:	0018      	movs	r0, r3
 8006212:	f7ff ff57 	bl	80060c4 <_Z14write_registerP11lis331dlh_thh>

	HAL_Delay(10);
 8006216:	200a      	movs	r0, #10
 8006218:	f001 fbe8 	bl	80079ec <HAL_Delay>

	return 0;
 800621c:	2300      	movs	r3, #0
}
 800621e:	0018      	movs	r0, r3
 8006220:	46bd      	mov	sp, r7
 8006222:	b002      	add	sp, #8
 8006224:	bd80      	pop	{r7, pc}
	...

08006228 <lis331dlh_init_spi>:

int lis331dlh_init_spi(
		lis331dlh_t * config,  SPI_HandleTypeDef * spi,
		GPIO_TypeDef * port, uint16_t pin
) {
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
 8006234:	001a      	movs	r2, r3
 8006236:	1cbb      	adds	r3, r7, #2
 8006238:	801a      	strh	r2, [r3, #0]
	config->spi = spi;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	601a      	str	r2, [r3, #0]
	config->chip_select_port = port;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	609a      	str	r2, [r3, #8]
	config->chip_select_pin = pin;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	1cba      	adds	r2, r7, #2
 800624a:	8812      	ldrh	r2, [r2, #0]
 800624c:	819a      	strh	r2, [r3, #12]

	config->axis_select_x_z = (axis_select_t) HAL_GPIO_ReadPin(X_Z_SELECT_GPIO_Port, X_Z_SELECT_Pin);
 800624e:	4b15      	ldr	r3, [pc, #84]	@ (80062a4 <lis331dlh_init_spi+0x7c>)
 8006250:	2101      	movs	r1, #1
 8006252:	0018      	movs	r0, r3
 8006254:	f002 fa3e 	bl	80086d4 <HAL_GPIO_ReadPin>
 8006258:	0003      	movs	r3, r0
 800625a:	001a      	movs	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	751a      	strb	r2, [r3, #20]

	if(config->axis_select_x_z == AXIS_X) {
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	7d1b      	ldrb	r3, [r3, #20]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d103      	bne.n	8006270 <lis331dlh_init_spi+0x48>
		debug("AXIS SELECTED: X\r\n");
 8006268:	4b0f      	ldr	r3, [pc, #60]	@ (80062a8 <lis331dlh_init_spi+0x80>)
 800626a:	0018      	movs	r0, r3
 800626c:	f7ff fa46 	bl	80056fc <debug>
	}

	if(config->axis_select_x_z == AXIS_Z) {
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	7d1b      	ldrb	r3, [r3, #20]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d103      	bne.n	8006280 <lis331dlh_init_spi+0x58>
		debug("AXIS SELECTED: Z\r\n");
 8006278:	4b0c      	ldr	r3, [pc, #48]	@ (80062ac <lis331dlh_init_spi+0x84>)
 800627a:	0018      	movs	r0, r3
 800627c:	f7ff fa3e 	bl	80056fc <debug>
	}

	if(lis331dlh_init(config)) {
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	0018      	movs	r0, r3
 8006284:	f7ff ff70 	bl	8006168 <_Z14lis331dlh_initP11lis331dlh_t>
 8006288:	0003      	movs	r3, r0
 800628a:	1e5a      	subs	r2, r3, #1
 800628c:	4193      	sbcs	r3, r2
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <lis331dlh_init_spi+0x70>
		return 1;
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <lis331dlh_init_spi+0x72>
	}

	return 0;
 8006298:	2300      	movs	r3, #0
}
 800629a:	0018      	movs	r0, r3
 800629c:	46bd      	mov	sp, r7
 800629e:	b004      	add	sp, #16
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	46c0      	nop			@ (mov r8, r8)
 80062a4:	50000400 	.word	0x50000400
 80062a8:	08016ed8 	.word	0x08016ed8
 80062ac:	08016eec 	.word	0x08016eec

080062b0 <_Z23get_scaled_accelarationhh20acceleration_range_t>:

	return 0;
}


inline int16_t get_scaled_accelaration(uint8_t low_byte, uint8_t high_byte, acceleration_range_t range) {
 80062b0:	b590      	push	{r4, r7, lr}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	0004      	movs	r4, r0
 80062b8:	0008      	movs	r0, r1
 80062ba:	0011      	movs	r1, r2
 80062bc:	1dfb      	adds	r3, r7, #7
 80062be:	1c22      	adds	r2, r4, #0
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	1dbb      	adds	r3, r7, #6
 80062c4:	1c02      	adds	r2, r0, #0
 80062c6:	701a      	strb	r2, [r3, #0]
 80062c8:	1d7b      	adds	r3, r7, #5
 80062ca:	1c0a      	adds	r2, r1, #0
 80062cc:	701a      	strb	r2, [r3, #0]
	return static_cast<int16_t>(high_byte << 8 | low_byte); 		// 12     
 80062ce:	1dbb      	adds	r3, r7, #6
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	021b      	lsls	r3, r3, #8
 80062d4:	b21a      	sxth	r2, r3
 80062d6:	1dfb      	adds	r3, r7, #7
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	b21b      	sxth	r3, r3
 80062dc:	4313      	orrs	r3, r2
 80062de:	b21b      	sxth	r3, r3
																	// 16    4  - 
}
 80062e0:	0018      	movs	r0, r3
 80062e2:	46bd      	mov	sp, r7
 80062e4:	b003      	add	sp, #12
 80062e6:	bd90      	pop	{r4, r7, pc}

080062e8 <lis331dlh_update_accelaration>:

int lis331dlh_update_accelaration(lis331dlh_t * config) {
 80062e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
	read_register(config, OUT_X_L, &config->out_x_low, 6);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	331d      	adds	r3, #29
 80062f4:	001a      	movs	r2, r3
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	2306      	movs	r3, #6
 80062fa:	2128      	movs	r1, #40	@ 0x28
 80062fc:	f7ff fe78 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>

	config->accelarations = {
		HAL_GetTick(),
 8006300:	f001 fb6a 	bl	80079d8 <HAL_GetTick>
 8006304:	0004      	movs	r4, r0
		get_scaled_accelaration(config->out_x_low, config->out_x_high, config->range) / 16,
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	7f58      	ldrb	r0, [r3, #29]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	7f99      	ldrb	r1, [r3, #30]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	7bdb      	ldrb	r3, [r3, #15]
 8006312:	001a      	movs	r2, r3
 8006314:	f7ff ffcc 	bl	80062b0 <_Z23get_scaled_accelarationhh20acceleration_range_t>
 8006318:	1e03      	subs	r3, r0, #0
 800631a:	da00      	bge.n	800631e <lis331dlh_update_accelaration+0x36>
 800631c:	330f      	adds	r3, #15
 800631e:	111b      	asrs	r3, r3, #4
 8006320:	b21b      	sxth	r3, r3
 8006322:	001e      	movs	r6, r3
		get_scaled_accelaration(config->out_y_low, config->out_y_high, config->range) / 16,
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	7fd8      	ldrb	r0, [r3, #31]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2220      	movs	r2, #32
 800632c:	5c99      	ldrb	r1, [r3, r2]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	7bdb      	ldrb	r3, [r3, #15]
 8006332:	001a      	movs	r2, r3
 8006334:	f7ff ffbc 	bl	80062b0 <_Z23get_scaled_accelarationhh20acceleration_range_t>
 8006338:	1e03      	subs	r3, r0, #0
 800633a:	da00      	bge.n	800633e <lis331dlh_update_accelaration+0x56>
 800633c:	330f      	adds	r3, #15
 800633e:	111b      	asrs	r3, r3, #4
 8006340:	b21b      	sxth	r3, r3
 8006342:	001d      	movs	r5, r3
		get_scaled_accelaration(config->out_z_low, config->out_z_high, config->range) / 16,
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2221      	movs	r2, #33	@ 0x21
 8006348:	5c98      	ldrb	r0, [r3, r2]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2222      	movs	r2, #34	@ 0x22
 800634e:	5c99      	ldrb	r1, [r3, r2]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	7bdb      	ldrb	r3, [r3, #15]
 8006354:	001a      	movs	r2, r3
 8006356:	f7ff ffab 	bl	80062b0 <_Z23get_scaled_accelarationhh20acceleration_range_t>
 800635a:	1e03      	subs	r3, r0, #0
 800635c:	da00      	bge.n	8006360 <lis331dlh_update_accelaration+0x78>
 800635e:	330f      	adds	r3, #15
 8006360:	111b      	asrs	r3, r3, #4
 8006362:	b21b      	sxth	r3, r3
 8006364:	001a      	movs	r2, r3
	config->accelarations = {
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	62dc      	str	r4, [r3, #44]	@ 0x2c
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	631e      	str	r6, [r3, #48]	@ 0x30
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	635d      	str	r5, [r3, #52]	@ 0x34
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	639a      	str	r2, [r3, #56]	@ 0x38
	};

	return 0;
 8006376:	2300      	movs	r3, #0
}
 8006378:	0018      	movs	r0, r3
 800637a:	46bd      	mov	sp, r7
 800637c:	b003      	add	sp, #12
 800637e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006380 <lis331dlh_update_config>:

	return 0;
}


void lis331dlh_update_config(lis331dlh_t * config) {
 8006380:	b580      	push	{r7, lr}
 8006382:	b082      	sub	sp, #8
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
	read_register(config, WHO_AM_I, &config->device_id);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	3315      	adds	r3, #21
 800638c:	001a      	movs	r2, r3
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	2301      	movs	r3, #1
 8006392:	210f      	movs	r1, #15
 8006394:	f7ff fe2c 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>
	read_register(config, STATUS_REG, &config->status_register);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	331c      	adds	r3, #28
 800639c:	001a      	movs	r2, r3
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	2301      	movs	r3, #1
 80063a2:	2127      	movs	r1, #39	@ 0x27
 80063a4:	f7ff fe24 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>

	read_register(config, CTRL_REG1, (uint8_t *)&config->control_registers,
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	3316      	adds	r3, #22
 80063ac:	001a      	movs	r2, r3
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	2305      	movs	r3, #5
 80063b2:	2120      	movs	r1, #32
 80063b4:	f7ff fe1c 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>
			sizeof(config->control_registers));

	read_register(config, INT1_CFG, (uint8_t *)&config->interrupt_1, sizeof(interrupt_register_t));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	3323      	adds	r3, #35	@ 0x23
 80063bc:	001a      	movs	r2, r3
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	2304      	movs	r3, #4
 80063c2:	2130      	movs	r1, #48	@ 0x30
 80063c4:	f7ff fe14 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>
	read_register(config, INT2_CFG, (uint8_t *)&config->interrupt_2, sizeof(interrupt_register_t));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	3327      	adds	r3, #39	@ 0x27
 80063cc:	001a      	movs	r2, r3
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	2304      	movs	r3, #4
 80063d2:	2134      	movs	r1, #52	@ 0x34
 80063d4:	f7ff fe0c 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>
}
 80063d8:	46c0      	nop			@ (mov r8, r8)
 80063da:	46bd      	mov	sp, r7
 80063dc:	b002      	add	sp, #8
 80063de:	bd80      	pop	{r7, pc}

080063e0 <lis331dlh_read_status>:


uint8_t lis331dlh_read_status(lis331dlh_t * config) {
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
	read_register(config, STATUS_REG, &config->status_register);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	331c      	adds	r3, #28
 80063ec:	001a      	movs	r2, r3
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	2301      	movs	r3, #1
 80063f2:	2127      	movs	r1, #39	@ 0x27
 80063f4:	f7ff fdfc 	bl	8005ff0 <_Z13read_registerP11lis331dlh_thPhh>
	return config->status_register;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	7f1b      	ldrb	r3, [r3, #28]
}
 80063fc:	0018      	movs	r0, r3
 80063fe:	46bd      	mov	sp, r7
 8006400:	b002      	add	sp, #8
 8006402:	bd80      	pop	{r7, pc}

08006404 <_Z15SENSOR_IO_Writehhh>:

#include "lps22.h"

I2C_HandleTypeDef * i2c;

void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value){
 8006404:	b590      	push	{r4, r7, lr}
 8006406:	b087      	sub	sp, #28
 8006408:	af02      	add	r7, sp, #8
 800640a:	0004      	movs	r4, r0
 800640c:	0008      	movs	r0, r1
 800640e:	0011      	movs	r1, r2
 8006410:	1dfb      	adds	r3, r7, #7
 8006412:	1c22      	adds	r2, r4, #0
 8006414:	701a      	strb	r2, [r3, #0]
 8006416:	1dbb      	adds	r3, r7, #6
 8006418:	1c02      	adds	r2, r0, #0
 800641a:	701a      	strb	r2, [r3, #0]
 800641c:	1d7b      	adds	r3, r7, #5
 800641e:	1c0a      	adds	r2, r1, #0
 8006420:	701a      	strb	r2, [r3, #0]

	uint8_t data[] = {Reg, Value};
 8006422:	240c      	movs	r4, #12
 8006424:	193b      	adds	r3, r7, r4
 8006426:	1dba      	adds	r2, r7, #6
 8006428:	7812      	ldrb	r2, [r2, #0]
 800642a:	701a      	strb	r2, [r3, #0]
 800642c:	193b      	adds	r3, r7, r4
 800642e:	1d7a      	adds	r2, r7, #5
 8006430:	7812      	ldrb	r2, [r2, #0]
 8006432:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(SENSORS_I2C, Addr, data, 2, 100);
 8006434:	4b07      	ldr	r3, [pc, #28]	@ (8006454 <_Z15SENSOR_IO_Writehhh+0x50>)
 8006436:	6818      	ldr	r0, [r3, #0]
 8006438:	1dfb      	adds	r3, r7, #7
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	b299      	uxth	r1, r3
 800643e:	193a      	adds	r2, r7, r4
 8006440:	2364      	movs	r3, #100	@ 0x64
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	2302      	movs	r3, #2
 8006446:	f002 fa41 	bl	80088cc <HAL_I2C_Master_Transmit>
}
 800644a:	46c0      	nop			@ (mov r8, r8)
 800644c:	46bd      	mov	sp, r7
 800644e:	b005      	add	sp, #20
 8006450:	bd90      	pop	{r4, r7, pc}
 8006452:	46c0      	nop			@ (mov r8, r8)
 8006454:	20000060 	.word	0x20000060

08006458 <_Z14SENSOR_IO_ReadhhPh>:

uint8_t  SENSOR_IO_Read(uint8_t Addr, uint8_t Reg, uint8_t* state = NULL){
 8006458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800645a:	b089      	sub	sp, #36	@ 0x24
 800645c:	af04      	add	r7, sp, #16
 800645e:	603a      	str	r2, [r7, #0]
 8006460:	1dfb      	adds	r3, r7, #7
 8006462:	1c02      	adds	r2, r0, #0
 8006464:	701a      	strb	r2, [r3, #0]
 8006466:	1dbb      	adds	r3, r7, #6
 8006468:	1c0a      	adds	r2, r1, #0
 800646a:	701a      	strb	r2, [r3, #0]

	uint8_t data = 0;
 800646c:	250e      	movs	r5, #14
 800646e:	197b      	adds	r3, r7, r5
 8006470:	2200      	movs	r2, #0
 8006472:	701a      	strb	r2, [r3, #0]
	uint8_t st = HAL_I2C_Mem_Read(SENSORS_I2C, Addr, Reg, 1, &data, 1, 100);
 8006474:	4b13      	ldr	r3, [pc, #76]	@ (80064c4 <_Z14SENSOR_IO_ReadhhPh+0x6c>)
 8006476:	6818      	ldr	r0, [r3, #0]
 8006478:	1dfb      	adds	r3, r7, #7
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	b299      	uxth	r1, r3
 800647e:	1dbb      	adds	r3, r7, #6
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	b29a      	uxth	r2, r3
 8006484:	260f      	movs	r6, #15
 8006486:	19bc      	adds	r4, r7, r6
 8006488:	2364      	movs	r3, #100	@ 0x64
 800648a:	9302      	str	r3, [sp, #8]
 800648c:	2301      	movs	r3, #1
 800648e:	9301      	str	r3, [sp, #4]
 8006490:	197b      	adds	r3, r7, r5
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	2301      	movs	r3, #1
 8006496:	f002 fd79 	bl	8008f8c <HAL_I2C_Mem_Read>
 800649a:	0003      	movs	r3, r0
 800649c:	7023      	strb	r3, [r4, #0]

	if(state != NULL) *state = (st == HAL_OK);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d007      	beq.n	80064b4 <_Z14SENSOR_IO_ReadhhPh+0x5c>
 80064a4:	19bb      	adds	r3, r7, r6
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	425a      	negs	r2, r3
 80064aa:	4153      	adcs	r3, r2
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	001a      	movs	r2, r3
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	701a      	strb	r2, [r3, #0]

	return data;
 80064b4:	230e      	movs	r3, #14
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	781b      	ldrb	r3, [r3, #0]
}
 80064ba:	0018      	movs	r0, r3
 80064bc:	46bd      	mov	sp, r7
 80064be:	b005      	add	sp, #20
 80064c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064c2:	46c0      	nop			@ (mov r8, r8)
 80064c4:	20000060 	.word	0x20000060

080064c8 <lps22hb_init>:

bool lps22hb_init(I2C_HandleTypeDef * i2c_handler){
 80064c8:	b5b0      	push	{r4, r5, r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]

	i2c = i2c_handler;
 80064d0:	4b34      	ldr	r3, [pc, #208]	@ (80065a4 <lps22hb_init+0xdc>)
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	601a      	str	r2, [r3, #0]

	if(HAL_I2C_IsDeviceReady(i2c, LPS_LOWER_ADDRESS, 3, 1000) != HAL_OK) return false;
 80064d6:	4b33      	ldr	r3, [pc, #204]	@ (80065a4 <lps22hb_init+0xdc>)
 80064d8:	6818      	ldr	r0, [r3, #0]
 80064da:	23fa      	movs	r3, #250	@ 0xfa
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	2203      	movs	r2, #3
 80064e0:	21b8      	movs	r1, #184	@ 0xb8
 80064e2:	f002 fe87 	bl	80091f4 <HAL_I2C_IsDeviceReady>
 80064e6:	0003      	movs	r3, r0
 80064e8:	1e5a      	subs	r2, r3, #1
 80064ea:	4193      	sbcs	r3, r2
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <lps22hb_init+0x2e>
 80064f2:	2300      	movs	r3, #0
 80064f4:	e052      	b.n	800659c <lps22hb_init+0xd4>

	uint8_t tmp;

	/* Set Power mode */
	tmp = SENSOR_IO_Read(LPS_LOWER_ADDRESS, LPS22HB_RES_CONF_REG);
 80064f6:	250f      	movs	r5, #15
 80064f8:	197c      	adds	r4, r7, r5
 80064fa:	2200      	movs	r2, #0
 80064fc:	211a      	movs	r1, #26
 80064fe:	20b8      	movs	r0, #184	@ 0xb8
 8006500:	f7ff ffaa 	bl	8006458 <_Z14SENSOR_IO_ReadhhPh>
 8006504:	0003      	movs	r3, r0
 8006506:	7023      	strb	r3, [r4, #0]

	tmp &= ~LPS22HB_LCEN_MASK;
 8006508:	0028      	movs	r0, r5
 800650a:	183b      	adds	r3, r7, r0
 800650c:	183a      	adds	r2, r7, r0
 800650e:	7812      	ldrb	r2, [r2, #0]
 8006510:	2101      	movs	r1, #1
 8006512:	438a      	bics	r2, r1
 8006514:	701a      	strb	r2, [r3, #0]
	tmp |= (uint8_t)0x01; /* Set low current mode */
 8006516:	183b      	adds	r3, r7, r0
 8006518:	183a      	adds	r2, r7, r0
 800651a:	7812      	ldrb	r2, [r2, #0]
 800651c:	2101      	movs	r1, #1
 800651e:	430a      	orrs	r2, r1
 8006520:	701a      	strb	r2, [r3, #0]

	/* Read CTRL_REG1 */
	tmp = SENSOR_IO_Read(LPS_LOWER_ADDRESS, LPS22HB_CTRL_REG1);
 8006522:	0005      	movs	r5, r0
 8006524:	183c      	adds	r4, r7, r0
 8006526:	2200      	movs	r2, #0
 8006528:	2110      	movs	r1, #16
 800652a:	20b8      	movs	r0, #184	@ 0xb8
 800652c:	f7ff ff94 	bl	8006458 <_Z14SENSOR_IO_ReadhhPh>
 8006530:	0003      	movs	r3, r0
 8006532:	7023      	strb	r3, [r4, #0]

	/* Set default ODR */
	tmp &= ~LPS22HB_ODR_MASK;
 8006534:	0028      	movs	r0, r5
 8006536:	183b      	adds	r3, r7, r0
 8006538:	183a      	adds	r2, r7, r0
 800653a:	7812      	ldrb	r2, [r2, #0]
 800653c:	2170      	movs	r1, #112	@ 0x70
 800653e:	438a      	bics	r2, r1
 8006540:	701a      	strb	r2, [r3, #0]
	tmp |= (uint8_t)0x20; /* Set ODR to 10Hz */
 8006542:	183b      	adds	r3, r7, r0
 8006544:	183a      	adds	r2, r7, r0
 8006546:	7812      	ldrb	r2, [r2, #0]
 8006548:	2120      	movs	r1, #32
 800654a:	430a      	orrs	r2, r1
 800654c:	701a      	strb	r2, [r3, #0]

	/* Enable BDU */
	tmp &= ~LPS22HB_BDU_MASK;
 800654e:	183b      	adds	r3, r7, r0
 8006550:	183a      	adds	r2, r7, r0
 8006552:	7812      	ldrb	r2, [r2, #0]
 8006554:	2102      	movs	r1, #2
 8006556:	438a      	bics	r2, r1
 8006558:	701a      	strb	r2, [r3, #0]
	tmp |= ((uint8_t)0x02);
 800655a:	183b      	adds	r3, r7, r0
 800655c:	183a      	adds	r2, r7, r0
 800655e:	7812      	ldrb	r2, [r2, #0]
 8006560:	2102      	movs	r1, #2
 8006562:	430a      	orrs	r2, r1
 8006564:	701a      	strb	r2, [r3, #0]

	/* Apply settings to CTRL_REG1 */
	SENSOR_IO_Write(LPS_LOWER_ADDRESS, LPS22HB_CTRL_REG1, tmp);
 8006566:	0005      	movs	r5, r0
 8006568:	197b      	adds	r3, r7, r5
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	001a      	movs	r2, r3
 800656e:	2110      	movs	r1, #16
 8006570:	20b8      	movs	r0, #184	@ 0xb8
 8006572:	f7ff ff47 	bl	8006404 <_Z15SENSOR_IO_Writehhh>


	//   DATA_READY 
	tmp = SENSOR_IO_Read(LPS_LOWER_ADDRESS, LPS22HB_CTRL_REG3);
 8006576:	197c      	adds	r4, r7, r5
 8006578:	2200      	movs	r2, #0
 800657a:	2112      	movs	r1, #18
 800657c:	20b8      	movs	r0, #184	@ 0xb8
 800657e:	f7ff ff6b 	bl	8006458 <_Z14SENSOR_IO_ReadhhPh>
 8006582:	0003      	movs	r3, r0
 8006584:	7023      	strb	r3, [r4, #0]

	SENSOR_IO_Write(LPS_LOWER_ADDRESS, LPS22HB_CTRL_REG3, tmp | LPS22HB_DRDY_MASK);
 8006586:	197b      	adds	r3, r7, r5
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	2204      	movs	r2, #4
 800658c:	4313      	orrs	r3, r2
 800658e:	b2db      	uxtb	r3, r3
 8006590:	001a      	movs	r2, r3
 8006592:	2112      	movs	r1, #18
 8006594:	20b8      	movs	r0, #184	@ 0xb8
 8006596:	f7ff ff35 	bl	8006404 <_Z15SENSOR_IO_Writehhh>

	return true;
 800659a:	2301      	movs	r3, #1
}
 800659c:	0018      	movs	r0, r3
 800659e:	46bd      	mov	sp, r7
 80065a0:	b004      	add	sp, #16
 80065a2:	bdb0      	pop	{r4, r5, r7, pc}
 80065a4:	20002500 	.word	0x20002500

080065a8 <lps22hb_get_status>:


uint8_t lps22hb_get_status() {
 80065a8:	b590      	push	{r4, r7, lr}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
	uint8_t status = SENSOR_IO_Read(LPS_LOWER_ADDRESS, LPS22HB_STATUS_REG);
 80065ae:	1dfc      	adds	r4, r7, #7
 80065b0:	2200      	movs	r2, #0
 80065b2:	2127      	movs	r1, #39	@ 0x27
 80065b4:	20b8      	movs	r0, #184	@ 0xb8
 80065b6:	f7ff ff4f 	bl	8006458 <_Z14SENSOR_IO_ReadhhPh>
 80065ba:	0003      	movs	r3, r0
 80065bc:	7023      	strb	r3, [r4, #0]
	return status;
 80065be:	1dfb      	adds	r3, r7, #7
 80065c0:	781b      	ldrb	r3, [r3, #0]
}
 80065c2:	0018      	movs	r0, r3
 80065c4:	46bd      	mov	sp, r7
 80065c6:	b003      	add	sp, #12
 80065c8:	bd90      	pop	{r4, r7, pc}
	...

080065cc <lps22hb_check_pressure_overrun>:

bool lps22hb_check_pressure_overrun(uint8_t status) {
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	0002      	movs	r2, r0
 80065d4:	1dfb      	adds	r3, r7, #7
 80065d6:	701a      	strb	r2, [r3, #0]
	bool is_overrun = status & 0x10;
 80065d8:	1dfb      	adds	r3, r7, #7
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	2210      	movs	r2, #16
 80065de:	401a      	ands	r2, r3
 80065e0:	200f      	movs	r0, #15
 80065e2:	183b      	adds	r3, r7, r0
 80065e4:	1e51      	subs	r1, r2, #1
 80065e6:	418a      	sbcs	r2, r1
 80065e8:	701a      	strb	r2, [r3, #0]
	if (is_overrun) {
 80065ea:	183b      	adds	r3, r7, r0
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d006      	beq.n	8006600 <lps22hb_check_pressure_overrun+0x34>
		debug("Pressure data overrun! SR %02x\r\n", status);
 80065f2:	1dfb      	adds	r3, r7, #7
 80065f4:	781a      	ldrb	r2, [r3, #0]
 80065f6:	4b06      	ldr	r3, [pc, #24]	@ (8006610 <lps22hb_check_pressure_overrun+0x44>)
 80065f8:	0011      	movs	r1, r2
 80065fa:	0018      	movs	r0, r3
 80065fc:	f7ff f87e 	bl	80056fc <debug>
	}

	return is_overrun;
 8006600:	230f      	movs	r3, #15
 8006602:	18fb      	adds	r3, r7, r3
 8006604:	781b      	ldrb	r3, [r3, #0]
}
 8006606:	0018      	movs	r0, r3
 8006608:	46bd      	mov	sp, r7
 800660a:	b004      	add	sp, #16
 800660c:	bd80      	pop	{r7, pc}
 800660e:	46c0      	nop			@ (mov r8, r8)
 8006610:	08016ff4 	.word	0x08016ff4

08006614 <lps22hb_check_temperature_overrun>:

bool lps22hb_check_temperature_overrun(uint8_t status) {
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	0002      	movs	r2, r0
 800661c:	1dfb      	adds	r3, r7, #7
 800661e:	701a      	strb	r2, [r3, #0]
	bool is_overrun = status & 0x20;
 8006620:	1dfb      	adds	r3, r7, #7
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	2220      	movs	r2, #32
 8006626:	401a      	ands	r2, r3
 8006628:	200f      	movs	r0, #15
 800662a:	183b      	adds	r3, r7, r0
 800662c:	1e51      	subs	r1, r2, #1
 800662e:	418a      	sbcs	r2, r1
 8006630:	701a      	strb	r2, [r3, #0]
	if (is_overrun) {
 8006632:	183b      	adds	r3, r7, r0
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d006      	beq.n	8006648 <lps22hb_check_temperature_overrun+0x34>
		debug("Temperature data overrun! SR %02x\r\n", status);
 800663a:	1dfb      	adds	r3, r7, #7
 800663c:	781a      	ldrb	r2, [r3, #0]
 800663e:	4b06      	ldr	r3, [pc, #24]	@ (8006658 <lps22hb_check_temperature_overrun+0x44>)
 8006640:	0011      	movs	r1, r2
 8006642:	0018      	movs	r0, r3
 8006644:	f7ff f85a 	bl	80056fc <debug>
	}

	return is_overrun;
 8006648:	230f      	movs	r3, #15
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	781b      	ldrb	r3, [r3, #0]
}
 800664e:	0018      	movs	r0, r3
 8006650:	46bd      	mov	sp, r7
 8006652:	b004      	add	sp, #16
 8006654:	bd80      	pop	{r7, pc}
 8006656:	46c0      	nop			@ (mov r8, r8)
 8006658:	08017018 	.word	0x08017018

0800665c <lps22hb_check_pressure_data_available>:

bool lps22hb_check_pressure_data_available(uint8_t status) {
 800665c:	b580      	push	{r7, lr}
 800665e:	b082      	sub	sp, #8
 8006660:	af00      	add	r7, sp, #0
 8006662:	0002      	movs	r2, r0
 8006664:	1dfb      	adds	r3, r7, #7
 8006666:	701a      	strb	r2, [r3, #0]
	return status & 0x01;
 8006668:	1dfb      	adds	r3, r7, #7
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	2201      	movs	r2, #1
 800666e:	4013      	ands	r3, r2
 8006670:	1e5a      	subs	r2, r3, #1
 8006672:	4193      	sbcs	r3, r2
 8006674:	b2db      	uxtb	r3, r3
}
 8006676:	0018      	movs	r0, r3
 8006678:	46bd      	mov	sp, r7
 800667a:	b002      	add	sp, #8
 800667c:	bd80      	pop	{r7, pc}

0800667e <lps22hb_check_temperature_data_available>:

bool lps22hb_check_temperature_data_available(uint8_t status) {
 800667e:	b580      	push	{r7, lr}
 8006680:	b082      	sub	sp, #8
 8006682:	af00      	add	r7, sp, #0
 8006684:	0002      	movs	r2, r0
 8006686:	1dfb      	adds	r3, r7, #7
 8006688:	701a      	strb	r2, [r3, #0]
	return status & 0x02;
 800668a:	1dfb      	adds	r3, r7, #7
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	2202      	movs	r2, #2
 8006690:	4013      	ands	r3, r2
 8006692:	1e5a      	subs	r2, r3, #1
 8006694:	4193      	sbcs	r3, r2
 8006696:	b2db      	uxtb	r3, r3
}
 8006698:	0018      	movs	r0, r3
 800669a:	46bd      	mov	sp, r7
 800669c:	b002      	add	sp, #8
 800669e:	bd80      	pop	{r7, pc}

080066a0 <lps22hb_read_pressure>:
	  return ctrl;
}

int32_t raw_press = 0;

float lps22hb_read_pressure(){
 80066a0:	b5b0      	push	{r4, r5, r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0

	uint8_t buffer[3];
	for(uint8_t i = 0; i < sizeof(buffer); i++) {
 80066a6:	230f      	movs	r3, #15
 80066a8:	18fb      	adds	r3, r7, r3
 80066aa:	2200      	movs	r2, #0
 80066ac:	701a      	strb	r2, [r3, #0]
 80066ae:	e013      	b.n	80066d8 <lps22hb_read_pressure+0x38>
		buffer[i] = SENSOR_IO_Read(LPS_LOWER_ADDRESS, (LPS22HB_PRESS_OUT_XL_REG + i));
 80066b0:	250f      	movs	r5, #15
 80066b2:	197b      	adds	r3, r7, r5
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	3328      	adds	r3, #40	@ 0x28
 80066b8:	b2d9      	uxtb	r1, r3
 80066ba:	197b      	adds	r3, r7, r5
 80066bc:	781c      	ldrb	r4, [r3, #0]
 80066be:	2200      	movs	r2, #0
 80066c0:	20b8      	movs	r0, #184	@ 0xb8
 80066c2:	f7ff fec9 	bl	8006458 <_Z14SENSOR_IO_ReadhhPh>
 80066c6:	0003      	movs	r3, r0
 80066c8:	001a      	movs	r2, r3
 80066ca:	003b      	movs	r3, r7
 80066cc:	551a      	strb	r2, [r3, r4]
	for(uint8_t i = 0; i < sizeof(buffer); i++) {
 80066ce:	197b      	adds	r3, r7, r5
 80066d0:	781a      	ldrb	r2, [r3, #0]
 80066d2:	197b      	adds	r3, r7, r5
 80066d4:	3201      	adds	r2, #1
 80066d6:	701a      	strb	r2, [r3, #0]
 80066d8:	230f      	movs	r3, #15
 80066da:	18fb      	adds	r3, r7, r3
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d9e6      	bls.n	80066b0 <lps22hb_read_pressure+0x10>
	}

	/* Build the raw data */
	uint32_t tmp = 0;
 80066e2:	2300      	movs	r3, #0
 80066e4:	60bb      	str	r3, [r7, #8]
	for(int i = 0; i < 3; i++) {
 80066e6:	2300      	movs	r3, #0
 80066e8:	607b      	str	r3, [r7, #4]
 80066ea:	e00e      	b.n	800670a <lps22hb_read_pressure+0x6a>
		tmp |= (((uint32_t)buffer[i]) << (8 * i));
 80066ec:	003a      	movs	r2, r7
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	18d3      	adds	r3, r2, r3
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	001a      	movs	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	00db      	lsls	r3, r3, #3
 80066fa:	409a      	lsls	r2, r3
 80066fc:	0013      	movs	r3, r2
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	4313      	orrs	r3, r2
 8006702:	60bb      	str	r3, [r7, #8]
	for(int i = 0; i < 3; i++) {
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	3301      	adds	r3, #1
 8006708:	607b      	str	r3, [r7, #4]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2b02      	cmp	r3, #2
 800670e:	dded      	ble.n	80066ec <lps22hb_read_pressure+0x4c>
	}

	/* convert the 2's complement 24 bit to 2's complement 32 bit */
	if(tmp & 0x00800000) {
 8006710:	68ba      	ldr	r2, [r7, #8]
 8006712:	2380      	movs	r3, #128	@ 0x80
 8006714:	041b      	lsls	r3, r3, #16
 8006716:	4013      	ands	r3, r2
 8006718:	d004      	beq.n	8006724 <lps22hb_read_pressure+0x84>
		tmp |= 0xFF000000;
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	22ff      	movs	r2, #255	@ 0xff
 800671e:	0612      	lsls	r2, r2, #24
 8006720:	4313      	orrs	r3, r2
 8006722:	60bb      	str	r3, [r7, #8]
	}

	raw_press = ((int32_t)tmp);
 8006724:	68ba      	ldr	r2, [r7, #8]
 8006726:	4b0f      	ldr	r3, [pc, #60]	@ (8006764 <lps22hb_read_pressure+0xc4>)
 8006728:	601a      	str	r2, [r3, #0]
	raw_press = (raw_press * 100) / 4096;
 800672a:	4b0e      	ldr	r3, [pc, #56]	@ (8006764 <lps22hb_read_pressure+0xc4>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2264      	movs	r2, #100	@ 0x64
 8006730:	4353      	muls	r3, r2
 8006732:	2b00      	cmp	r3, #0
 8006734:	da02      	bge.n	800673c <lps22hb_read_pressure+0x9c>
 8006736:	4a0c      	ldr	r2, [pc, #48]	@ (8006768 <lps22hb_read_pressure+0xc8>)
 8006738:	4694      	mov	ip, r2
 800673a:	4463      	add	r3, ip
 800673c:	131b      	asrs	r3, r3, #12
 800673e:	001a      	movs	r2, r3
 8006740:	4b08      	ldr	r3, [pc, #32]	@ (8006764 <lps22hb_read_pressure+0xc4>)
 8006742:	601a      	str	r2, [r3, #0]

	return (float)((float)raw_press / 100.0f);
 8006744:	4b07      	ldr	r3, [pc, #28]	@ (8006764 <lps22hb_read_pressure+0xc4>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	0018      	movs	r0, r3
 800674a:	f7fa fee1 	bl	8001510 <__aeabi_i2f>
 800674e:	1c03      	adds	r3, r0, #0
 8006750:	4906      	ldr	r1, [pc, #24]	@ (800676c <lps22hb_read_pressure+0xcc>)
 8006752:	1c18      	adds	r0, r3, #0
 8006754:	f7fa f9de 	bl	8000b14 <__aeabi_fdiv>
 8006758:	1c03      	adds	r3, r0, #0
}
 800675a:	1c18      	adds	r0, r3, #0
 800675c:	46bd      	mov	sp, r7
 800675e:	b004      	add	sp, #16
 8006760:	bdb0      	pop	{r4, r5, r7, pc}
 8006762:	46c0      	nop			@ (mov r8, r8)
 8006764:	20002504 	.word	0x20002504
 8006768:	00000fff 	.word	0x00000fff
 800676c:	42c80000 	.word	0x42c80000

08006770 <lps22hb_read_temperature>:

float lps22hb_read_temperature(){
 8006770:	b590      	push	{r4, r7, lr}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
	  int16_t raw_data;
	  uint8_t buffer[2];
	  uint16_t tmp;
	  uint8_t i;

	  for(i = 0; i < 2; i++)
 8006776:	1dfb      	adds	r3, r7, #7
 8006778:	2200      	movs	r2, #0
 800677a:	701a      	strb	r2, [r3, #0]
 800677c:	e012      	b.n	80067a4 <lps22hb_read_temperature+0x34>
	  {
	    buffer[i] = SENSOR_IO_Read(LPS_LOWER_ADDRESS, (LPS22HB_TEMP_OUT_L_REG + i));
 800677e:	1dfb      	adds	r3, r7, #7
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	332b      	adds	r3, #43	@ 0x2b
 8006784:	b2d9      	uxtb	r1, r3
 8006786:	1dfb      	adds	r3, r7, #7
 8006788:	781c      	ldrb	r4, [r3, #0]
 800678a:	2200      	movs	r2, #0
 800678c:	20b8      	movs	r0, #184	@ 0xb8
 800678e:	f7ff fe63 	bl	8006458 <_Z14SENSOR_IO_ReadhhPh>
 8006792:	0003      	movs	r3, r0
 8006794:	001a      	movs	r2, r3
 8006796:	003b      	movs	r3, r7
 8006798:	551a      	strb	r2, [r3, r4]
	  for(i = 0; i < 2; i++)
 800679a:	1dfb      	adds	r3, r7, #7
 800679c:	781a      	ldrb	r2, [r3, #0]
 800679e:	1dfb      	adds	r3, r7, #7
 80067a0:	3201      	adds	r2, #1
 80067a2:	701a      	strb	r2, [r3, #0]
 80067a4:	1dfb      	adds	r3, r7, #7
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d9e8      	bls.n	800677e <lps22hb_read_temperature+0xe>
	  }

	  /* Build the raw tmp */
	  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 80067ac:	003b      	movs	r3, r7
 80067ae:	785b      	ldrb	r3, [r3, #1]
 80067b0:	021b      	lsls	r3, r3, #8
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	003b      	movs	r3, r7
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	0019      	movs	r1, r3
 80067ba:	1d3b      	adds	r3, r7, #4
 80067bc:	1852      	adds	r2, r2, r1
 80067be:	801a      	strh	r2, [r3, #0]

	  raw_data = (tmp * 10) / 100;
 80067c0:	1d3b      	adds	r3, r7, #4
 80067c2:	881b      	ldrh	r3, [r3, #0]
 80067c4:	210a      	movs	r1, #10
 80067c6:	0018      	movs	r0, r3
 80067c8:	f7f9 fd44 	bl	8000254 <__divsi3>
 80067cc:	0003      	movs	r3, r0
 80067ce:	001a      	movs	r2, r3
 80067d0:	1cbb      	adds	r3, r7, #2
 80067d2:	801a      	strh	r2, [r3, #0]

	  return ((float)(raw_data / 10.0f));
 80067d4:	1cbb      	adds	r3, r7, #2
 80067d6:	2200      	movs	r2, #0
 80067d8:	5e9b      	ldrsh	r3, [r3, r2]
 80067da:	0018      	movs	r0, r3
 80067dc:	f7fa fe98 	bl	8001510 <__aeabi_i2f>
 80067e0:	1c03      	adds	r3, r0, #0
 80067e2:	4904      	ldr	r1, [pc, #16]	@ (80067f4 <lps22hb_read_temperature+0x84>)
 80067e4:	1c18      	adds	r0, r3, #0
 80067e6:	f7fa f995 	bl	8000b14 <__aeabi_fdiv>
 80067ea:	1c03      	adds	r3, r0, #0
}
 80067ec:	1c18      	adds	r0, r3, #0
 80067ee:	46bd      	mov	sp, r7
 80067f0:	b003      	add	sp, #12
 80067f2:	bd90      	pop	{r4, r7, pc}
 80067f4:	41200000 	.word	0x41200000

080067f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80067fc:	f001 f8ba 	bl	8007974 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006800:	f000 f832 	bl	8006868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006804:	f7ff f8ae 	bl	8005964 <MX_GPIO_Init>
  MX_DMA_Init();
 8006808:	f7ff f88e 	bl	8005928 <MX_DMA_Init>
  MX_I2C2_Init();
 800680c:	f7ff fb16 	bl	8005e3c <MX_I2C2_Init>
  MX_SPI1_Init();
 8006810:	f000 f97a 	bl	8006b08 <MX_SPI1_Init>
  MX_SPI2_Init();
 8006814:	f000 f9b6 	bl	8006b84 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8006818:	f000 fde0 	bl	80073dc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800681c:	f000 fe2e 	bl	800747c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8006820:	f000 fe7e 	bl	8007520 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8006824:	f000 fcda 	bl	80071dc <MX_TIM1_Init>
  MX_RTC_Init();
 8006828:	f000 f902 	bl	8006a30 <MX_RTC_Init>
  MX_USART4_UART_Init();
 800682c:	f000 feac 	bl	8007588 <MX_USART4_UART_Init>
  MX_TIM2_Init();
 8006830:	f000 fd30 	bl	8007294 <MX_TIM2_Init>
//	    Error_Handler();
//	  }
 // }


  debug("\r\n\r\nInited\r\n");
 8006834:	4b09      	ldr	r3, [pc, #36]	@ (800685c <main+0x64>)
 8006836:	0018      	movs	r0, r3
 8006838:	f7fe ff60 	bl	80056fc <debug>
  HAL_UART_Transmit_IT(terminal_uart, "123456789\r\n", 12);
 800683c:	4b08      	ldr	r3, [pc, #32]	@ (8006860 <main+0x68>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4908      	ldr	r1, [pc, #32]	@ (8006864 <main+0x6c>)
 8006842:	220c      	movs	r2, #12
 8006844:	0018      	movs	r0, r3
 8006846:	f005 ff3d 	bl	800c6c4 <HAL_UART_Transmit_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800684a:	f008 fbad 	bl	800efa8 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800684e:	f7fd f85d 	bl	800390c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8006852:	f008 fbcb 	bl	800efec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006856:	46c0      	nop			@ (mov r8, r8)
 8006858:	e7fd      	b.n	8006856 <main+0x5e>
 800685a:	46c0      	nop			@ (mov r8, r8)
 800685c:	0801703c 	.word	0x0801703c
 8006860:	20000070 	.word	0x20000070
 8006864:	0801704c 	.word	0x0801704c

08006868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006868:	b590      	push	{r4, r7, lr}
 800686a:	b093      	sub	sp, #76	@ 0x4c
 800686c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800686e:	2410      	movs	r4, #16
 8006870:	193b      	adds	r3, r7, r4
 8006872:	0018      	movs	r0, r3
 8006874:	2338      	movs	r3, #56	@ 0x38
 8006876:	001a      	movs	r2, r3
 8006878:	2100      	movs	r1, #0
 800687a:	f00c fb05 	bl	8012e88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800687e:	003b      	movs	r3, r7
 8006880:	0018      	movs	r0, r3
 8006882:	2310      	movs	r3, #16
 8006884:	001a      	movs	r2, r3
 8006886:	2100      	movs	r1, #0
 8006888:	f00c fafe 	bl	8012e88 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800688c:	2380      	movs	r3, #128	@ 0x80
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	0018      	movs	r0, r3
 8006892:	f003 f9eb 	bl	8009c6c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8006896:	193b      	adds	r3, r7, r4
 8006898:	2209      	movs	r2, #9
 800689a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800689c:	193b      	adds	r3, r7, r4
 800689e:	2280      	movs	r2, #128	@ 0x80
 80068a0:	0252      	lsls	r2, r2, #9
 80068a2:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80068a4:	0021      	movs	r1, r4
 80068a6:	187b      	adds	r3, r7, r1
 80068a8:	2201      	movs	r2, #1
 80068aa:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80068ac:	187b      	adds	r3, r7, r1
 80068ae:	2202      	movs	r2, #2
 80068b0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80068b2:	187b      	adds	r3, r7, r1
 80068b4:	2203      	movs	r2, #3
 80068b6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80068b8:	187b      	adds	r3, r7, r1
 80068ba:	2200      	movs	r2, #0
 80068bc:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 80068be:	187b      	adds	r3, r7, r1
 80068c0:	2210      	movs	r2, #16
 80068c2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80068c4:	187b      	adds	r3, r7, r1
 80068c6:	2280      	movs	r2, #128	@ 0x80
 80068c8:	0292      	lsls	r2, r2, #10
 80068ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80068cc:	187b      	adds	r3, r7, r1
 80068ce:	22a0      	movs	r2, #160	@ 0xa0
 80068d0:	0512      	lsls	r2, r2, #20
 80068d2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 80068d4:	187b      	adds	r3, r7, r1
 80068d6:	2280      	movs	r2, #128	@ 0x80
 80068d8:	05d2      	lsls	r2, r2, #23
 80068da:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80068dc:	187b      	adds	r3, r7, r1
 80068de:	0018      	movs	r0, r3
 80068e0:	f003 fa10 	bl	8009d04 <HAL_RCC_OscConfig>
 80068e4:	1e03      	subs	r3, r0, #0
 80068e6:	d001      	beq.n	80068ec <SystemClock_Config+0x84>
  {
    Error_Handler();
 80068e8:	f000 f874 	bl	80069d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80068ec:	003b      	movs	r3, r7
 80068ee:	2207      	movs	r2, #7
 80068f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80068f2:	003b      	movs	r3, r7
 80068f4:	2202      	movs	r2, #2
 80068f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80068f8:	003b      	movs	r3, r7
 80068fa:	2200      	movs	r2, #0
 80068fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80068fe:	003b      	movs	r3, r7
 8006900:	2200      	movs	r2, #0
 8006902:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006904:	003b      	movs	r3, r7
 8006906:	2102      	movs	r1, #2
 8006908:	0018      	movs	r0, r3
 800690a:	f003 fd15 	bl	800a338 <HAL_RCC_ClockConfig>
 800690e:	1e03      	subs	r3, r0, #0
 8006910:	d001      	beq.n	8006916 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8006912:	f000 f85f 	bl	80069d4 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8006916:	f003 fee3 	bl	800a6e0 <HAL_RCC_EnableCSS>
}
 800691a:	46c0      	nop			@ (mov r8, r8)
 800691c:	46bd      	mov	sp, r7
 800691e:	b013      	add	sp, #76	@ 0x4c
 8006920:	bd90      	pop	{r4, r7, pc}
	...

08006924 <crc32b>:

/* USER CODE BEGIN 4 */
uint32_t crc32b(uint8_t *message, size_t size) {
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
     int i, j;
     uint32_t byte, crc, mask;

     i = 0;
 800692e:	2300      	movs	r3, #0
 8006930:	61fb      	str	r3, [r7, #28]
     crc = 0xFFFFFFFF;
 8006932:	2301      	movs	r3, #1
 8006934:	425b      	negs	r3, r3
 8006936:	617b      	str	r3, [r7, #20]
     for(int k = 0; k<size;k++) {
 8006938:	2300      	movs	r3, #0
 800693a:	613b      	str	r3, [r7, #16]
 800693c:	e023      	b.n	8006986 <crc32b+0x62>
        byte = message[k];            // Get next byte.
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	18d3      	adds	r3, r2, r3
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	60fb      	str	r3, [r7, #12]
        crc = crc ^ byte;
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	4053      	eors	r3, r2
 800694e:	617b      	str	r3, [r7, #20]
        for (j = 7; j >= 0; j--) {    // Do eight times.
 8006950:	2307      	movs	r3, #7
 8006952:	61bb      	str	r3, [r7, #24]
 8006954:	e00e      	b.n	8006974 <crc32b+0x50>
           mask = -(crc & 1);
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	2201      	movs	r2, #1
 800695a:	4013      	ands	r3, r2
 800695c:	425b      	negs	r3, r3
 800695e:	60bb      	str	r3, [r7, #8]
           crc = (crc >> 1) ^ (0xEDB88320 & mask);
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	085a      	lsrs	r2, r3, #1
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	490d      	ldr	r1, [pc, #52]	@ (800699c <crc32b+0x78>)
 8006968:	400b      	ands	r3, r1
 800696a:	4053      	eors	r3, r2
 800696c:	617b      	str	r3, [r7, #20]
        for (j = 7; j >= 0; j--) {    // Do eight times.
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	3b01      	subs	r3, #1
 8006972:	61bb      	str	r3, [r7, #24]
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	2b00      	cmp	r3, #0
 8006978:	daed      	bge.n	8006956 <crc32b+0x32>
        }
        i = i + 1;
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	3301      	adds	r3, #1
 800697e:	61fb      	str	r3, [r7, #28]
     for(int k = 0; k<size;k++) {
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	3301      	adds	r3, #1
 8006984:	613b      	str	r3, [r7, #16]
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d8d7      	bhi.n	800693e <crc32b+0x1a>
     }
     return ~crc;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	43db      	mvns	r3, r3
  }
 8006992:	0018      	movs	r0, r3
 8006994:	46bd      	mov	sp, r7
 8006996:	b008      	add	sp, #32
 8006998:	bd80      	pop	{r7, pc}
 800699a:	46c0      	nop			@ (mov r8, r8)
 800699c:	edb88320 	.word	0xedb88320

080069a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a08      	ldr	r2, [pc, #32]	@ (80069d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d101      	bne.n	80069b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80069b2:	f000 ffff 	bl	80079b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2) {
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	2380      	movs	r3, #128	@ 0x80
 80069bc:	05db      	lsls	r3, r3, #23
 80069be:	429a      	cmp	r2, r3
 80069c0:	d101      	bne.n	80069c6 <HAL_TIM_PeriodElapsedCallback+0x26>

  	  Timer_Event();
 80069c2:	f7fc fe1b 	bl	80035fc <Timer_Event>
  }
  /* USER CODE END Callback 1 */
}
 80069c6:	46c0      	nop			@ (mov r8, r8)
 80069c8:	46bd      	mov	sp, r7
 80069ca:	b002      	add	sp, #8
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	46c0      	nop			@ (mov r8, r8)
 80069d0:	40014800 	.word	0x40014800

080069d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80069d8:	b672      	cpsid	i
}
 80069da:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	HAL_PWR_EnableBkUpAccess();
 80069dc:	f003 f938 	bl	8009c50 <HAL_PWR_EnableBkUpAccess>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xAAAA);
 80069e0:	4a0e      	ldr	r2, [pc, #56]	@ (8006a1c <Error_Handler+0x48>)
 80069e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006a20 <Error_Handler+0x4c>)
 80069e4:	2100      	movs	r1, #0
 80069e6:	0018      	movs	r0, r3
 80069e8:	f004 f9b8 	bl	800ad5c <HAL_RTCEx_BKUPWrite>

	debug("==========\r\n");
 80069ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006a24 <Error_Handler+0x50>)
 80069ee:	0018      	movs	r0, r3
 80069f0:	f7fe fe84 	bl	80056fc <debug>
	debug("ERROR HANDLER\r\n");
 80069f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a28 <Error_Handler+0x54>)
 80069f6:	0018      	movs	r0, r3
 80069f8:	f7fe fe80 	bl	80056fc <debug>
	debug("==========\r\n");
 80069fc:	4b09      	ldr	r3, [pc, #36]	@ (8006a24 <Error_Handler+0x50>)
 80069fe:	0018      	movs	r0, r3
 8006a00:	f7fe fe7c 	bl	80056fc <debug>

	send_all_debug_buffer_blocking();
 8006a04:	f7fe ff4c 	bl	80058a0 <send_all_debug_buffer_blocking>

	HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, GPIO_PIN_SET);
 8006a08:	4b08      	ldr	r3, [pc, #32]	@ (8006a2c <Error_Handler+0x58>)
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	2104      	movs	r1, #4
 8006a0e:	0018      	movs	r0, r3
 8006a10:	f001 fe7d 	bl	800870e <HAL_GPIO_WritePin>

	HAL_NVIC_SystemReset();
 8006a14:	f001 f8e3 	bl	8007bde <HAL_NVIC_SystemReset>

  while (1)
 8006a18:	46c0      	nop			@ (mov r8, r8)
 8006a1a:	e7fd      	b.n	8006a18 <Error_Handler+0x44>
 8006a1c:	0000aaaa 	.word	0x0000aaaa
 8006a20:	20002508 	.word	0x20002508
 8006a24:	08017058 	.word	0x08017058
 8006a28:	08017068 	.word	0x08017068
 8006a2c:	50000c00 	.word	0x50000c00

08006a30 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8006a34:	4b13      	ldr	r3, [pc, #76]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a36:	4a14      	ldr	r2, [pc, #80]	@ (8006a88 <MX_RTC_Init+0x58>)
 8006a38:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8006a3a:	4b12      	ldr	r3, [pc, #72]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8006a40:	4b10      	ldr	r3, [pc, #64]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a42:	227f      	movs	r2, #127	@ 0x7f
 8006a44:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8006a46:	4b0f      	ldr	r3, [pc, #60]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a48:	22ff      	movs	r2, #255	@ 0xff
 8006a4a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8006a4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8006a52:	4b0c      	ldr	r3, [pc, #48]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a54:	2200      	movs	r2, #0
 8006a56:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8006a58:	4b0a      	ldr	r3, [pc, #40]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8006a5e:	4b09      	ldr	r3, [pc, #36]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a60:	2280      	movs	r2, #128	@ 0x80
 8006a62:	05d2      	lsls	r2, r2, #23
 8006a64:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8006a66:	4b07      	ldr	r3, [pc, #28]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a68:	2200      	movs	r2, #0
 8006a6a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8006a6c:	4b05      	ldr	r3, [pc, #20]	@ (8006a84 <MX_RTC_Init+0x54>)
 8006a6e:	0018      	movs	r0, r3
 8006a70:	f004 f826 	bl	800aac0 <HAL_RTC_Init>
 8006a74:	1e03      	subs	r3, r0, #0
 8006a76:	d001      	beq.n	8006a7c <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8006a78:	f7ff ffac 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8006a7c:	46c0      	nop			@ (mov r8, r8)
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	46c0      	nop			@ (mov r8, r8)
 8006a84:	20002508 	.word	0x20002508
 8006a88:	40002800 	.word	0x40002800

08006a8c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8006a8c:	b590      	push	{r4, r7, lr}
 8006a8e:	b091      	sub	sp, #68	@ 0x44
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006a94:	240c      	movs	r4, #12
 8006a96:	193b      	adds	r3, r7, r4
 8006a98:	0018      	movs	r0, r3
 8006a9a:	2334      	movs	r3, #52	@ 0x34
 8006a9c:	001a      	movs	r2, r3
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	f00c f9f2 	bl	8012e88 <memset>
  if(rtcHandle->Instance==RTC)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a15      	ldr	r2, [pc, #84]	@ (8006b00 <HAL_RTC_MspInit+0x74>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d124      	bne.n	8006af8 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006aae:	193b      	adds	r3, r7, r4
 8006ab0:	2280      	movs	r2, #128	@ 0x80
 8006ab2:	0292      	lsls	r2, r2, #10
 8006ab4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8006ab6:	193b      	adds	r3, r7, r4
 8006ab8:	2280      	movs	r2, #128	@ 0x80
 8006aba:	0092      	lsls	r2, r2, #2
 8006abc:	631a      	str	r2, [r3, #48]	@ 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006abe:	193b      	adds	r3, r7, r4
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	f003 fe45 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 8006ac6:	1e03      	subs	r3, r0, #0
 8006ac8:	d001      	beq.n	8006ace <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8006aca:	f7ff ff83 	bl	80069d4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006ace:	4b0d      	ldr	r3, [pc, #52]	@ (8006b04 <HAL_RTC_MspInit+0x78>)
 8006ad0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8006b04 <HAL_RTC_MspInit+0x78>)
 8006ad4:	2180      	movs	r1, #128	@ 0x80
 8006ad6:	0209      	lsls	r1, r1, #8
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8006adc:	4b09      	ldr	r3, [pc, #36]	@ (8006b04 <HAL_RTC_MspInit+0x78>)
 8006ade:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ae0:	4b08      	ldr	r3, [pc, #32]	@ (8006b04 <HAL_RTC_MspInit+0x78>)
 8006ae2:	2180      	movs	r1, #128	@ 0x80
 8006ae4:	00c9      	lsls	r1, r1, #3
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006aea:	4b06      	ldr	r3, [pc, #24]	@ (8006b04 <HAL_RTC_MspInit+0x78>)
 8006aec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006aee:	2380      	movs	r3, #128	@ 0x80
 8006af0:	00db      	lsls	r3, r3, #3
 8006af2:	4013      	ands	r3, r2
 8006af4:	60bb      	str	r3, [r7, #8]
 8006af6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8006af8:	46c0      	nop			@ (mov r8, r8)
 8006afa:	46bd      	mov	sp, r7
 8006afc:	b011      	add	sp, #68	@ 0x44
 8006afe:	bd90      	pop	{r4, r7, pc}
 8006b00:	40002800 	.word	0x40002800
 8006b04:	40021000 	.word	0x40021000

08006b08 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8006b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b80 <MX_SPI1_Init+0x78>)
 8006b10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006b12:	4b1a      	ldr	r3, [pc, #104]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b14:	2282      	movs	r2, #130	@ 0x82
 8006b16:	0052      	lsls	r2, r2, #1
 8006b18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006b1a:	4b18      	ldr	r3, [pc, #96]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006b20:	4b16      	ldr	r3, [pc, #88]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b22:	22e0      	movs	r2, #224	@ 0xe0
 8006b24:	00d2      	lsls	r2, r2, #3
 8006b26:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b28:	4b14      	ldr	r3, [pc, #80]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006b2e:	4b13      	ldr	r3, [pc, #76]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b30:	2200      	movs	r2, #0
 8006b32:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006b34:	4b11      	ldr	r3, [pc, #68]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b36:	2280      	movs	r2, #128	@ 0x80
 8006b38:	0092      	lsls	r2, r2, #2
 8006b3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006b42:	4b0e      	ldr	r3, [pc, #56]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006b48:	4b0c      	ldr	r3, [pc, #48]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b50:	2200      	movs	r2, #0
 8006b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8006b54:	4b09      	ldr	r3, [pc, #36]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b56:	2207      	movs	r2, #7
 8006b58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006b5a:	4b08      	ldr	r3, [pc, #32]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006b60:	4b06      	ldr	r3, [pc, #24]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b62:	2208      	movs	r2, #8
 8006b64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006b66:	4b05      	ldr	r3, [pc, #20]	@ (8006b7c <MX_SPI1_Init+0x74>)
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f004 f92f 	bl	800adcc <HAL_SPI_Init>
 8006b6e:	1e03      	subs	r3, r0, #0
 8006b70:	d001      	beq.n	8006b76 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8006b72:	f7ff ff2f 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006b76:	46c0      	nop			@ (mov r8, r8)
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	20002534 	.word	0x20002534
 8006b80:	40013000 	.word	0x40013000

08006b84 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8006b88:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8006bfc <MX_SPI2_Init+0x78>)
 8006b8c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006b90:	2282      	movs	r2, #130	@ 0x82
 8006b92:	0052      	lsls	r2, r2, #1
 8006b94:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006b96:	4b18      	ldr	r3, [pc, #96]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006b98:	2200      	movs	r2, #0
 8006b9a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006b9c:	4b16      	ldr	r3, [pc, #88]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006b9e:	22e0      	movs	r2, #224	@ 0xe0
 8006ba0:	00d2      	lsls	r2, r2, #3
 8006ba2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ba4:	4b14      	ldr	r3, [pc, #80]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006baa:	4b13      	ldr	r3, [pc, #76]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bac:	2200      	movs	r2, #0
 8006bae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006bb0:	4b11      	ldr	r3, [pc, #68]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bb2:	2280      	movs	r2, #128	@ 0x80
 8006bb4:	0092      	lsls	r2, r2, #2
 8006bb6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8006bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bba:	2210      	movs	r2, #16
 8006bbc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bca:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bcc:	2200      	movs	r2, #0
 8006bce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006bd0:	4b09      	ldr	r3, [pc, #36]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bd2:	2207      	movs	r2, #7
 8006bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006bd6:	4b08      	ldr	r3, [pc, #32]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bd8:	2200      	movs	r2, #0
 8006bda:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006bdc:	4b06      	ldr	r3, [pc, #24]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006bde:	2208      	movs	r2, #8
 8006be0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006be2:	4b05      	ldr	r3, [pc, #20]	@ (8006bf8 <MX_SPI2_Init+0x74>)
 8006be4:	0018      	movs	r0, r3
 8006be6:	f004 f8f1 	bl	800adcc <HAL_SPI_Init>
 8006bea:	1e03      	subs	r3, r0, #0
 8006bec:	d001      	beq.n	8006bf2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8006bee:	f7ff fef1 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006bf2:	46c0      	nop			@ (mov r8, r8)
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	20002598 	.word	0x20002598
 8006bfc:	40003800 	.word	0x40003800

08006c00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006c00:	b590      	push	{r4, r7, lr}
 8006c02:	b08d      	sub	sp, #52	@ 0x34
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c08:	241c      	movs	r4, #28
 8006c0a:	193b      	adds	r3, r7, r4
 8006c0c:	0018      	movs	r0, r3
 8006c0e:	2314      	movs	r3, #20
 8006c10:	001a      	movs	r2, r3
 8006c12:	2100      	movs	r1, #0
 8006c14:	f00c f938 	bl	8012e88 <memset>
  if(spiHandle->Instance==SPI1)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a5f      	ldr	r2, [pc, #380]	@ (8006d9c <HAL_SPI_MspInit+0x19c>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d154      	bne.n	8006ccc <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006c22:	4b5f      	ldr	r3, [pc, #380]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c26:	4b5e      	ldr	r3, [pc, #376]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c28:	2180      	movs	r1, #128	@ 0x80
 8006c2a:	0149      	lsls	r1, r1, #5
 8006c2c:	430a      	orrs	r2, r1
 8006c2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006c30:	4b5b      	ldr	r3, [pc, #364]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c34:	2380      	movs	r3, #128	@ 0x80
 8006c36:	015b      	lsls	r3, r3, #5
 8006c38:	4013      	ands	r3, r2
 8006c3a:	61bb      	str	r3, [r7, #24]
 8006c3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c3e:	4b58      	ldr	r3, [pc, #352]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c42:	4b57      	ldr	r3, [pc, #348]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c44:	2108      	movs	r1, #8
 8006c46:	430a      	orrs	r2, r1
 8006c48:	635a      	str	r2, [r3, #52]	@ 0x34
 8006c4a:	4b55      	ldr	r3, [pc, #340]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c4e:	2208      	movs	r2, #8
 8006c50:	4013      	ands	r3, r2
 8006c52:	617b      	str	r3, [r7, #20]
 8006c54:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c56:	4b52      	ldr	r3, [pc, #328]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c5a:	4b51      	ldr	r3, [pc, #324]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c5c:	2101      	movs	r1, #1
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	635a      	str	r2, [r3, #52]	@ 0x34
 8006c62:	4b4f      	ldr	r3, [pc, #316]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c66:	2201      	movs	r2, #1
 8006c68:	4013      	ands	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]
 8006c6c:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PD8     ------> SPI1_SCK
    PA11 [PA9]     ------> SPI1_MISO
    PA12 [PA10]     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin;
 8006c6e:	193b      	adds	r3, r7, r4
 8006c70:	2280      	movs	r2, #128	@ 0x80
 8006c72:	0052      	lsls	r2, r2, #1
 8006c74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c76:	193b      	adds	r3, r7, r4
 8006c78:	2202      	movs	r2, #2
 8006c7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c7c:	193b      	adds	r3, r7, r4
 8006c7e:	2200      	movs	r2, #0
 8006c80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c82:	193b      	adds	r3, r7, r4
 8006c84:	2203      	movs	r2, #3
 8006c86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 8006c88:	193b      	adds	r3, r7, r4
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(FLASH_SCK_GPIO_Port, &GPIO_InitStruct);
 8006c8e:	193b      	adds	r3, r7, r4
 8006c90:	4a44      	ldr	r2, [pc, #272]	@ (8006da4 <HAL_SPI_MspInit+0x1a4>)
 8006c92:	0019      	movs	r1, r3
 8006c94:	0010      	movs	r0, r2
 8006c96:	f001 fbb9 	bl	800840c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FLASH_MISO_Pin|FLASH_MOSI_Pin;
 8006c9a:	0021      	movs	r1, r4
 8006c9c:	187b      	adds	r3, r7, r1
 8006c9e:	22c0      	movs	r2, #192	@ 0xc0
 8006ca0:	0152      	lsls	r2, r2, #5
 8006ca2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ca4:	187b      	adds	r3, r7, r1
 8006ca6:	2202      	movs	r2, #2
 8006ca8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006caa:	187b      	adds	r3, r7, r1
 8006cac:	2200      	movs	r2, #0
 8006cae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cb0:	187b      	adds	r3, r7, r1
 8006cb2:	2203      	movs	r2, #3
 8006cb4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8006cb6:	187b      	adds	r3, r7, r1
 8006cb8:	2200      	movs	r2, #0
 8006cba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cbc:	187a      	adds	r2, r7, r1
 8006cbe:	23a0      	movs	r3, #160	@ 0xa0
 8006cc0:	05db      	lsls	r3, r3, #23
 8006cc2:	0011      	movs	r1, r2
 8006cc4:	0018      	movs	r0, r3
 8006cc6:	f001 fba1 	bl	800840c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8006cca:	e063      	b.n	8006d94 <HAL_SPI_MspInit+0x194>
  else if(spiHandle->Instance==SPI2)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a35      	ldr	r2, [pc, #212]	@ (8006da8 <HAL_SPI_MspInit+0x1a8>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d15e      	bne.n	8006d94 <HAL_SPI_MspInit+0x194>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006cd6:	4b32      	ldr	r3, [pc, #200]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006cd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cda:	4b31      	ldr	r3, [pc, #196]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006cdc:	2180      	movs	r1, #128	@ 0x80
 8006cde:	01c9      	lsls	r1, r1, #7
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006ce6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ce8:	2380      	movs	r3, #128	@ 0x80
 8006cea:	01db      	lsls	r3, r3, #7
 8006cec:	4013      	ands	r3, r2
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cf2:	4b2b      	ldr	r3, [pc, #172]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006cf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006cf8:	2102      	movs	r1, #2
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	635a      	str	r2, [r3, #52]	@ 0x34
 8006cfe:	4b28      	ldr	r3, [pc, #160]	@ (8006da0 <HAL_SPI_MspInit+0x1a0>)
 8006d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d02:	2202      	movs	r2, #2
 8006d04:	4013      	ands	r3, r2
 8006d06:	60bb      	str	r3, [r7, #8]
 8006d08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ACCEL_MISO_Pin;
 8006d0a:	241c      	movs	r4, #28
 8006d0c:	193b      	adds	r3, r7, r4
 8006d0e:	2204      	movs	r2, #4
 8006d10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d12:	193b      	adds	r3, r7, r4
 8006d14:	2202      	movs	r2, #2
 8006d16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d18:	193b      	adds	r3, r7, r4
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d1e:	193b      	adds	r3, r7, r4
 8006d20:	2203      	movs	r2, #3
 8006d22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8006d24:	193b      	adds	r3, r7, r4
 8006d26:	2201      	movs	r2, #1
 8006d28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ACCEL_MISO_GPIO_Port, &GPIO_InitStruct);
 8006d2a:	193b      	adds	r3, r7, r4
 8006d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8006dac <HAL_SPI_MspInit+0x1ac>)
 8006d2e:	0019      	movs	r1, r3
 8006d30:	0010      	movs	r0, r2
 8006d32:	f001 fb6b 	bl	800840c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ACCEL_SCK_Pin;
 8006d36:	0021      	movs	r1, r4
 8006d38:	187b      	adds	r3, r7, r1
 8006d3a:	2280      	movs	r2, #128	@ 0x80
 8006d3c:	00d2      	lsls	r2, r2, #3
 8006d3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d40:	000c      	movs	r4, r1
 8006d42:	193b      	adds	r3, r7, r4
 8006d44:	2202      	movs	r2, #2
 8006d46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d48:	193b      	adds	r3, r7, r4
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d4e:	193b      	adds	r3, r7, r4
 8006d50:	2203      	movs	r2, #3
 8006d52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d54:	193b      	adds	r3, r7, r4
 8006d56:	2205      	movs	r2, #5
 8006d58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ACCEL_SCK_GPIO_Port, &GPIO_InitStruct);
 8006d5a:	193b      	adds	r3, r7, r4
 8006d5c:	4a13      	ldr	r2, [pc, #76]	@ (8006dac <HAL_SPI_MspInit+0x1ac>)
 8006d5e:	0019      	movs	r1, r3
 8006d60:	0010      	movs	r0, r2
 8006d62:	f001 fb53 	bl	800840c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ACCEL_MOSI_Pin;
 8006d66:	0021      	movs	r1, r4
 8006d68:	187b      	adds	r3, r7, r1
 8006d6a:	2280      	movs	r2, #128	@ 0x80
 8006d6c:	0112      	lsls	r2, r2, #4
 8006d6e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d70:	187b      	adds	r3, r7, r1
 8006d72:	2202      	movs	r2, #2
 8006d74:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d76:	187b      	adds	r3, r7, r1
 8006d78:	2200      	movs	r2, #0
 8006d7a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d7c:	187b      	adds	r3, r7, r1
 8006d7e:	2203      	movs	r2, #3
 8006d80:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8006d82:	187b      	adds	r3, r7, r1
 8006d84:	2200      	movs	r2, #0
 8006d86:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ACCEL_MOSI_GPIO_Port, &GPIO_InitStruct);
 8006d88:	187b      	adds	r3, r7, r1
 8006d8a:	4a08      	ldr	r2, [pc, #32]	@ (8006dac <HAL_SPI_MspInit+0x1ac>)
 8006d8c:	0019      	movs	r1, r3
 8006d8e:	0010      	movs	r0, r2
 8006d90:	f001 fb3c 	bl	800840c <HAL_GPIO_Init>
}
 8006d94:	46c0      	nop			@ (mov r8, r8)
 8006d96:	46bd      	mov	sp, r7
 8006d98:	b00d      	add	sp, #52	@ 0x34
 8006d9a:	bd90      	pop	{r4, r7, pc}
 8006d9c:	40013000 	.word	0x40013000
 8006da0:	40021000 	.word	0x40021000
 8006da4:	50000c00 	.word	0x50000c00
 8006da8:	40003800 	.word	0x40003800
 8006dac:	50000400 	.word	0x50000400

08006db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006db6:	4b15      	ldr	r3, [pc, #84]	@ (8006e0c <HAL_MspInit+0x5c>)
 8006db8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006dba:	4b14      	ldr	r3, [pc, #80]	@ (8006e0c <HAL_MspInit+0x5c>)
 8006dbc:	2101      	movs	r1, #1
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	641a      	str	r2, [r3, #64]	@ 0x40
 8006dc2:	4b12      	ldr	r3, [pc, #72]	@ (8006e0c <HAL_MspInit+0x5c>)
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	4013      	ands	r3, r2
 8006dca:	607b      	str	r3, [r7, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006dce:	4b0f      	ldr	r3, [pc, #60]	@ (8006e0c <HAL_MspInit+0x5c>)
 8006dd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8006e0c <HAL_MspInit+0x5c>)
 8006dd4:	2180      	movs	r1, #128	@ 0x80
 8006dd6:	0549      	lsls	r1, r1, #21
 8006dd8:	430a      	orrs	r2, r1
 8006dda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8006e0c <HAL_MspInit+0x5c>)
 8006dde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006de0:	2380      	movs	r3, #128	@ 0x80
 8006de2:	055b      	lsls	r3, r3, #21
 8006de4:	4013      	ands	r3, r2
 8006de6:	603b      	str	r3, [r7, #0]
 8006de8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8006dea:	2302      	movs	r3, #2
 8006dec:	425b      	negs	r3, r3
 8006dee:	2200      	movs	r2, #0
 8006df0:	2103      	movs	r1, #3
 8006df2:	0018      	movs	r0, r3
 8006df4:	f000 fece 	bl	8007b94 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8006df8:	23c0      	movs	r3, #192	@ 0xc0
 8006dfa:	00db      	lsls	r3, r3, #3
 8006dfc:	0018      	movs	r0, r3
 8006dfe:	f000 fe19 	bl	8007a34 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006e02:	46c0      	nop			@ (mov r8, r8)
 8006e04:	46bd      	mov	sp, r7
 8006e06:	b002      	add	sp, #8
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	46c0      	nop			@ (mov r8, r8)
 8006e0c:	40021000 	.word	0x40021000

08006e10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e10:	b5b0      	push	{r4, r5, r7, lr}
 8006e12:	b08c      	sub	sp, #48	@ 0x30
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8006e18:	232b      	movs	r3, #43	@ 0x2b
 8006e1a:	18fb      	adds	r3, r7, r3
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	701a      	strb	r2, [r3, #0]

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8006e20:	4b38      	ldr	r3, [pc, #224]	@ (8006f04 <HAL_InitTick+0xf4>)
 8006e22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e24:	4b37      	ldr	r3, [pc, #220]	@ (8006f04 <HAL_InitTick+0xf4>)
 8006e26:	2180      	movs	r1, #128	@ 0x80
 8006e28:	02c9      	lsls	r1, r1, #11
 8006e2a:	430a      	orrs	r2, r1
 8006e2c:	641a      	str	r2, [r3, #64]	@ 0x40
 8006e2e:	4b35      	ldr	r3, [pc, #212]	@ (8006f04 <HAL_InitTick+0xf4>)
 8006e30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e32:	2380      	movs	r3, #128	@ 0x80
 8006e34:	02db      	lsls	r3, r3, #11
 8006e36:	4013      	ands	r3, r2
 8006e38:	60bb      	str	r3, [r7, #8]
 8006e3a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006e3c:	230c      	movs	r3, #12
 8006e3e:	18fa      	adds	r2, r7, r3
 8006e40:	2410      	movs	r4, #16
 8006e42:	193b      	adds	r3, r7, r4
 8006e44:	0011      	movs	r1, r2
 8006e46:	0018      	movs	r0, r3
 8006e48:	f003 fc20 	bl	800a68c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8006e4c:	193b      	adds	r3, r7, r4
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM17 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8006e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d104      	bne.n	8006e62 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8006e58:	f003 fc02 	bl	800a660 <HAL_RCC_GetPCLK1Freq>
 8006e5c:	0003      	movs	r3, r0
 8006e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e60:	e004      	b.n	8006e6c <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8006e62:	f003 fbfd 	bl	800a660 <HAL_RCC_GetPCLK1Freq>
 8006e66:	0003      	movs	r3, r0
 8006e68:	005b      	lsls	r3, r3, #1
 8006e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6e:	4926      	ldr	r1, [pc, #152]	@ (8006f08 <HAL_InitTick+0xf8>)
 8006e70:	0018      	movs	r0, r3
 8006e72:	f7f9 f965 	bl	8000140 <__udivsi3>
 8006e76:	0003      	movs	r3, r0
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	623b      	str	r3, [r7, #32]

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8006e7c:	4b23      	ldr	r3, [pc, #140]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006e7e:	4a24      	ldr	r2, [pc, #144]	@ (8006f10 <HAL_InitTick+0x100>)
 8006e80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8006e82:	4b22      	ldr	r3, [pc, #136]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006e84:	4a23      	ldr	r2, [pc, #140]	@ (8006f14 <HAL_InitTick+0x104>)
 8006e86:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8006e88:	4b20      	ldr	r3, [pc, #128]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006e8a:	6a3a      	ldr	r2, [r7, #32]
 8006e8c:	605a      	str	r2, [r3, #4]
  htim17.Init.ClockDivision = 0;
 8006e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e94:	4b1d      	ldr	r3, [pc, #116]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006e96:	2200      	movs	r2, #0
 8006e98:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8006ea0:	252b      	movs	r5, #43	@ 0x2b
 8006ea2:	197c      	adds	r4, r7, r5
 8006ea4:	4b19      	ldr	r3, [pc, #100]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006ea6:	0018      	movs	r0, r3
 8006ea8:	f004 feb0 	bl	800bc0c <HAL_TIM_Base_Init>
 8006eac:	0003      	movs	r3, r0
 8006eae:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8006eb0:	197b      	adds	r3, r7, r5
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d11e      	bne.n	8006ef6 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8006eb8:	197c      	adds	r4, r7, r5
 8006eba:	4b14      	ldr	r3, [pc, #80]	@ (8006f0c <HAL_InitTick+0xfc>)
 8006ebc:	0018      	movs	r0, r3
 8006ebe:	f004 fefd 	bl	800bcbc <HAL_TIM_Base_Start_IT>
 8006ec2:	0003      	movs	r3, r0
 8006ec4:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8006ec6:	197b      	adds	r3, r7, r5
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d113      	bne.n	8006ef6 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8006ece:	2016      	movs	r0, #22
 8006ed0:	f000 fe75 	bl	8007bbe <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b03      	cmp	r3, #3
 8006ed8:	d809      	bhi.n	8006eee <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	0019      	movs	r1, r3
 8006ee0:	2016      	movs	r0, #22
 8006ee2:	f000 fe57 	bl	8007b94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8006f18 <HAL_InitTick+0x108>)
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	601a      	str	r2, [r3, #0]
 8006eec:	e003      	b.n	8006ef6 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8006eee:	232b      	movs	r3, #43	@ 0x2b
 8006ef0:	18fb      	adds	r3, r7, r3
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8006ef6:	232b      	movs	r3, #43	@ 0x2b
 8006ef8:	18fb      	adds	r3, r7, r3
 8006efa:	781b      	ldrb	r3, [r3, #0]
}
 8006efc:	0018      	movs	r0, r3
 8006efe:	46bd      	mov	sp, r7
 8006f00:	b00c      	add	sp, #48	@ 0x30
 8006f02:	bdb0      	pop	{r4, r5, r7, pc}
 8006f04:	40021000 	.word	0x40021000
 8006f08:	000f4240 	.word	0x000f4240
 8006f0c:	200025fc 	.word	0x200025fc
 8006f10:	40014800 	.word	0x40014800
 8006f14:	000003e7 	.word	0x000003e7
 8006f18:	20000074 	.word	0x20000074

08006f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8006f20:	f003 fbec 	bl	800a6fc <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006f24:	46c0      	nop			@ (mov r8, r8)
 8006f26:	e7fd      	b.n	8006f24 <NMI_Handler+0x8>

08006f28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, GPIO_PIN_SET);
 8006f2c:	4b17      	ldr	r3, [pc, #92]	@ (8006f8c <HardFault_Handler+0x64>)
 8006f2e:	2201      	movs	r2, #1
 8006f30:	2104      	movs	r1, #4
 8006f32:	0018      	movs	r0, r3
 8006f34:	f001 fbeb 	bl	800870e <HAL_GPIO_WritePin>
	HAL_PWR_EnableBkUpAccess();
 8006f38:	f002 fe8a 	bl	8009c50 <HAL_PWR_EnableBkUpAccess>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xBBBB);
 8006f3c:	4a14      	ldr	r2, [pc, #80]	@ (8006f90 <HardFault_Handler+0x68>)
 8006f3e:	4b15      	ldr	r3, [pc, #84]	@ (8006f94 <HardFault_Handler+0x6c>)
 8006f40:	2100      	movs	r1, #0
 8006f42:	0018      	movs	r0, r3
 8006f44:	f003 ff0a 	bl	800ad5c <HAL_RTCEx_BKUPWrite>

	if (debug_enabled()) {
 8006f48:	f7fe fbd2 	bl	80056f0 <debug_enabled>
 8006f4c:	1e03      	subs	r3, r0, #0
 8006f4e:	d010      	beq.n	8006f72 <HardFault_Handler+0x4a>
		debug("==========");
 8006f50:	4b11      	ldr	r3, [pc, #68]	@ (8006f98 <HardFault_Handler+0x70>)
 8006f52:	0018      	movs	r0, r3
 8006f54:	f7fe fbd2 	bl	80056fc <debug>
		debug("HARD FAULT");
 8006f58:	4b10      	ldr	r3, [pc, #64]	@ (8006f9c <HardFault_Handler+0x74>)
 8006f5a:	0018      	movs	r0, r3
 8006f5c:	f7fe fbce 	bl	80056fc <debug>
		debug("==========");
 8006f60:	4b0d      	ldr	r3, [pc, #52]	@ (8006f98 <HardFault_Handler+0x70>)
 8006f62:	0018      	movs	r0, r3
 8006f64:	f7fe fbca 	bl	80056fc <debug>

		send_all_debug_buffer_blocking();
 8006f68:	f7fe fc9a 	bl	80058a0 <send_all_debug_buffer_blocking>
		HAL_NVIC_SystemReset();
 8006f6c:	f000 fe37 	bl	8007bde <HAL_NVIC_SystemReset>
 8006f70:	e009      	b.n	8006f86 <HardFault_Handler+0x5e>
	}
	else {
		HAL_PWR_EnableBkUpAccess();
 8006f72:	f002 fe6d 	bl	8009c50 <HAL_PWR_EnableBkUpAccess>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xBBBB);
 8006f76:	4a06      	ldr	r2, [pc, #24]	@ (8006f90 <HardFault_Handler+0x68>)
 8006f78:	4b06      	ldr	r3, [pc, #24]	@ (8006f94 <HardFault_Handler+0x6c>)
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	0018      	movs	r0, r3
 8006f7e:	f003 feed 	bl	800ad5c <HAL_RTCEx_BKUPWrite>
//		HAL_Delay(200);
		HAL_NVIC_SystemReset();		//Software Reset
 8006f82:	f000 fe2c 	bl	8007bde <HAL_NVIC_SystemReset>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  vTaskSuspendAll();
 8006f86:	f009 f90d 	bl	80101a4 <vTaskSuspendAll>
 8006f8a:	e7fc      	b.n	8006f86 <HardFault_Handler+0x5e>
 8006f8c:	50000c00 	.word	0x50000c00
 8006f90:	0000bbbb 	.word	0x0000bbbb
 8006f94:	20002508 	.word	0x20002508
 8006f98:	08017078 	.word	0x08017078
 8006f9c:	08017084 	.word	0x08017084

08006fa0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8006fa4:	4b03      	ldr	r3, [pc, #12]	@ (8006fb4 <DMA1_Channel1_IRQHandler+0x14>)
 8006fa6:	0018      	movs	r0, r3
 8006fa8:	f000 ff74 	bl	8007e94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006fac:	46c0      	nop			@ (mov r8, r8)
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	46c0      	nop			@ (mov r8, r8)
 8006fb4:	20002934 	.word	0x20002934

08006fb8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006fbc:	4b03      	ldr	r3, [pc, #12]	@ (8006fcc <TIM2_IRQHandler+0x14>)
 8006fbe:	0018      	movs	r0, r3
 8006fc0:	f004 fed8 	bl	800bd74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006fc4:	46c0      	nop			@ (mov r8, r8)
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	46c0      	nop			@ (mov r8, r8)
 8006fcc:	20002698 	.word	0x20002698

08006fd0 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8006fd4:	4b03      	ldr	r3, [pc, #12]	@ (8006fe4 <TIM17_IRQHandler+0x14>)
 8006fd6:	0018      	movs	r0, r3
 8006fd8:	f004 fecc 	bl	800bd74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8006fdc:	46c0      	nop			@ (mov r8, r8)
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	46c0      	nop			@ (mov r8, r8)
 8006fe4:	200025fc 	.word	0x200025fc

08006fe8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	extended_debug("USART1_IRQHandler\r\n");
 8006fec:	4b05      	ldr	r3, [pc, #20]	@ (8007004 <USART1_IRQHandler+0x1c>)
 8006fee:	0018      	movs	r0, r3
 8006ff0:	f7fe fbf8 	bl	80057e4 <extended_debug>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006ff4:	4b04      	ldr	r3, [pc, #16]	@ (8007008 <USART1_IRQHandler+0x20>)
 8006ff6:	0018      	movs	r0, r3
 8006ff8:	f005 fd1e 	bl	800ca38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006ffc:	46c0      	nop			@ (mov r8, r8)
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	46c0      	nop			@ (mov r8, r8)
 8007004:	08017090 	.word	0x08017090
 8007008:	200026e4 	.word	0x200026e4

0800700c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	extended_debug("USART2_IRQHandler\r\n");
 8007010:	4b05      	ldr	r3, [pc, #20]	@ (8007028 <USART2_IRQHandler+0x1c>)
 8007012:	0018      	movs	r0, r3
 8007014:	f7fe fbe6 	bl	80057e4 <extended_debug>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007018:	4b04      	ldr	r3, [pc, #16]	@ (800702c <USART2_IRQHandler+0x20>)
 800701a:	0018      	movs	r0, r3
 800701c:	f005 fd0c 	bl	800ca38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007020:	46c0      	nop			@ (mov r8, r8)
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	46c0      	nop			@ (mov r8, r8)
 8007028:	080170a4 	.word	0x080170a4
 800702c:	20002778 	.word	0x20002778

08007030 <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */
//	debug("USART3_4_LPUART1_IRQHandler\r\n");
  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007034:	4b05      	ldr	r3, [pc, #20]	@ (800704c <USART3_4_LPUART1_IRQHandler+0x1c>)
 8007036:	0018      	movs	r0, r3
 8007038:	f005 fcfe 	bl	800ca38 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart4);
 800703c:	4b04      	ldr	r3, [pc, #16]	@ (8007050 <USART3_4_LPUART1_IRQHandler+0x20>)
 800703e:	0018      	movs	r0, r3
 8007040:	f005 fcfa 	bl	800ca38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8007044:	46c0      	nop			@ (mov r8, r8)
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	46c0      	nop			@ (mov r8, r8)
 800704c:	2000280c 	.word	0x2000280c
 8007050:	200028a0 	.word	0x200028a0

08007054 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	af00      	add	r7, sp, #0
  return 1;
 8007058:	2301      	movs	r3, #1
}
 800705a:	0018      	movs	r0, r3
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <_kill>:

int _kill(int pid, int sig)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800706a:	f00b ffc7 	bl	8012ffc <__errno>
 800706e:	0003      	movs	r3, r0
 8007070:	2216      	movs	r2, #22
 8007072:	601a      	str	r2, [r3, #0]
  return -1;
 8007074:	2301      	movs	r3, #1
 8007076:	425b      	negs	r3, r3
}
 8007078:	0018      	movs	r0, r3
 800707a:	46bd      	mov	sp, r7
 800707c:	b002      	add	sp, #8
 800707e:	bd80      	pop	{r7, pc}

08007080 <_exit>:

void _exit (int status)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007088:	2301      	movs	r3, #1
 800708a:	425a      	negs	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	0011      	movs	r1, r2
 8007090:	0018      	movs	r0, r3
 8007092:	f7ff ffe5 	bl	8007060 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007096:	46c0      	nop			@ (mov r8, r8)
 8007098:	e7fd      	b.n	8007096 <_exit+0x16>

0800709a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b086      	sub	sp, #24
 800709e:	af00      	add	r7, sp, #0
 80070a0:	60f8      	str	r0, [r7, #12]
 80070a2:	60b9      	str	r1, [r7, #8]
 80070a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070a6:	2300      	movs	r3, #0
 80070a8:	617b      	str	r3, [r7, #20]
 80070aa:	e00a      	b.n	80070c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80070ac:	e000      	b.n	80070b0 <_read+0x16>
 80070ae:	bf00      	nop
 80070b0:	0001      	movs	r1, r0
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	1c5a      	adds	r2, r3, #1
 80070b6:	60ba      	str	r2, [r7, #8]
 80070b8:	b2ca      	uxtb	r2, r1
 80070ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	3301      	adds	r3, #1
 80070c0:	617b      	str	r3, [r7, #20]
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	dbf0      	blt.n	80070ac <_read+0x12>
  }

  return len;
 80070ca:	687b      	ldr	r3, [r7, #4]
}
 80070cc:	0018      	movs	r0, r3
 80070ce:	46bd      	mov	sp, r7
 80070d0:	b006      	add	sp, #24
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b086      	sub	sp, #24
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070e0:	2300      	movs	r3, #0
 80070e2:	617b      	str	r3, [r7, #20]
 80070e4:	e009      	b.n	80070fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	1c5a      	adds	r2, r3, #1
 80070ea:	60ba      	str	r2, [r7, #8]
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	0018      	movs	r0, r3
 80070f0:	e000      	b.n	80070f4 <_write+0x20>
 80070f2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	3301      	adds	r3, #1
 80070f8:	617b      	str	r3, [r7, #20]
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	429a      	cmp	r2, r3
 8007100:	dbf1      	blt.n	80070e6 <_write+0x12>
  }
  return len;
 8007102:	687b      	ldr	r3, [r7, #4]
}
 8007104:	0018      	movs	r0, r3
 8007106:	46bd      	mov	sp, r7
 8007108:	b006      	add	sp, #24
 800710a:	bd80      	pop	{r7, pc}

0800710c <_close>:

int _close(int file)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007114:	2301      	movs	r3, #1
 8007116:	425b      	negs	r3, r3
}
 8007118:	0018      	movs	r0, r3
 800711a:	46bd      	mov	sp, r7
 800711c:	b002      	add	sp, #8
 800711e:	bd80      	pop	{r7, pc}

08007120 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b082      	sub	sp, #8
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2280      	movs	r2, #128	@ 0x80
 800712e:	0192      	lsls	r2, r2, #6
 8007130:	605a      	str	r2, [r3, #4]
  return 0;
 8007132:	2300      	movs	r3, #0
}
 8007134:	0018      	movs	r0, r3
 8007136:	46bd      	mov	sp, r7
 8007138:	b002      	add	sp, #8
 800713a:	bd80      	pop	{r7, pc}

0800713c <_isatty>:

int _isatty(int file)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007144:	2301      	movs	r3, #1
}
 8007146:	0018      	movs	r0, r3
 8007148:	46bd      	mov	sp, r7
 800714a:	b002      	add	sp, #8
 800714c:	bd80      	pop	{r7, pc}

0800714e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b084      	sub	sp, #16
 8007152:	af00      	add	r7, sp, #0
 8007154:	60f8      	str	r0, [r7, #12]
 8007156:	60b9      	str	r1, [r7, #8]
 8007158:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800715a:	2300      	movs	r3, #0
}
 800715c:	0018      	movs	r0, r3
 800715e:	46bd      	mov	sp, r7
 8007160:	b004      	add	sp, #16
 8007162:	bd80      	pop	{r7, pc}

08007164 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b086      	sub	sp, #24
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800716c:	4a14      	ldr	r2, [pc, #80]	@ (80071c0 <_sbrk+0x5c>)
 800716e:	4b15      	ldr	r3, [pc, #84]	@ (80071c4 <_sbrk+0x60>)
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007178:	4b13      	ldr	r3, [pc, #76]	@ (80071c8 <_sbrk+0x64>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d102      	bne.n	8007186 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007180:	4b11      	ldr	r3, [pc, #68]	@ (80071c8 <_sbrk+0x64>)
 8007182:	4a12      	ldr	r2, [pc, #72]	@ (80071cc <_sbrk+0x68>)
 8007184:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007186:	4b10      	ldr	r3, [pc, #64]	@ (80071c8 <_sbrk+0x64>)
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	18d3      	adds	r3, r2, r3
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	429a      	cmp	r2, r3
 8007192:	d207      	bcs.n	80071a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007194:	f00b ff32 	bl	8012ffc <__errno>
 8007198:	0003      	movs	r3, r0
 800719a:	220c      	movs	r2, #12
 800719c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800719e:	2301      	movs	r3, #1
 80071a0:	425b      	negs	r3, r3
 80071a2:	e009      	b.n	80071b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80071a4:	4b08      	ldr	r3, [pc, #32]	@ (80071c8 <_sbrk+0x64>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80071aa:	4b07      	ldr	r3, [pc, #28]	@ (80071c8 <_sbrk+0x64>)
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	18d2      	adds	r2, r2, r3
 80071b2:	4b05      	ldr	r3, [pc, #20]	@ (80071c8 <_sbrk+0x64>)
 80071b4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80071b6:	68fb      	ldr	r3, [r7, #12]
}
 80071b8:	0018      	movs	r0, r3
 80071ba:	46bd      	mov	sp, r7
 80071bc:	b006      	add	sp, #24
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	20009000 	.word	0x20009000
 80071c4:	00000400 	.word	0x00000400
 80071c8:	20002648 	.word	0x20002648
 80071cc:	200072e0 	.word	0x200072e0

080071d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80071d4:	46c0      	nop			@ (mov r8, r8)
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
	...

080071dc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b088      	sub	sp, #32
 80071e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80071e2:	2310      	movs	r3, #16
 80071e4:	18fb      	adds	r3, r7, r3
 80071e6:	0018      	movs	r0, r3
 80071e8:	2310      	movs	r3, #16
 80071ea:	001a      	movs	r2, r3
 80071ec:	2100      	movs	r1, #0
 80071ee:	f00b fe4b 	bl	8012e88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80071f2:	1d3b      	adds	r3, r7, #4
 80071f4:	0018      	movs	r0, r3
 80071f6:	230c      	movs	r3, #12
 80071f8:	001a      	movs	r2, r3
 80071fa:	2100      	movs	r1, #0
 80071fc:	f00b fe44 	bl	8012e88 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007200:	4b21      	ldr	r3, [pc, #132]	@ (8007288 <MX_TIM1_Init+0xac>)
 8007202:	4a22      	ldr	r2, [pc, #136]	@ (800728c <MX_TIM1_Init+0xb0>)
 8007204:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8007206:	4b20      	ldr	r3, [pc, #128]	@ (8007288 <MX_TIM1_Init+0xac>)
 8007208:	223f      	movs	r2, #63	@ 0x3f
 800720a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800720c:	4b1e      	ldr	r3, [pc, #120]	@ (8007288 <MX_TIM1_Init+0xac>)
 800720e:	2200      	movs	r2, #0
 8007210:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8007212:	4b1d      	ldr	r3, [pc, #116]	@ (8007288 <MX_TIM1_Init+0xac>)
 8007214:	4a1e      	ldr	r2, [pc, #120]	@ (8007290 <MX_TIM1_Init+0xb4>)
 8007216:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007218:	4b1b      	ldr	r3, [pc, #108]	@ (8007288 <MX_TIM1_Init+0xac>)
 800721a:	2200      	movs	r2, #0
 800721c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800721e:	4b1a      	ldr	r3, [pc, #104]	@ (8007288 <MX_TIM1_Init+0xac>)
 8007220:	2200      	movs	r2, #0
 8007222:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007224:	4b18      	ldr	r3, [pc, #96]	@ (8007288 <MX_TIM1_Init+0xac>)
 8007226:	2200      	movs	r2, #0
 8007228:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800722a:	4b17      	ldr	r3, [pc, #92]	@ (8007288 <MX_TIM1_Init+0xac>)
 800722c:	0018      	movs	r0, r3
 800722e:	f004 fced 	bl	800bc0c <HAL_TIM_Base_Init>
 8007232:	1e03      	subs	r3, r0, #0
 8007234:	d001      	beq.n	800723a <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8007236:	f7ff fbcd 	bl	80069d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800723a:	2110      	movs	r1, #16
 800723c:	187b      	adds	r3, r7, r1
 800723e:	2280      	movs	r2, #128	@ 0x80
 8007240:	0152      	lsls	r2, r2, #5
 8007242:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8007244:	187a      	adds	r2, r7, r1
 8007246:	4b10      	ldr	r3, [pc, #64]	@ (8007288 <MX_TIM1_Init+0xac>)
 8007248:	0011      	movs	r1, r2
 800724a:	0018      	movs	r0, r3
 800724c:	f004 fe9a 	bl	800bf84 <HAL_TIM_ConfigClockSource>
 8007250:	1e03      	subs	r3, r0, #0
 8007252:	d001      	beq.n	8007258 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8007254:	f7ff fbbe 	bl	80069d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007258:	1d3b      	adds	r3, r7, #4
 800725a:	2200      	movs	r2, #0
 800725c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800725e:	1d3b      	adds	r3, r7, #4
 8007260:	2200      	movs	r2, #0
 8007262:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007264:	1d3b      	adds	r3, r7, #4
 8007266:	2200      	movs	r2, #0
 8007268:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800726a:	1d3a      	adds	r2, r7, #4
 800726c:	4b06      	ldr	r3, [pc, #24]	@ (8007288 <MX_TIM1_Init+0xac>)
 800726e:	0011      	movs	r1, r2
 8007270:	0018      	movs	r0, r3
 8007272:	f005 f8a7 	bl	800c3c4 <HAL_TIMEx_MasterConfigSynchronization>
 8007276:	1e03      	subs	r3, r0, #0
 8007278:	d001      	beq.n	800727e <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800727a:	f7ff fbab 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800727e:	46c0      	nop			@ (mov r8, r8)
 8007280:	46bd      	mov	sp, r7
 8007282:	b008      	add	sp, #32
 8007284:	bd80      	pop	{r7, pc}
 8007286:	46c0      	nop			@ (mov r8, r8)
 8007288:	2000264c 	.word	0x2000264c
 800728c:	40012c00 	.word	0x40012c00
 8007290:	0000ffff 	.word	0x0000ffff

08007294 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b088      	sub	sp, #32
 8007298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800729a:	2310      	movs	r3, #16
 800729c:	18fb      	adds	r3, r7, r3
 800729e:	0018      	movs	r0, r3
 80072a0:	2310      	movs	r3, #16
 80072a2:	001a      	movs	r2, r3
 80072a4:	2100      	movs	r1, #0
 80072a6:	f00b fdef 	bl	8012e88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80072aa:	1d3b      	adds	r3, r7, #4
 80072ac:	0018      	movs	r0, r3
 80072ae:	230c      	movs	r3, #12
 80072b0:	001a      	movs	r2, r3
 80072b2:	2100      	movs	r1, #0
 80072b4:	f00b fde8 	bl	8012e88 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80072b8:	4b1e      	ldr	r3, [pc, #120]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072ba:	2280      	movs	r2, #128	@ 0x80
 80072bc:	05d2      	lsls	r2, r2, #23
 80072be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80072c0:	4b1c      	ldr	r3, [pc, #112]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072c2:	223f      	movs	r2, #63	@ 0x3f
 80072c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80072c6:	4b1b      	ldr	r3, [pc, #108]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072c8:	2200      	movs	r2, #0
 80072ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80072cc:	4b19      	ldr	r3, [pc, #100]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072ce:	2263      	movs	r2, #99	@ 0x63
 80072d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80072d2:	4b18      	ldr	r3, [pc, #96]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80072d8:	4b16      	ldr	r3, [pc, #88]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072da:	2200      	movs	r2, #0
 80072dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80072de:	4b15      	ldr	r3, [pc, #84]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072e0:	0018      	movs	r0, r3
 80072e2:	f004 fc93 	bl	800bc0c <HAL_TIM_Base_Init>
 80072e6:	1e03      	subs	r3, r0, #0
 80072e8:	d001      	beq.n	80072ee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80072ea:	f7ff fb73 	bl	80069d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80072ee:	2110      	movs	r1, #16
 80072f0:	187b      	adds	r3, r7, r1
 80072f2:	2280      	movs	r2, #128	@ 0x80
 80072f4:	0152      	lsls	r2, r2, #5
 80072f6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80072f8:	187a      	adds	r2, r7, r1
 80072fa:	4b0e      	ldr	r3, [pc, #56]	@ (8007334 <MX_TIM2_Init+0xa0>)
 80072fc:	0011      	movs	r1, r2
 80072fe:	0018      	movs	r0, r3
 8007300:	f004 fe40 	bl	800bf84 <HAL_TIM_ConfigClockSource>
 8007304:	1e03      	subs	r3, r0, #0
 8007306:	d001      	beq.n	800730c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8007308:	f7ff fb64 	bl	80069d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800730c:	1d3b      	adds	r3, r7, #4
 800730e:	2200      	movs	r2, #0
 8007310:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007312:	1d3b      	adds	r3, r7, #4
 8007314:	2200      	movs	r2, #0
 8007316:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007318:	1d3a      	adds	r2, r7, #4
 800731a:	4b06      	ldr	r3, [pc, #24]	@ (8007334 <MX_TIM2_Init+0xa0>)
 800731c:	0011      	movs	r1, r2
 800731e:	0018      	movs	r0, r3
 8007320:	f005 f850 	bl	800c3c4 <HAL_TIMEx_MasterConfigSynchronization>
 8007324:	1e03      	subs	r3, r0, #0
 8007326:	d001      	beq.n	800732c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8007328:	f7ff fb54 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800732c:	46c0      	nop			@ (mov r8, r8)
 800732e:	46bd      	mov	sp, r7
 8007330:	b008      	add	sp, #32
 8007332:	bd80      	pop	{r7, pc}
 8007334:	20002698 	.word	0x20002698

08007338 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007338:	b590      	push	{r4, r7, lr}
 800733a:	b093      	sub	sp, #76	@ 0x4c
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007340:	2414      	movs	r4, #20
 8007342:	193b      	adds	r3, r7, r4
 8007344:	0018      	movs	r0, r3
 8007346:	2334      	movs	r3, #52	@ 0x34
 8007348:	001a      	movs	r2, r3
 800734a:	2100      	movs	r1, #0
 800734c:	f00b fd9c 	bl	8012e88 <memset>
  if(tim_baseHandle->Instance==TIM1)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a1f      	ldr	r2, [pc, #124]	@ (80073d4 <HAL_TIM_Base_MspInit+0x9c>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d11d      	bne.n	8007396 <HAL_TIM_Base_MspInit+0x5e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800735a:	193b      	adds	r3, r7, r4
 800735c:	2280      	movs	r2, #128	@ 0x80
 800735e:	0392      	lsls	r2, r2, #14
 8007360:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8007362:	193b      	adds	r3, r7, r4
 8007364:	2200      	movs	r2, #0
 8007366:	629a      	str	r2, [r3, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007368:	193b      	adds	r3, r7, r4
 800736a:	0018      	movs	r0, r3
 800736c:	f003 f9f0 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 8007370:	1e03      	subs	r3, r0, #0
 8007372:	d001      	beq.n	8007378 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8007374:	f7ff fb2e 	bl	80069d4 <Error_Handler>
    }

    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007378:	4b17      	ldr	r3, [pc, #92]	@ (80073d8 <HAL_TIM_Base_MspInit+0xa0>)
 800737a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800737c:	4b16      	ldr	r3, [pc, #88]	@ (80073d8 <HAL_TIM_Base_MspInit+0xa0>)
 800737e:	2180      	movs	r1, #128	@ 0x80
 8007380:	0109      	lsls	r1, r1, #4
 8007382:	430a      	orrs	r2, r1
 8007384:	641a      	str	r2, [r3, #64]	@ 0x40
 8007386:	4b14      	ldr	r3, [pc, #80]	@ (80073d8 <HAL_TIM_Base_MspInit+0xa0>)
 8007388:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800738a:	2380      	movs	r3, #128	@ 0x80
 800738c:	011b      	lsls	r3, r3, #4
 800738e:	4013      	ands	r3, r2
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8007394:	e019      	b.n	80073ca <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	2380      	movs	r3, #128	@ 0x80
 800739c:	05db      	lsls	r3, r3, #23
 800739e:	429a      	cmp	r2, r3
 80073a0:	d113      	bne.n	80073ca <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80073a2:	4b0d      	ldr	r3, [pc, #52]	@ (80073d8 <HAL_TIM_Base_MspInit+0xa0>)
 80073a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073a6:	4b0c      	ldr	r3, [pc, #48]	@ (80073d8 <HAL_TIM_Base_MspInit+0xa0>)
 80073a8:	2101      	movs	r1, #1
 80073aa:	430a      	orrs	r2, r1
 80073ac:	63da      	str	r2, [r3, #60]	@ 0x3c
 80073ae:	4b0a      	ldr	r3, [pc, #40]	@ (80073d8 <HAL_TIM_Base_MspInit+0xa0>)
 80073b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073b2:	2201      	movs	r2, #1
 80073b4:	4013      	ands	r3, r2
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 80073ba:	2200      	movs	r2, #0
 80073bc:	2103      	movs	r1, #3
 80073be:	200f      	movs	r0, #15
 80073c0:	f000 fbe8 	bl	8007b94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80073c4:	200f      	movs	r0, #15
 80073c6:	f000 fbfa 	bl	8007bbe <HAL_NVIC_EnableIRQ>
}
 80073ca:	46c0      	nop			@ (mov r8, r8)
 80073cc:	46bd      	mov	sp, r7
 80073ce:	b013      	add	sp, #76	@ 0x4c
 80073d0:	bd90      	pop	{r4, r7, pc}
 80073d2:	46c0      	nop			@ (mov r8, r8)
 80073d4:	40012c00 	.word	0x40012c00
 80073d8:	40021000 	.word	0x40021000

080073dc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80073e0:	4b24      	ldr	r3, [pc, #144]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 80073e2:	4a25      	ldr	r2, [pc, #148]	@ (8007478 <MX_USART1_UART_Init+0x9c>)
 80073e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80073e6:	4b23      	ldr	r3, [pc, #140]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 80073e8:	22e1      	movs	r2, #225	@ 0xe1
 80073ea:	0252      	lsls	r2, r2, #9
 80073ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80073ee:	4b21      	ldr	r3, [pc, #132]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 80073f0:	2200      	movs	r2, #0
 80073f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80073f4:	4b1f      	ldr	r3, [pc, #124]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80073fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007400:	4b1c      	ldr	r3, [pc, #112]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 8007402:	220c      	movs	r2, #12
 8007404:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007406:	4b1b      	ldr	r3, [pc, #108]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 8007408:	2200      	movs	r2, #0
 800740a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800740c:	4b19      	ldr	r3, [pc, #100]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 800740e:	2200      	movs	r2, #0
 8007410:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007412:	4b18      	ldr	r3, [pc, #96]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 8007414:	2200      	movs	r2, #0
 8007416:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007418:	4b16      	ldr	r3, [pc, #88]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 800741a:	2200      	movs	r2, #0
 800741c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800741e:	4b15      	ldr	r3, [pc, #84]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 8007420:	2200      	movs	r2, #0
 8007422:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8007424:	4813      	ldr	r0, [pc, #76]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 8007426:	2300      	movs	r3, #0
 8007428:	2200      	movs	r2, #0
 800742a:	2100      	movs	r1, #0
 800742c:	f007 fb50 	bl	800ead0 <HAL_RS485Ex_Init>
 8007430:	1e03      	subs	r3, r0, #0
 8007432:	d001      	beq.n	8007438 <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 8007434:	f7ff face 	bl	80069d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007438:	4b0e      	ldr	r3, [pc, #56]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 800743a:	2100      	movs	r1, #0
 800743c:	0018      	movs	r0, r3
 800743e:	f007 fc49 	bl	800ecd4 <HAL_UARTEx_SetTxFifoThreshold>
 8007442:	1e03      	subs	r3, r0, #0
 8007444:	d001      	beq.n	800744a <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 8007446:	f7ff fac5 	bl	80069d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800744a:	4b0a      	ldr	r3, [pc, #40]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 800744c:	2100      	movs	r1, #0
 800744e:	0018      	movs	r0, r3
 8007450:	f007 fc80 	bl	800ed54 <HAL_UARTEx_SetRxFifoThreshold>
 8007454:	1e03      	subs	r3, r0, #0
 8007456:	d001      	beq.n	800745c <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8007458:	f7ff fabc 	bl	80069d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800745c:	4b05      	ldr	r3, [pc, #20]	@ (8007474 <MX_USART1_UART_Init+0x98>)
 800745e:	0018      	movs	r0, r3
 8007460:	f007 fbfe 	bl	800ec60 <HAL_UARTEx_DisableFifoMode>
 8007464:	1e03      	subs	r3, r0, #0
 8007466:	d001      	beq.n	800746c <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8007468:	f7ff fab4 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800746c:	46c0      	nop			@ (mov r8, r8)
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	46c0      	nop			@ (mov r8, r8)
 8007474:	200026e4 	.word	0x200026e4
 8007478:	40013800 	.word	0x40013800

0800747c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007480:	4b25      	ldr	r3, [pc, #148]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 8007482:	4a26      	ldr	r2, [pc, #152]	@ (800751c <MX_USART2_UART_Init+0xa0>)
 8007484:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8007486:	4b24      	ldr	r3, [pc, #144]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 8007488:	2296      	movs	r2, #150	@ 0x96
 800748a:	0212      	lsls	r2, r2, #8
 800748c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800748e:	4b22      	ldr	r3, [pc, #136]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 8007490:	2280      	movs	r2, #128	@ 0x80
 8007492:	0152      	lsls	r2, r2, #5
 8007494:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007496:	4b20      	ldr	r3, [pc, #128]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 8007498:	2200      	movs	r2, #0
 800749a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800749c:	4b1e      	ldr	r3, [pc, #120]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 800749e:	2280      	movs	r2, #128	@ 0x80
 80074a0:	00d2      	lsls	r2, r2, #3
 80074a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80074a4:	4b1c      	ldr	r3, [pc, #112]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074a6:	220c      	movs	r2, #12
 80074a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80074aa:	4b1b      	ldr	r3, [pc, #108]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074ac:	2200      	movs	r2, #0
 80074ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80074b0:	4b19      	ldr	r3, [pc, #100]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80074b6:	4b18      	ldr	r3, [pc, #96]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80074bc:	4b16      	ldr	r3, [pc, #88]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074be:	2200      	movs	r2, #0
 80074c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80074c2:	4b15      	ldr	r3, [pc, #84]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074c4:	2200      	movs	r2, #0
 80074c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 1, 1) != HAL_OK)
 80074c8:	4813      	ldr	r0, [pc, #76]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074ca:	2301      	movs	r3, #1
 80074cc:	2201      	movs	r2, #1
 80074ce:	2100      	movs	r1, #0
 80074d0:	f007 fafe 	bl	800ead0 <HAL_RS485Ex_Init>
 80074d4:	1e03      	subs	r3, r0, #0
 80074d6:	d001      	beq.n	80074dc <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
 80074d8:	f7ff fa7c 	bl	80069d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80074dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074de:	2100      	movs	r1, #0
 80074e0:	0018      	movs	r0, r3
 80074e2:	f007 fbf7 	bl	800ecd4 <HAL_UARTEx_SetTxFifoThreshold>
 80074e6:	1e03      	subs	r3, r0, #0
 80074e8:	d001      	beq.n	80074ee <MX_USART2_UART_Init+0x72>
  {
    Error_Handler();
 80074ea:	f7ff fa73 	bl	80069d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80074ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 80074f0:	2100      	movs	r1, #0
 80074f2:	0018      	movs	r0, r3
 80074f4:	f007 fc2e 	bl	800ed54 <HAL_UARTEx_SetRxFifoThreshold>
 80074f8:	1e03      	subs	r3, r0, #0
 80074fa:	d001      	beq.n	8007500 <MX_USART2_UART_Init+0x84>
  {
    Error_Handler();
 80074fc:	f7ff fa6a 	bl	80069d4 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8007500:	4b05      	ldr	r3, [pc, #20]	@ (8007518 <MX_USART2_UART_Init+0x9c>)
 8007502:	0018      	movs	r0, r3
 8007504:	f007 fb6e 	bl	800ebe4 <HAL_UARTEx_EnableFifoMode>
 8007508:	1e03      	subs	r3, r0, #0
 800750a:	d001      	beq.n	8007510 <MX_USART2_UART_Init+0x94>
  {
    Error_Handler();
 800750c:	f7ff fa62 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007510:	46c0      	nop			@ (mov r8, r8)
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	46c0      	nop			@ (mov r8, r8)
 8007518:	20002778 	.word	0x20002778
 800751c:	40004400 	.word	0x40004400

08007520 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8007524:	4b16      	ldr	r3, [pc, #88]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 8007526:	4a17      	ldr	r2, [pc, #92]	@ (8007584 <MX_USART3_UART_Init+0x64>)
 8007528:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800752a:	4b15      	ldr	r3, [pc, #84]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 800752c:	22e1      	movs	r2, #225	@ 0xe1
 800752e:	0252      	lsls	r2, r2, #9
 8007530:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007532:	4b13      	ldr	r3, [pc, #76]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 8007534:	2200      	movs	r2, #0
 8007536:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007538:	4b11      	ldr	r3, [pc, #68]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 800753a:	2200      	movs	r2, #0
 800753c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800753e:	4b10      	ldr	r3, [pc, #64]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 8007540:	2200      	movs	r2, #0
 8007542:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007544:	4b0e      	ldr	r3, [pc, #56]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 8007546:	220c      	movs	r2, #12
 8007548:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800754a:	4b0d      	ldr	r3, [pc, #52]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 800754c:	2200      	movs	r2, #0
 800754e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007550:	4b0b      	ldr	r3, [pc, #44]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 8007552:	2200      	movs	r2, #0
 8007554:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007556:	4b0a      	ldr	r3, [pc, #40]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 8007558:	2200      	movs	r2, #0
 800755a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800755c:	4b08      	ldr	r3, [pc, #32]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 800755e:	2200      	movs	r2, #0
 8007560:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007562:	4b07      	ldr	r3, [pc, #28]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 8007564:	2200      	movs	r2, #0
 8007566:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8007568:	4b05      	ldr	r3, [pc, #20]	@ (8007580 <MX_USART3_UART_Init+0x60>)
 800756a:	0018      	movs	r0, r3
 800756c:	f004 ffb0 	bl	800c4d0 <HAL_UART_Init>
 8007570:	1e03      	subs	r3, r0, #0
 8007572:	d001      	beq.n	8007578 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8007574:	f7ff fa2e 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8007578:	46c0      	nop			@ (mov r8, r8)
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
 800757e:	46c0      	nop			@ (mov r8, r8)
 8007580:	2000280c 	.word	0x2000280c
 8007584:	40004800 	.word	0x40004800

08007588 <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 800758c:	4b16      	ldr	r3, [pc, #88]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 800758e:	4a17      	ldr	r2, [pc, #92]	@ (80075ec <MX_USART4_UART_Init+0x64>)
 8007590:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8007592:	4b15      	ldr	r3, [pc, #84]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 8007594:	22e1      	movs	r2, #225	@ 0xe1
 8007596:	0252      	lsls	r2, r2, #9
 8007598:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800759a:	4b13      	ldr	r3, [pc, #76]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 800759c:	2200      	movs	r2, #0
 800759e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80075a0:	4b11      	ldr	r3, [pc, #68]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075a2:	2200      	movs	r2, #0
 80075a4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80075a6:	4b10      	ldr	r3, [pc, #64]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075a8:	2200      	movs	r2, #0
 80075aa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80075ac:	4b0e      	ldr	r3, [pc, #56]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075ae:	220c      	movs	r2, #12
 80075b0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80075b2:	4b0d      	ldr	r3, [pc, #52]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075b4:	2200      	movs	r2, #0
 80075b6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80075b8:	4b0b      	ldr	r3, [pc, #44]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075ba:	2200      	movs	r2, #0
 80075bc:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80075be:	4b0a      	ldr	r3, [pc, #40]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075c0:	2200      	movs	r2, #0
 80075c2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80075c4:	4b08      	ldr	r3, [pc, #32]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075c6:	2200      	movs	r2, #0
 80075c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80075ca:	4b07      	ldr	r3, [pc, #28]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075cc:	2200      	movs	r2, #0
 80075ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80075d0:	4b05      	ldr	r3, [pc, #20]	@ (80075e8 <MX_USART4_UART_Init+0x60>)
 80075d2:	0018      	movs	r0, r3
 80075d4:	f004 ff7c 	bl	800c4d0 <HAL_UART_Init>
 80075d8:	1e03      	subs	r3, r0, #0
 80075da:	d001      	beq.n	80075e0 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 80075dc:	f7ff f9fa 	bl	80069d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 80075e0:	46c0      	nop			@ (mov r8, r8)
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	46c0      	nop			@ (mov r8, r8)
 80075e8:	200028a0 	.word	0x200028a0
 80075ec:	40004c00 	.word	0x40004c00

080075f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80075f0:	b590      	push	{r4, r7, lr}
 80075f2:	b09d      	sub	sp, #116	@ 0x74
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075f8:	235c      	movs	r3, #92	@ 0x5c
 80075fa:	18fb      	adds	r3, r7, r3
 80075fc:	0018      	movs	r0, r3
 80075fe:	2314      	movs	r3, #20
 8007600:	001a      	movs	r2, r3
 8007602:	2100      	movs	r1, #0
 8007604:	f00b fc40 	bl	8012e88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007608:	2428      	movs	r4, #40	@ 0x28
 800760a:	193b      	adds	r3, r7, r4
 800760c:	0018      	movs	r0, r3
 800760e:	2334      	movs	r3, #52	@ 0x34
 8007610:	001a      	movs	r2, r3
 8007612:	2100      	movs	r1, #0
 8007614:	f00b fc38 	bl	8012e88 <memset>
  if(uartHandle->Instance==USART1)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4ab6      	ldr	r2, [pc, #728]	@ (80078f8 <HAL_UART_MspInit+0x308>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d15c      	bne.n	80076dc <HAL_UART_MspInit+0xec>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007622:	193b      	adds	r3, r7, r4
 8007624:	2201      	movs	r2, #1
 8007626:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8007628:	193b      	adds	r3, r7, r4
 800762a:	2200      	movs	r2, #0
 800762c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800762e:	193b      	adds	r3, r7, r4
 8007630:	0018      	movs	r0, r3
 8007632:	f003 f88d 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 8007636:	1e03      	subs	r3, r0, #0
 8007638:	d001      	beq.n	800763e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800763a:	f7ff f9cb 	bl	80069d4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800763e:	4baf      	ldr	r3, [pc, #700]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007640:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007642:	4bae      	ldr	r3, [pc, #696]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007644:	2180      	movs	r1, #128	@ 0x80
 8007646:	01c9      	lsls	r1, r1, #7
 8007648:	430a      	orrs	r2, r1
 800764a:	641a      	str	r2, [r3, #64]	@ 0x40
 800764c:	4bab      	ldr	r3, [pc, #684]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 800764e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007650:	2380      	movs	r3, #128	@ 0x80
 8007652:	01db      	lsls	r3, r3, #7
 8007654:	4013      	ands	r3, r2
 8007656:	627b      	str	r3, [r7, #36]	@ 0x24
 8007658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800765a:	4ba8      	ldr	r3, [pc, #672]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 800765c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800765e:	4ba7      	ldr	r3, [pc, #668]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007660:	2102      	movs	r1, #2
 8007662:	430a      	orrs	r2, r1
 8007664:	635a      	str	r2, [r3, #52]	@ 0x34
 8007666:	4ba5      	ldr	r3, [pc, #660]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800766a:	2202      	movs	r2, #2
 800766c:	4013      	ands	r3, r2
 800766e:	623b      	str	r3, [r7, #32]
 8007670:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PB3     ------> USART1_DE
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007672:	245c      	movs	r4, #92	@ 0x5c
 8007674:	193b      	adds	r3, r7, r4
 8007676:	2208      	movs	r2, #8
 8007678:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800767a:	193b      	adds	r3, r7, r4
 800767c:	2202      	movs	r2, #2
 800767e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007680:	193b      	adds	r3, r7, r4
 8007682:	2200      	movs	r2, #0
 8007684:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007686:	193b      	adds	r3, r7, r4
 8007688:	2200      	movs	r2, #0
 800768a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800768c:	193b      	adds	r3, r7, r4
 800768e:	2204      	movs	r2, #4
 8007690:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007692:	193b      	adds	r3, r7, r4
 8007694:	4a9a      	ldr	r2, [pc, #616]	@ (8007900 <HAL_UART_MspInit+0x310>)
 8007696:	0019      	movs	r1, r3
 8007698:	0010      	movs	r0, r2
 800769a:	f000 feb7 	bl	800840c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800769e:	0021      	movs	r1, r4
 80076a0:	187b      	adds	r3, r7, r1
 80076a2:	22c0      	movs	r2, #192	@ 0xc0
 80076a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076a6:	187b      	adds	r3, r7, r1
 80076a8:	2202      	movs	r2, #2
 80076aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ac:	187b      	adds	r3, r7, r1
 80076ae:	2200      	movs	r2, #0
 80076b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076b2:	187b      	adds	r3, r7, r1
 80076b4:	2200      	movs	r2, #0
 80076b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80076b8:	187b      	adds	r3, r7, r1
 80076ba:	2200      	movs	r2, #0
 80076bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80076be:	187b      	adds	r3, r7, r1
 80076c0:	4a8f      	ldr	r2, [pc, #572]	@ (8007900 <HAL_UART_MspInit+0x310>)
 80076c2:	0019      	movs	r1, r3
 80076c4:	0010      	movs	r0, r2
 80076c6:	f000 fea1 	bl	800840c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80076ca:	2200      	movs	r2, #0
 80076cc:	2103      	movs	r1, #3
 80076ce:	201b      	movs	r0, #27
 80076d0:	f000 fa60 	bl	8007b94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80076d4:	201b      	movs	r0, #27
 80076d6:	f000 fa72 	bl	8007bbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }
}
 80076da:	e109      	b.n	80078f0 <HAL_UART_MspInit+0x300>
  else if(uartHandle->Instance==USART2)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a88      	ldr	r2, [pc, #544]	@ (8007904 <HAL_UART_MspInit+0x314>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d000      	beq.n	80076e8 <HAL_UART_MspInit+0xf8>
 80076e6:	e086      	b.n	80077f6 <HAL_UART_MspInit+0x206>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80076e8:	2128      	movs	r1, #40	@ 0x28
 80076ea:	187b      	adds	r3, r7, r1
 80076ec:	2202      	movs	r2, #2
 80076ee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80076f0:	187b      	adds	r3, r7, r1
 80076f2:	2200      	movs	r2, #0
 80076f4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80076f6:	187b      	adds	r3, r7, r1
 80076f8:	0018      	movs	r0, r3
 80076fa:	f003 f829 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 80076fe:	1e03      	subs	r3, r0, #0
 8007700:	d001      	beq.n	8007706 <HAL_UART_MspInit+0x116>
      Error_Handler();
 8007702:	f7ff f967 	bl	80069d4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007706:	4b7d      	ldr	r3, [pc, #500]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007708:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800770a:	4b7c      	ldr	r3, [pc, #496]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 800770c:	2180      	movs	r1, #128	@ 0x80
 800770e:	0289      	lsls	r1, r1, #10
 8007710:	430a      	orrs	r2, r1
 8007712:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007714:	4b79      	ldr	r3, [pc, #484]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007716:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007718:	2380      	movs	r3, #128	@ 0x80
 800771a:	029b      	lsls	r3, r3, #10
 800771c:	4013      	ands	r3, r2
 800771e:	61fb      	str	r3, [r7, #28]
 8007720:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007722:	4b76      	ldr	r3, [pc, #472]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007724:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007726:	4b75      	ldr	r3, [pc, #468]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007728:	2108      	movs	r1, #8
 800772a:	430a      	orrs	r2, r1
 800772c:	635a      	str	r2, [r3, #52]	@ 0x34
 800772e:	4b73      	ldr	r3, [pc, #460]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007732:	2208      	movs	r2, #8
 8007734:	4013      	ands	r3, r2
 8007736:	61bb      	str	r3, [r7, #24]
 8007738:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800773a:	245c      	movs	r4, #92	@ 0x5c
 800773c:	193b      	adds	r3, r7, r4
 800773e:	2210      	movs	r2, #16
 8007740:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007742:	193b      	adds	r3, r7, r4
 8007744:	2202      	movs	r2, #2
 8007746:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007748:	193b      	adds	r3, r7, r4
 800774a:	2202      	movs	r2, #2
 800774c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800774e:	193b      	adds	r3, r7, r4
 8007750:	2200      	movs	r2, #0
 8007752:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 8007754:	193b      	adds	r3, r7, r4
 8007756:	2200      	movs	r2, #0
 8007758:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800775a:	193b      	adds	r3, r7, r4
 800775c:	4a6a      	ldr	r2, [pc, #424]	@ (8007908 <HAL_UART_MspInit+0x318>)
 800775e:	0019      	movs	r1, r3
 8007760:	0010      	movs	r0, r2
 8007762:	f000 fe53 	bl	800840c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8007766:	0021      	movs	r1, r4
 8007768:	187b      	adds	r3, r7, r1
 800776a:	2260      	movs	r2, #96	@ 0x60
 800776c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800776e:	187b      	adds	r3, r7, r1
 8007770:	2202      	movs	r2, #2
 8007772:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007774:	187b      	adds	r3, r7, r1
 8007776:	2200      	movs	r2, #0
 8007778:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800777a:	187b      	adds	r3, r7, r1
 800777c:	2200      	movs	r2, #0
 800777e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 8007780:	187b      	adds	r3, r7, r1
 8007782:	2200      	movs	r2, #0
 8007784:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007786:	187b      	adds	r3, r7, r1
 8007788:	4a5f      	ldr	r2, [pc, #380]	@ (8007908 <HAL_UART_MspInit+0x318>)
 800778a:	0019      	movs	r1, r3
 800778c:	0010      	movs	r0, r2
 800778e:	f000 fe3d 	bl	800840c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8007792:	4b5e      	ldr	r3, [pc, #376]	@ (800790c <HAL_UART_MspInit+0x31c>)
 8007794:	4a5e      	ldr	r2, [pc, #376]	@ (8007910 <HAL_UART_MspInit+0x320>)
 8007796:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8007798:	4b5c      	ldr	r3, [pc, #368]	@ (800790c <HAL_UART_MspInit+0x31c>)
 800779a:	2235      	movs	r2, #53	@ 0x35
 800779c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800779e:	4b5b      	ldr	r3, [pc, #364]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077a0:	2210      	movs	r2, #16
 80077a2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80077a4:	4b59      	ldr	r3, [pc, #356]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077a6:	2200      	movs	r2, #0
 80077a8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80077aa:	4b58      	ldr	r3, [pc, #352]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077ac:	2280      	movs	r2, #128	@ 0x80
 80077ae:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80077b0:	4b56      	ldr	r3, [pc, #344]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077b2:	2200      	movs	r2, #0
 80077b4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80077b6:	4b55      	ldr	r3, [pc, #340]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077b8:	2200      	movs	r2, #0
 80077ba:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 80077bc:	4b53      	ldr	r3, [pc, #332]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077be:	2220      	movs	r2, #32
 80077c0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80077c2:	4b52      	ldr	r3, [pc, #328]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077c4:	2200      	movs	r2, #0
 80077c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80077c8:	4b50      	ldr	r3, [pc, #320]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077ca:	0018      	movs	r0, r3
 80077cc:	f000 fa0c 	bl	8007be8 <HAL_DMA_Init>
 80077d0:	1e03      	subs	r3, r0, #0
 80077d2:	d001      	beq.n	80077d8 <HAL_UART_MspInit+0x1e8>
      Error_Handler();
 80077d4:	f7ff f8fe 	bl	80069d4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a4c      	ldr	r2, [pc, #304]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077dc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80077de:	4b4b      	ldr	r3, [pc, #300]	@ (800790c <HAL_UART_MspInit+0x31c>)
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80077e4:	2200      	movs	r2, #0
 80077e6:	2103      	movs	r1, #3
 80077e8:	201c      	movs	r0, #28
 80077ea:	f000 f9d3 	bl	8007b94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80077ee:	201c      	movs	r0, #28
 80077f0:	f000 f9e5 	bl	8007bbe <HAL_NVIC_EnableIRQ>
}
 80077f4:	e07c      	b.n	80078f0 <HAL_UART_MspInit+0x300>
  else if(uartHandle->Instance==USART3)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a46      	ldr	r2, [pc, #280]	@ (8007914 <HAL_UART_MspInit+0x324>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d139      	bne.n	8007874 <HAL_UART_MspInit+0x284>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007800:	4b3e      	ldr	r3, [pc, #248]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007802:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007804:	4b3d      	ldr	r3, [pc, #244]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007806:	2180      	movs	r1, #128	@ 0x80
 8007808:	02c9      	lsls	r1, r1, #11
 800780a:	430a      	orrs	r2, r1
 800780c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800780e:	4b3b      	ldr	r3, [pc, #236]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007810:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007812:	2380      	movs	r3, #128	@ 0x80
 8007814:	02db      	lsls	r3, r3, #11
 8007816:	4013      	ands	r3, r2
 8007818:	617b      	str	r3, [r7, #20]
 800781a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800781c:	4b37      	ldr	r3, [pc, #220]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 800781e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007820:	4b36      	ldr	r3, [pc, #216]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007822:	2102      	movs	r1, #2
 8007824:	430a      	orrs	r2, r1
 8007826:	635a      	str	r2, [r3, #52]	@ 0x34
 8007828:	4b34      	ldr	r3, [pc, #208]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 800782a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800782c:	2202      	movs	r2, #2
 800782e:	4013      	ands	r3, r2
 8007830:	613b      	str	r3, [r7, #16]
 8007832:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007834:	215c      	movs	r1, #92	@ 0x5c
 8007836:	187b      	adds	r3, r7, r1
 8007838:	22c0      	movs	r2, #192	@ 0xc0
 800783a:	0092      	lsls	r2, r2, #2
 800783c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800783e:	187b      	adds	r3, r7, r1
 8007840:	2202      	movs	r2, #2
 8007842:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007844:	187b      	adds	r3, r7, r1
 8007846:	2200      	movs	r2, #0
 8007848:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800784a:	187b      	adds	r3, r7, r1
 800784c:	2200      	movs	r2, #0
 800784e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8007850:	187b      	adds	r3, r7, r1
 8007852:	2204      	movs	r2, #4
 8007854:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007856:	187b      	adds	r3, r7, r1
 8007858:	4a29      	ldr	r2, [pc, #164]	@ (8007900 <HAL_UART_MspInit+0x310>)
 800785a:	0019      	movs	r1, r3
 800785c:	0010      	movs	r0, r2
 800785e:	f000 fdd5 	bl	800840c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 3, 0);
 8007862:	2200      	movs	r2, #0
 8007864:	2103      	movs	r1, #3
 8007866:	201d      	movs	r0, #29
 8007868:	f000 f994 	bl	8007b94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 800786c:	201d      	movs	r0, #29
 800786e:	f000 f9a6 	bl	8007bbe <HAL_NVIC_EnableIRQ>
}
 8007872:	e03d      	b.n	80078f0 <HAL_UART_MspInit+0x300>
  else if(uartHandle->Instance==USART4)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a27      	ldr	r2, [pc, #156]	@ (8007918 <HAL_UART_MspInit+0x328>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d138      	bne.n	80078f0 <HAL_UART_MspInit+0x300>
    __HAL_RCC_USART4_CLK_ENABLE();
 800787e:	4b1f      	ldr	r3, [pc, #124]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007880:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007882:	4b1e      	ldr	r3, [pc, #120]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 8007884:	2180      	movs	r1, #128	@ 0x80
 8007886:	0309      	lsls	r1, r1, #12
 8007888:	430a      	orrs	r2, r1
 800788a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800788c:	4b1b      	ldr	r3, [pc, #108]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 800788e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007890:	2380      	movs	r3, #128	@ 0x80
 8007892:	031b      	lsls	r3, r3, #12
 8007894:	4013      	ands	r3, r2
 8007896:	60fb      	str	r3, [r7, #12]
 8007898:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800789a:	4b18      	ldr	r3, [pc, #96]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 800789c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800789e:	4b17      	ldr	r3, [pc, #92]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 80078a0:	2104      	movs	r1, #4
 80078a2:	430a      	orrs	r2, r1
 80078a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80078a6:	4b15      	ldr	r3, [pc, #84]	@ (80078fc <HAL_UART_MspInit+0x30c>)
 80078a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078aa:	2204      	movs	r2, #4
 80078ac:	4013      	ands	r3, r2
 80078ae:	60bb      	str	r3, [r7, #8]
 80078b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80078b2:	215c      	movs	r1, #92	@ 0x5c
 80078b4:	187b      	adds	r3, r7, r1
 80078b6:	22c0      	movs	r2, #192	@ 0xc0
 80078b8:	0112      	lsls	r2, r2, #4
 80078ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078bc:	187b      	adds	r3, r7, r1
 80078be:	2202      	movs	r2, #2
 80078c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078c2:	187b      	adds	r3, r7, r1
 80078c4:	2200      	movs	r2, #0
 80078c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078c8:	187b      	adds	r3, r7, r1
 80078ca:	2200      	movs	r2, #0
 80078cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART4;
 80078ce:	187b      	adds	r3, r7, r1
 80078d0:	2201      	movs	r2, #1
 80078d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80078d4:	187b      	adds	r3, r7, r1
 80078d6:	4a11      	ldr	r2, [pc, #68]	@ (800791c <HAL_UART_MspInit+0x32c>)
 80078d8:	0019      	movs	r1, r3
 80078da:	0010      	movs	r0, r2
 80078dc:	f000 fd96 	bl	800840c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 3, 0);
 80078e0:	2200      	movs	r2, #0
 80078e2:	2103      	movs	r1, #3
 80078e4:	201d      	movs	r0, #29
 80078e6:	f000 f955 	bl	8007b94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 80078ea:	201d      	movs	r0, #29
 80078ec:	f000 f967 	bl	8007bbe <HAL_NVIC_EnableIRQ>
}
 80078f0:	46c0      	nop			@ (mov r8, r8)
 80078f2:	46bd      	mov	sp, r7
 80078f4:	b01d      	add	sp, #116	@ 0x74
 80078f6:	bd90      	pop	{r4, r7, pc}
 80078f8:	40013800 	.word	0x40013800
 80078fc:	40021000 	.word	0x40021000
 8007900:	50000400 	.word	0x50000400
 8007904:	40004400 	.word	0x40004400
 8007908:	50000c00 	.word	0x50000c00
 800790c:	20002934 	.word	0x20002934
 8007910:	40020008 	.word	0x40020008
 8007914:	40004800 	.word	0x40004800
 8007918:	40004c00 	.word	0x40004c00
 800791c:	50000800 	.word	0x50000800

08007920 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007920:	480d      	ldr	r0, [pc, #52]	@ (8007958 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007922:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007924:	f7ff fc54 	bl	80071d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007928:	480c      	ldr	r0, [pc, #48]	@ (800795c <LoopForever+0x6>)
  ldr r1, =_edata
 800792a:	490d      	ldr	r1, [pc, #52]	@ (8007960 <LoopForever+0xa>)
  ldr r2, =_sidata
 800792c:	4a0d      	ldr	r2, [pc, #52]	@ (8007964 <LoopForever+0xe>)
  movs r3, #0
 800792e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007930:	e002      	b.n	8007938 <LoopCopyDataInit>

08007932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007936:	3304      	adds	r3, #4

08007938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800793a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800793c:	d3f9      	bcc.n	8007932 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800793e:	4a0a      	ldr	r2, [pc, #40]	@ (8007968 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007940:	4c0a      	ldr	r4, [pc, #40]	@ (800796c <LoopForever+0x16>)
  movs r3, #0
 8007942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007944:	e001      	b.n	800794a <LoopFillZerobss>

08007946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007948:	3204      	adds	r2, #4

0800794a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800794a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800794c:	d3fb      	bcc.n	8007946 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800794e:	f00b fb5b 	bl	8013008 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8007952:	f7fe ff51 	bl	80067f8 <main>

08007956 <LoopForever>:

LoopForever:
  b LoopForever
 8007956:	e7fe      	b.n	8007956 <LoopForever>
  ldr   r0, =_estack
 8007958:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800795c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007960:	200002d8 	.word	0x200002d8
  ldr r2, =_sidata
 8007964:	08017744 	.word	0x08017744
  ldr r2, =_sbss
 8007968:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 800796c:	200072dc 	.word	0x200072dc

08007970 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007970:	e7fe      	b.n	8007970 <ADC1_COMP_IRQHandler>
	...

08007974 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800797a:	1dfb      	adds	r3, r7, #7
 800797c:	2200      	movs	r2, #0
 800797e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007980:	4b0b      	ldr	r3, [pc, #44]	@ (80079b0 <HAL_Init+0x3c>)
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	4b0a      	ldr	r3, [pc, #40]	@ (80079b0 <HAL_Init+0x3c>)
 8007986:	2180      	movs	r1, #128	@ 0x80
 8007988:	0049      	lsls	r1, r1, #1
 800798a:	430a      	orrs	r2, r1
 800798c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800798e:	2003      	movs	r0, #3
 8007990:	f7ff fa3e 	bl	8006e10 <HAL_InitTick>
 8007994:	1e03      	subs	r3, r0, #0
 8007996:	d003      	beq.n	80079a0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8007998:	1dfb      	adds	r3, r7, #7
 800799a:	2201      	movs	r2, #1
 800799c:	701a      	strb	r2, [r3, #0]
 800799e:	e001      	b.n	80079a4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80079a0:	f7ff fa06 	bl	8006db0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80079a4:	1dfb      	adds	r3, r7, #7
 80079a6:	781b      	ldrb	r3, [r3, #0]
}
 80079a8:	0018      	movs	r0, r3
 80079aa:	46bd      	mov	sp, r7
 80079ac:	b002      	add	sp, #8
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	40022000 	.word	0x40022000

080079b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80079b8:	4b05      	ldr	r3, [pc, #20]	@ (80079d0 <HAL_IncTick+0x1c>)
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	001a      	movs	r2, r3
 80079be:	4b05      	ldr	r3, [pc, #20]	@ (80079d4 <HAL_IncTick+0x20>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	18d2      	adds	r2, r2, r3
 80079c4:	4b03      	ldr	r3, [pc, #12]	@ (80079d4 <HAL_IncTick+0x20>)
 80079c6:	601a      	str	r2, [r3, #0]
}
 80079c8:	46c0      	nop			@ (mov r8, r8)
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	46c0      	nop			@ (mov r8, r8)
 80079d0:	20000078 	.word	0x20000078
 80079d4:	20002990 	.word	0x20002990

080079d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	af00      	add	r7, sp, #0
  return uwTick;
 80079dc:	4b02      	ldr	r3, [pc, #8]	@ (80079e8 <HAL_GetTick+0x10>)
 80079de:	681b      	ldr	r3, [r3, #0]
}
 80079e0:	0018      	movs	r0, r3
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	46c0      	nop			@ (mov r8, r8)
 80079e8:	20002990 	.word	0x20002990

080079ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80079f4:	f7ff fff0 	bl	80079d8 <HAL_GetTick>
 80079f8:	0003      	movs	r3, r0
 80079fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	3301      	adds	r3, #1
 8007a04:	d005      	beq.n	8007a12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007a06:	4b0a      	ldr	r3, [pc, #40]	@ (8007a30 <HAL_Delay+0x44>)
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	001a      	movs	r2, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	189b      	adds	r3, r3, r2
 8007a10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007a12:	46c0      	nop			@ (mov r8, r8)
 8007a14:	f7ff ffe0 	bl	80079d8 <HAL_GetTick>
 8007a18:	0002      	movs	r2, r0
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	1ad3      	subs	r3, r2, r3
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d8f7      	bhi.n	8007a14 <HAL_Delay+0x28>
  {
  }
}
 8007a24:	46c0      	nop			@ (mov r8, r8)
 8007a26:	46c0      	nop			@ (mov r8, r8)
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	b004      	add	sp, #16
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	46c0      	nop			@ (mov r8, r8)
 8007a30:	20000078 	.word	0x20000078

08007a34 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8007a3c:	4b06      	ldr	r3, [pc, #24]	@ (8007a58 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a06      	ldr	r2, [pc, #24]	@ (8007a5c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8007a42:	4013      	ands	r3, r2
 8007a44:	0019      	movs	r1, r3
 8007a46:	4b04      	ldr	r3, [pc, #16]	@ (8007a58 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	430a      	orrs	r2, r1
 8007a4c:	601a      	str	r2, [r3, #0]
}
 8007a4e:	46c0      	nop			@ (mov r8, r8)
 8007a50:	46bd      	mov	sp, r7
 8007a52:	b002      	add	sp, #8
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	46c0      	nop			@ (mov r8, r8)
 8007a58:	40010000 	.word	0x40010000
 8007a5c:	fffff9ff 	.word	0xfffff9ff

08007a60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b082      	sub	sp, #8
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	0002      	movs	r2, r0
 8007a68:	1dfb      	adds	r3, r7, #7
 8007a6a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007a6c:	1dfb      	adds	r3, r7, #7
 8007a6e:	781b      	ldrb	r3, [r3, #0]
 8007a70:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a72:	d809      	bhi.n	8007a88 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a74:	1dfb      	adds	r3, r7, #7
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	001a      	movs	r2, r3
 8007a7a:	231f      	movs	r3, #31
 8007a7c:	401a      	ands	r2, r3
 8007a7e:	4b04      	ldr	r3, [pc, #16]	@ (8007a90 <__NVIC_EnableIRQ+0x30>)
 8007a80:	2101      	movs	r1, #1
 8007a82:	4091      	lsls	r1, r2
 8007a84:	000a      	movs	r2, r1
 8007a86:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8007a88:	46c0      	nop			@ (mov r8, r8)
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	b002      	add	sp, #8
 8007a8e:	bd80      	pop	{r7, pc}
 8007a90:	e000e100 	.word	0xe000e100

08007a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007a94:	b590      	push	{r4, r7, lr}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	0002      	movs	r2, r0
 8007a9c:	6039      	str	r1, [r7, #0]
 8007a9e:	1dfb      	adds	r3, r7, #7
 8007aa0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007aa2:	1dfb      	adds	r3, r7, #7
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007aa8:	d828      	bhi.n	8007afc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007aaa:	4a2f      	ldr	r2, [pc, #188]	@ (8007b68 <__NVIC_SetPriority+0xd4>)
 8007aac:	1dfb      	adds	r3, r7, #7
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	b25b      	sxtb	r3, r3
 8007ab2:	089b      	lsrs	r3, r3, #2
 8007ab4:	33c0      	adds	r3, #192	@ 0xc0
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	589b      	ldr	r3, [r3, r2]
 8007aba:	1dfa      	adds	r2, r7, #7
 8007abc:	7812      	ldrb	r2, [r2, #0]
 8007abe:	0011      	movs	r1, r2
 8007ac0:	2203      	movs	r2, #3
 8007ac2:	400a      	ands	r2, r1
 8007ac4:	00d2      	lsls	r2, r2, #3
 8007ac6:	21ff      	movs	r1, #255	@ 0xff
 8007ac8:	4091      	lsls	r1, r2
 8007aca:	000a      	movs	r2, r1
 8007acc:	43d2      	mvns	r2, r2
 8007ace:	401a      	ands	r2, r3
 8007ad0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	019b      	lsls	r3, r3, #6
 8007ad6:	22ff      	movs	r2, #255	@ 0xff
 8007ad8:	401a      	ands	r2, r3
 8007ada:	1dfb      	adds	r3, r7, #7
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	0018      	movs	r0, r3
 8007ae0:	2303      	movs	r3, #3
 8007ae2:	4003      	ands	r3, r0
 8007ae4:	00db      	lsls	r3, r3, #3
 8007ae6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007ae8:	481f      	ldr	r0, [pc, #124]	@ (8007b68 <__NVIC_SetPriority+0xd4>)
 8007aea:	1dfb      	adds	r3, r7, #7
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	b25b      	sxtb	r3, r3
 8007af0:	089b      	lsrs	r3, r3, #2
 8007af2:	430a      	orrs	r2, r1
 8007af4:	33c0      	adds	r3, #192	@ 0xc0
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8007afa:	e031      	b.n	8007b60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007afc:	4a1b      	ldr	r2, [pc, #108]	@ (8007b6c <__NVIC_SetPriority+0xd8>)
 8007afe:	1dfb      	adds	r3, r7, #7
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	0019      	movs	r1, r3
 8007b04:	230f      	movs	r3, #15
 8007b06:	400b      	ands	r3, r1
 8007b08:	3b08      	subs	r3, #8
 8007b0a:	089b      	lsrs	r3, r3, #2
 8007b0c:	3306      	adds	r3, #6
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	18d3      	adds	r3, r2, r3
 8007b12:	3304      	adds	r3, #4
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	1dfa      	adds	r2, r7, #7
 8007b18:	7812      	ldrb	r2, [r2, #0]
 8007b1a:	0011      	movs	r1, r2
 8007b1c:	2203      	movs	r2, #3
 8007b1e:	400a      	ands	r2, r1
 8007b20:	00d2      	lsls	r2, r2, #3
 8007b22:	21ff      	movs	r1, #255	@ 0xff
 8007b24:	4091      	lsls	r1, r2
 8007b26:	000a      	movs	r2, r1
 8007b28:	43d2      	mvns	r2, r2
 8007b2a:	401a      	ands	r2, r3
 8007b2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	019b      	lsls	r3, r3, #6
 8007b32:	22ff      	movs	r2, #255	@ 0xff
 8007b34:	401a      	ands	r2, r3
 8007b36:	1dfb      	adds	r3, r7, #7
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	0018      	movs	r0, r3
 8007b3c:	2303      	movs	r3, #3
 8007b3e:	4003      	ands	r3, r0
 8007b40:	00db      	lsls	r3, r3, #3
 8007b42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007b44:	4809      	ldr	r0, [pc, #36]	@ (8007b6c <__NVIC_SetPriority+0xd8>)
 8007b46:	1dfb      	adds	r3, r7, #7
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	001c      	movs	r4, r3
 8007b4c:	230f      	movs	r3, #15
 8007b4e:	4023      	ands	r3, r4
 8007b50:	3b08      	subs	r3, #8
 8007b52:	089b      	lsrs	r3, r3, #2
 8007b54:	430a      	orrs	r2, r1
 8007b56:	3306      	adds	r3, #6
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	18c3      	adds	r3, r0, r3
 8007b5c:	3304      	adds	r3, #4
 8007b5e:	601a      	str	r2, [r3, #0]
}
 8007b60:	46c0      	nop			@ (mov r8, r8)
 8007b62:	46bd      	mov	sp, r7
 8007b64:	b003      	add	sp, #12
 8007b66:	bd90      	pop	{r4, r7, pc}
 8007b68:	e000e100 	.word	0xe000e100
 8007b6c:	e000ed00 	.word	0xe000ed00

08007b70 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007b74:	f3bf 8f4f 	dsb	sy
}
 8007b78:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007b7a:	4b04      	ldr	r3, [pc, #16]	@ (8007b8c <__NVIC_SystemReset+0x1c>)
 8007b7c:	4a04      	ldr	r2, [pc, #16]	@ (8007b90 <__NVIC_SystemReset+0x20>)
 8007b7e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007b80:	f3bf 8f4f 	dsb	sy
}
 8007b84:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8007b86:	46c0      	nop			@ (mov r8, r8)
 8007b88:	e7fd      	b.n	8007b86 <__NVIC_SystemReset+0x16>
 8007b8a:	46c0      	nop			@ (mov r8, r8)
 8007b8c:	e000ed00 	.word	0xe000ed00
 8007b90:	05fa0004 	.word	0x05fa0004

08007b94 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60b9      	str	r1, [r7, #8]
 8007b9c:	607a      	str	r2, [r7, #4]
 8007b9e:	210f      	movs	r1, #15
 8007ba0:	187b      	adds	r3, r7, r1
 8007ba2:	1c02      	adds	r2, r0, #0
 8007ba4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8007ba6:	68ba      	ldr	r2, [r7, #8]
 8007ba8:	187b      	adds	r3, r7, r1
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	b25b      	sxtb	r3, r3
 8007bae:	0011      	movs	r1, r2
 8007bb0:	0018      	movs	r0, r3
 8007bb2:	f7ff ff6f 	bl	8007a94 <__NVIC_SetPriority>
}
 8007bb6:	46c0      	nop			@ (mov r8, r8)
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	b004      	add	sp, #16
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b082      	sub	sp, #8
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	0002      	movs	r2, r0
 8007bc6:	1dfb      	adds	r3, r7, #7
 8007bc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007bca:	1dfb      	adds	r3, r7, #7
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	b25b      	sxtb	r3, r3
 8007bd0:	0018      	movs	r0, r3
 8007bd2:	f7ff ff45 	bl	8007a60 <__NVIC_EnableIRQ>
}
 8007bd6:	46c0      	nop			@ (mov r8, r8)
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	b002      	add	sp, #8
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8007be2:	f7ff ffc5 	bl	8007b70 <__NVIC_SystemReset>
	...

08007be8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d101      	bne.n	8007bfa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e077      	b.n	8007cea <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a3d      	ldr	r2, [pc, #244]	@ (8007cf4 <HAL_DMA_Init+0x10c>)
 8007c00:	4694      	mov	ip, r2
 8007c02:	4463      	add	r3, ip
 8007c04:	2114      	movs	r1, #20
 8007c06:	0018      	movs	r0, r3
 8007c08:	f7f8 fa9a 	bl	8000140 <__udivsi3>
 8007c0c:	0003      	movs	r3, r0
 8007c0e:	009a      	lsls	r2, r3, #2
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2225      	movs	r2, #37	@ 0x25
 8007c18:	2102      	movs	r1, #2
 8007c1a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4934      	ldr	r1, [pc, #208]	@ (8007cf8 <HAL_DMA_Init+0x110>)
 8007c28:	400a      	ands	r2, r1
 8007c2a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	6819      	ldr	r1, [r3, #0]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	689a      	ldr	r2, [r3, #8]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	431a      	orrs	r2, r3
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	691b      	ldr	r3, [r3, #16]
 8007c40:	431a      	orrs	r2, r3
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	695b      	ldr	r3, [r3, #20]
 8007c46:	431a      	orrs	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	699b      	ldr	r3, [r3, #24]
 8007c4c:	431a      	orrs	r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	69db      	ldr	r3, [r3, #28]
 8007c52:	431a      	orrs	r2, r3
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a1b      	ldr	r3, [r3, #32]
 8007c58:	431a      	orrs	r2, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	0018      	movs	r0, r3
 8007c66:	f000 f9d1 	bl	800800c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	689a      	ldr	r2, [r3, #8]
 8007c6e:	2380      	movs	r3, #128	@ 0x80
 8007c70:	01db      	lsls	r3, r3, #7
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d102      	bne.n	8007c7c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c84:	213f      	movs	r1, #63	@ 0x3f
 8007c86:	400a      	ands	r2, r1
 8007c88:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007c92:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d011      	beq.n	8007cc0 <HAL_DMA_Init+0xd8>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	2b04      	cmp	r3, #4
 8007ca2:	d80d      	bhi.n	8007cc0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	0018      	movs	r0, r3
 8007ca8:	f000 f9dc 	bl	8008064 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007cbc:	605a      	str	r2, [r3, #4]
 8007cbe:	e008      	b.n	8007cd2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2225      	movs	r2, #37	@ 0x25
 8007cdc:	2101      	movs	r1, #1
 8007cde:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2224      	movs	r2, #36	@ 0x24
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	0018      	movs	r0, r3
 8007cec:	46bd      	mov	sp, r7
 8007cee:	b002      	add	sp, #8
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	46c0      	nop			@ (mov r8, r8)
 8007cf4:	bffdfff8 	.word	0xbffdfff8
 8007cf8:	ffff800f 	.word	0xffff800f

08007cfc <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d101      	bne.n	8007d0e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e050      	b.n	8007db0 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2225      	movs	r2, #37	@ 0x25
 8007d12:	5c9b      	ldrb	r3, [r3, r2]
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d008      	beq.n	8007d2c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2204      	movs	r2, #4
 8007d1e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2224      	movs	r2, #36	@ 0x24
 8007d24:	2100      	movs	r1, #0
 8007d26:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e041      	b.n	8007db0 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	210e      	movs	r1, #14
 8007d38:	438a      	bics	r2, r1
 8007d3a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d46:	491c      	ldr	r1, [pc, #112]	@ (8007db8 <HAL_DMA_Abort+0xbc>)
 8007d48:	400a      	ands	r2, r1
 8007d4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	2101      	movs	r1, #1
 8007d58:	438a      	bics	r2, r1
 8007d5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8007d5c:	4b17      	ldr	r3, [pc, #92]	@ (8007dbc <HAL_DMA_Abort+0xc0>)
 8007d5e:	6859      	ldr	r1, [r3, #4]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d64:	221c      	movs	r2, #28
 8007d66:	4013      	ands	r3, r2
 8007d68:	2201      	movs	r2, #1
 8007d6a:	409a      	lsls	r2, r3
 8007d6c:	4b13      	ldr	r3, [pc, #76]	@ (8007dbc <HAL_DMA_Abort+0xc0>)
 8007d6e:	430a      	orrs	r2, r1
 8007d70:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007d7a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d00c      	beq.n	8007d9e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d8e:	490a      	ldr	r1, [pc, #40]	@ (8007db8 <HAL_DMA_Abort+0xbc>)
 8007d90:	400a      	ands	r2, r1
 8007d92:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007d9c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2225      	movs	r2, #37	@ 0x25
 8007da2:	2101      	movs	r1, #1
 8007da4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2224      	movs	r2, #36	@ 0x24
 8007daa:	2100      	movs	r1, #0
 8007dac:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8007dae:	2300      	movs	r3, #0
}
 8007db0:	0018      	movs	r0, r3
 8007db2:	46bd      	mov	sp, r7
 8007db4:	b002      	add	sp, #8
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	fffffeff 	.word	0xfffffeff
 8007dbc:	40020000 	.word	0x40020000

08007dc0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007dc8:	210f      	movs	r1, #15
 8007dca:	187b      	adds	r3, r7, r1
 8007dcc:	2200      	movs	r2, #0
 8007dce:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2225      	movs	r2, #37	@ 0x25
 8007dd4:	5c9b      	ldrb	r3, [r3, r2]
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d006      	beq.n	8007dea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2204      	movs	r2, #4
 8007de0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007de2:	187b      	adds	r3, r7, r1
 8007de4:	2201      	movs	r2, #1
 8007de6:	701a      	strb	r2, [r3, #0]
 8007de8:	e049      	b.n	8007e7e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	210e      	movs	r1, #14
 8007df6:	438a      	bics	r2, r1
 8007df8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2101      	movs	r1, #1
 8007e06:	438a      	bics	r2, r1
 8007e08:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e14:	491d      	ldr	r1, [pc, #116]	@ (8007e8c <HAL_DMA_Abort_IT+0xcc>)
 8007e16:	400a      	ands	r2, r1
 8007e18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8007e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8007e90 <HAL_DMA_Abort_IT+0xd0>)
 8007e1c:	6859      	ldr	r1, [r3, #4]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e22:	221c      	movs	r2, #28
 8007e24:	4013      	ands	r3, r2
 8007e26:	2201      	movs	r2, #1
 8007e28:	409a      	lsls	r2, r3
 8007e2a:	4b19      	ldr	r3, [pc, #100]	@ (8007e90 <HAL_DMA_Abort_IT+0xd0>)
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007e38:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00c      	beq.n	8007e5c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e4c:	490f      	ldr	r1, [pc, #60]	@ (8007e8c <HAL_DMA_Abort_IT+0xcc>)
 8007e4e:	400a      	ands	r2, r1
 8007e50:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007e5a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2225      	movs	r2, #37	@ 0x25
 8007e60:	2101      	movs	r1, #1
 8007e62:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2224      	movs	r2, #36	@ 0x24
 8007e68:	2100      	movs	r1, #0
 8007e6a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d004      	beq.n	8007e7e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	0010      	movs	r0, r2
 8007e7c:	4798      	blx	r3
    }
  }
  return status;
 8007e7e:	230f      	movs	r3, #15
 8007e80:	18fb      	adds	r3, r7, r3
 8007e82:	781b      	ldrb	r3, [r3, #0]
}
 8007e84:	0018      	movs	r0, r3
 8007e86:	46bd      	mov	sp, r7
 8007e88:	b004      	add	sp, #16
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	fffffeff 	.word	0xfffffeff
 8007e90:	40020000 	.word	0x40020000

08007e94 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8007e9c:	4b55      	ldr	r3, [pc, #340]	@ (8007ff4 <HAL_DMA_IRQHandler+0x160>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eae:	221c      	movs	r2, #28
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	2204      	movs	r2, #4
 8007eb4:	409a      	lsls	r2, r3
 8007eb6:	0013      	movs	r3, r2
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	4013      	ands	r3, r2
 8007ebc:	d027      	beq.n	8007f0e <HAL_DMA_IRQHandler+0x7a>
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	2204      	movs	r2, #4
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	d023      	beq.n	8007f0e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2220      	movs	r2, #32
 8007ece:	4013      	ands	r3, r2
 8007ed0:	d107      	bne.n	8007ee2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2104      	movs	r1, #4
 8007ede:	438a      	bics	r2, r1
 8007ee0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8007ee2:	4b44      	ldr	r3, [pc, #272]	@ (8007ff4 <HAL_DMA_IRQHandler+0x160>)
 8007ee4:	6859      	ldr	r1, [r3, #4]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	221c      	movs	r2, #28
 8007eec:	4013      	ands	r3, r2
 8007eee:	2204      	movs	r2, #4
 8007ef0:	409a      	lsls	r2, r3
 8007ef2:	4b40      	ldr	r3, [pc, #256]	@ (8007ff4 <HAL_DMA_IRQHandler+0x160>)
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d100      	bne.n	8007f02 <HAL_DMA_IRQHandler+0x6e>
 8007f00:	e073      	b.n	8007fea <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	0010      	movs	r0, r2
 8007f0a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8007f0c:	e06d      	b.n	8007fea <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f12:	221c      	movs	r2, #28
 8007f14:	4013      	ands	r3, r2
 8007f16:	2202      	movs	r2, #2
 8007f18:	409a      	lsls	r2, r3
 8007f1a:	0013      	movs	r3, r2
 8007f1c:	68fa      	ldr	r2, [r7, #12]
 8007f1e:	4013      	ands	r3, r2
 8007f20:	d02e      	beq.n	8007f80 <HAL_DMA_IRQHandler+0xec>
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	2202      	movs	r2, #2
 8007f26:	4013      	ands	r3, r2
 8007f28:	d02a      	beq.n	8007f80 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2220      	movs	r2, #32
 8007f32:	4013      	ands	r3, r2
 8007f34:	d10b      	bne.n	8007f4e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	210a      	movs	r1, #10
 8007f42:	438a      	bics	r2, r1
 8007f44:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2225      	movs	r2, #37	@ 0x25
 8007f4a:	2101      	movs	r1, #1
 8007f4c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8007f4e:	4b29      	ldr	r3, [pc, #164]	@ (8007ff4 <HAL_DMA_IRQHandler+0x160>)
 8007f50:	6859      	ldr	r1, [r3, #4]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f56:	221c      	movs	r2, #28
 8007f58:	4013      	ands	r3, r2
 8007f5a:	2202      	movs	r2, #2
 8007f5c:	409a      	lsls	r2, r3
 8007f5e:	4b25      	ldr	r3, [pc, #148]	@ (8007ff4 <HAL_DMA_IRQHandler+0x160>)
 8007f60:	430a      	orrs	r2, r1
 8007f62:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2224      	movs	r2, #36	@ 0x24
 8007f68:	2100      	movs	r1, #0
 8007f6a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d03a      	beq.n	8007fea <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	0010      	movs	r0, r2
 8007f7c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8007f7e:	e034      	b.n	8007fea <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f84:	221c      	movs	r2, #28
 8007f86:	4013      	ands	r3, r2
 8007f88:	2208      	movs	r2, #8
 8007f8a:	409a      	lsls	r2, r3
 8007f8c:	0013      	movs	r3, r2
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	4013      	ands	r3, r2
 8007f92:	d02b      	beq.n	8007fec <HAL_DMA_IRQHandler+0x158>
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	2208      	movs	r2, #8
 8007f98:	4013      	ands	r3, r2
 8007f9a:	d027      	beq.n	8007fec <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	210e      	movs	r1, #14
 8007fa8:	438a      	bics	r2, r1
 8007faa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8007fac:	4b11      	ldr	r3, [pc, #68]	@ (8007ff4 <HAL_DMA_IRQHandler+0x160>)
 8007fae:	6859      	ldr	r1, [r3, #4]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb4:	221c      	movs	r2, #28
 8007fb6:	4013      	ands	r3, r2
 8007fb8:	2201      	movs	r2, #1
 8007fba:	409a      	lsls	r2, r3
 8007fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8007ff4 <HAL_DMA_IRQHandler+0x160>)
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2225      	movs	r2, #37	@ 0x25
 8007fcc:	2101      	movs	r1, #1
 8007fce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2224      	movs	r2, #36	@ 0x24
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d005      	beq.n	8007fec <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	0010      	movs	r0, r2
 8007fe8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007fea:	46c0      	nop			@ (mov r8, r8)
 8007fec:	46c0      	nop			@ (mov r8, r8)
}
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	b004      	add	sp, #16
 8007ff2:	bd80      	pop	{r7, pc}
 8007ff4:	40020000 	.word	0x40020000

08007ff8 <HAL_DMA_GetError>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  /* Return the DMA error code */
  return hdma->ErrorCode;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8008004:	0018      	movs	r0, r3
 8008006:	46bd      	mov	sp, r7
 8008008:	b002      	add	sp, #8
 800800a:	bd80      	pop	{r7, pc}

0800800c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008018:	089b      	lsrs	r3, r3, #2
 800801a:	4a10      	ldr	r2, [pc, #64]	@ (800805c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800801c:	4694      	mov	ip, r2
 800801e:	4463      	add	r3, ip
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	001a      	movs	r2, r3
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	001a      	movs	r2, r3
 800802e:	23ff      	movs	r3, #255	@ 0xff
 8008030:	4013      	ands	r3, r2
 8008032:	3b08      	subs	r3, #8
 8008034:	2114      	movs	r1, #20
 8008036:	0018      	movs	r0, r3
 8008038:	f7f8 f882 	bl	8000140 <__udivsi3>
 800803c:	0003      	movs	r3, r0
 800803e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4a07      	ldr	r2, [pc, #28]	@ (8008060 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8008044:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	221f      	movs	r2, #31
 800804a:	4013      	ands	r3, r2
 800804c:	2201      	movs	r2, #1
 800804e:	409a      	lsls	r2, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8008054:	46c0      	nop			@ (mov r8, r8)
 8008056:	46bd      	mov	sp, r7
 8008058:	b004      	add	sp, #16
 800805a:	bd80      	pop	{r7, pc}
 800805c:	10008200 	.word	0x10008200
 8008060:	40020880 	.word	0x40020880

08008064 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	223f      	movs	r2, #63	@ 0x3f
 8008072:	4013      	ands	r3, r2
 8008074:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	4a0a      	ldr	r2, [pc, #40]	@ (80080a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800807a:	4694      	mov	ip, r2
 800807c:	4463      	add	r3, ip
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	001a      	movs	r2, r3
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a07      	ldr	r2, [pc, #28]	@ (80080a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800808a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	3b01      	subs	r3, #1
 8008090:	2203      	movs	r2, #3
 8008092:	4013      	ands	r3, r2
 8008094:	2201      	movs	r2, #1
 8008096:	409a      	lsls	r2, r3
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800809c:	46c0      	nop			@ (mov r8, r8)
 800809e:	46bd      	mov	sp, r7
 80080a0:	b004      	add	sp, #16
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	1000823f 	.word	0x1000823f
 80080a8:	40020940 	.word	0x40020940

080080ac <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80080ac:	b5b0      	push	{r4, r5, r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	603a      	str	r2, [r7, #0]
 80080b8:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80080ba:	4b21      	ldr	r3, [pc, #132]	@ (8008140 <HAL_FLASH_Program+0x94>)
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	2b01      	cmp	r3, #1
 80080c0:	d101      	bne.n	80080c6 <HAL_FLASH_Program+0x1a>
 80080c2:	2302      	movs	r3, #2
 80080c4:	e038      	b.n	8008138 <HAL_FLASH_Program+0x8c>
 80080c6:	4b1e      	ldr	r3, [pc, #120]	@ (8008140 <HAL_FLASH_Program+0x94>)
 80080c8:	2201      	movs	r2, #1
 80080ca:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80080cc:	4b1c      	ldr	r3, [pc, #112]	@ (8008140 <HAL_FLASH_Program+0x94>)
 80080ce:	2200      	movs	r2, #0
 80080d0:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80080d2:	2517      	movs	r5, #23
 80080d4:	197c      	adds	r4, r7, r5
 80080d6:	23fa      	movs	r3, #250	@ 0xfa
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	0018      	movs	r0, r3
 80080dc:	f000 f884 	bl	80081e8 <FLASH_WaitForLastOperation>
 80080e0:	0003      	movs	r3, r0
 80080e2:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80080e4:	197b      	adds	r3, r7, r5
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d11f      	bne.n	800812c <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	d106      	bne.n	8008100 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80080f2:	683a      	ldr	r2, [r7, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	68b9      	ldr	r1, [r7, #8]
 80080f8:	0008      	movs	r0, r1
 80080fa:	f000 f8c3 	bl	8008284 <FLASH_Program_DoubleWord>
 80080fe:	e005      	b.n	800810c <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8008100:	683a      	ldr	r2, [r7, #0]
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	0011      	movs	r1, r2
 8008106:	0018      	movs	r0, r3
 8008108:	f00e fbd6 	bl	80168b8 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800810c:	2317      	movs	r3, #23
 800810e:	18fc      	adds	r4, r7, r3
 8008110:	23fa      	movs	r3, #250	@ 0xfa
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	0018      	movs	r0, r3
 8008116:	f000 f867 	bl	80081e8 <FLASH_WaitForLastOperation>
 800811a:	0003      	movs	r3, r0
 800811c:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800811e:	4b09      	ldr	r3, [pc, #36]	@ (8008144 <HAL_FLASH_Program+0x98>)
 8008120:	695a      	ldr	r2, [r3, #20]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	43d9      	mvns	r1, r3
 8008126:	4b07      	ldr	r3, [pc, #28]	@ (8008144 <HAL_FLASH_Program+0x98>)
 8008128:	400a      	ands	r2, r1
 800812a:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800812c:	4b04      	ldr	r3, [pc, #16]	@ (8008140 <HAL_FLASH_Program+0x94>)
 800812e:	2200      	movs	r2, #0
 8008130:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8008132:	2317      	movs	r3, #23
 8008134:	18fb      	adds	r3, r7, r3
 8008136:	781b      	ldrb	r3, [r3, #0]
}
 8008138:	0018      	movs	r0, r3
 800813a:	46bd      	mov	sp, r7
 800813c:	b006      	add	sp, #24
 800813e:	bdb0      	pop	{r4, r5, r7, pc}
 8008140:	20002994 	.word	0x20002994
 8008144:	40022000 	.word	0x40022000

08008148 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800814e:	1dfb      	adds	r3, r7, #7
 8008150:	2200      	movs	r2, #0
 8008152:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8008154:	4b0b      	ldr	r3, [pc, #44]	@ (8008184 <HAL_FLASH_Unlock+0x3c>)
 8008156:	695b      	ldr	r3, [r3, #20]
 8008158:	2b00      	cmp	r3, #0
 800815a:	da0c      	bge.n	8008176 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800815c:	4b09      	ldr	r3, [pc, #36]	@ (8008184 <HAL_FLASH_Unlock+0x3c>)
 800815e:	4a0a      	ldr	r2, [pc, #40]	@ (8008188 <HAL_FLASH_Unlock+0x40>)
 8008160:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008162:	4b08      	ldr	r3, [pc, #32]	@ (8008184 <HAL_FLASH_Unlock+0x3c>)
 8008164:	4a09      	ldr	r2, [pc, #36]	@ (800818c <HAL_FLASH_Unlock+0x44>)
 8008166:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8008168:	4b06      	ldr	r3, [pc, #24]	@ (8008184 <HAL_FLASH_Unlock+0x3c>)
 800816a:	695b      	ldr	r3, [r3, #20]
 800816c:	2b00      	cmp	r3, #0
 800816e:	da02      	bge.n	8008176 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8008170:	1dfb      	adds	r3, r7, #7
 8008172:	2201      	movs	r2, #1
 8008174:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8008176:	1dfb      	adds	r3, r7, #7
 8008178:	781b      	ldrb	r3, [r3, #0]
}
 800817a:	0018      	movs	r0, r3
 800817c:	46bd      	mov	sp, r7
 800817e:	b002      	add	sp, #8
 8008180:	bd80      	pop	{r7, pc}
 8008182:	46c0      	nop			@ (mov r8, r8)
 8008184:	40022000 	.word	0x40022000
 8008188:	45670123 	.word	0x45670123
 800818c:	cdef89ab 	.word	0xcdef89ab

08008190 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8008196:	1dfb      	adds	r3, r7, #7
 8008198:	2201      	movs	r2, #1
 800819a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800819c:	23fa      	movs	r3, #250	@ 0xfa
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	0018      	movs	r0, r3
 80081a2:	f000 f821 	bl	80081e8 <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80081a6:	4b0a      	ldr	r3, [pc, #40]	@ (80081d0 <HAL_FLASH_Lock+0x40>)
 80081a8:	695a      	ldr	r2, [r3, #20]
 80081aa:	4b09      	ldr	r3, [pc, #36]	@ (80081d0 <HAL_FLASH_Lock+0x40>)
 80081ac:	2180      	movs	r1, #128	@ 0x80
 80081ae:	0609      	lsls	r1, r1, #24
 80081b0:	430a      	orrs	r2, r1
 80081b2:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 80081b4:	4b06      	ldr	r3, [pc, #24]	@ (80081d0 <HAL_FLASH_Lock+0x40>)
 80081b6:	695b      	ldr	r3, [r3, #20]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	da02      	bge.n	80081c2 <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 80081bc:	1dfb      	adds	r3, r7, #7
 80081be:	2200      	movs	r2, #0
 80081c0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80081c2:	1dfb      	adds	r3, r7, #7
 80081c4:	781b      	ldrb	r3, [r3, #0]
}
 80081c6:	0018      	movs	r0, r3
 80081c8:	46bd      	mov	sp, r7
 80081ca:	b002      	add	sp, #8
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	46c0      	nop			@ (mov r8, r8)
 80081d0:	40022000 	.word	0x40022000

080081d4 <HAL_FLASH_GetError>:
  *            @arg @ref HAL_FLASH_ERROR_OPTV Option validity error
  *            @arg @ref HAL_FLASH_ERROR_ECCD two ECC errors have been detected
  * @note (*) availability depends on devices
  */
uint32_t HAL_FLASH_GetError(void)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 80081d8:	4b02      	ldr	r3, [pc, #8]	@ (80081e4 <HAL_FLASH_GetError+0x10>)
 80081da:	685b      	ldr	r3, [r3, #4]
}
 80081dc:	0018      	movs	r0, r3
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	46c0      	nop			@ (mov r8, r8)
 80081e4:	20002994 	.word	0x20002994

080081e8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 80081f0:	f7ff fbf2 	bl	80079d8 <HAL_GetTick>
 80081f4:	0003      	movs	r3, r0
 80081f6:	60fb      	str	r3, [r7, #12]
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
 80081f8:	2380      	movs	r3, #128	@ 0x80
 80081fa:	025b      	lsls	r3, r3, #9
 80081fc:	60bb      	str	r3, [r7, #8]
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 80081fe:	e00c      	b.n	800821a <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	3301      	adds	r3, #1
 8008204:	d009      	beq.n	800821a <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8008206:	f7ff fbe7 	bl	80079d8 <HAL_GetTick>
 800820a:	0002      	movs	r2, r0
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	1ad3      	subs	r3, r2, r3
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	429a      	cmp	r2, r3
 8008214:	d801      	bhi.n	800821a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	e028      	b.n	800826c <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 800821a:	4b16      	ldr	r3, [pc, #88]	@ (8008274 <FLASH_WaitForLastOperation+0x8c>)
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	68ba      	ldr	r2, [r7, #8]
 8008220:	4013      	ands	r3, r2
 8008222:	d1ed      	bne.n	8008200 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8008224:	4b13      	ldr	r3, [pc, #76]	@ (8008274 <FLASH_WaitForLastOperation+0x8c>)
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	4a13      	ldr	r2, [pc, #76]	@ (8008278 <FLASH_WaitForLastOperation+0x90>)
 800822a:	4013      	ands	r3, r2
 800822c:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800822e:	4b11      	ldr	r3, [pc, #68]	@ (8008274 <FLASH_WaitForLastOperation+0x8c>)
 8008230:	4a12      	ldr	r2, [pc, #72]	@ (800827c <FLASH_WaitForLastOperation+0x94>)
 8008232:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d011      	beq.n	800825e <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800823a:	4b11      	ldr	r3, [pc, #68]	@ (8008280 <FLASH_WaitForLastOperation+0x98>)
 800823c:	68ba      	ldr	r2, [r7, #8]
 800823e:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e013      	b.n	800826c <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	3301      	adds	r3, #1
 8008248:	d009      	beq.n	800825e <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800824a:	f7ff fbc5 	bl	80079d8 <HAL_GetTick>
 800824e:	0002      	movs	r2, r0
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	429a      	cmp	r2, r3
 8008258:	d801      	bhi.n	800825e <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 800825a:	2303      	movs	r3, #3
 800825c:	e006      	b.n	800826c <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800825e:	4b05      	ldr	r3, [pc, #20]	@ (8008274 <FLASH_WaitForLastOperation+0x8c>)
 8008260:	691a      	ldr	r2, [r3, #16]
 8008262:	2380      	movs	r3, #128	@ 0x80
 8008264:	02db      	lsls	r3, r3, #11
 8008266:	4013      	ands	r3, r2
 8008268:	d1ec      	bne.n	8008244 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 800826a:	2300      	movs	r3, #0
}
 800826c:	0018      	movs	r0, r3
 800826e:	46bd      	mov	sp, r7
 8008270:	b004      	add	sp, #16
 8008272:	bd80      	pop	{r7, pc}
 8008274:	40022000 	.word	0x40022000
 8008278:	0000c3fa 	.word	0x0000c3fa
 800827c:	0000c3fb 	.word	0x0000c3fb
 8008280:	20002994 	.word	0x20002994

08008284 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8008284:	b5b0      	push	{r4, r5, r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	603a      	str	r2, [r7, #0]
 800828e:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8008290:	4b0b      	ldr	r3, [pc, #44]	@ (80082c0 <FLASH_Program_DoubleWord+0x3c>)
 8008292:	695a      	ldr	r2, [r3, #20]
 8008294:	4b0a      	ldr	r3, [pc, #40]	@ (80082c0 <FLASH_Program_DoubleWord+0x3c>)
 8008296:	2101      	movs	r1, #1
 8008298:	430a      	orrs	r2, r1
 800829a:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	683a      	ldr	r2, [r7, #0]
 80082a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80082a2:	f3bf 8f6f 	isb	sy
}
 80082a6:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	001c      	movs	r4, r3
 80082ac:	2300      	movs	r3, #0
 80082ae:	001d      	movs	r5, r3
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	3304      	adds	r3, #4
 80082b4:	0022      	movs	r2, r4
 80082b6:	601a      	str	r2, [r3, #0]
}
 80082b8:	46c0      	nop			@ (mov r8, r8)
 80082ba:	46bd      	mov	sp, r7
 80082bc:	b004      	add	sp, #16
 80082be:	bdb0      	pop	{r4, r5, r7, pc}
 80082c0:	40022000 	.word	0x40022000

080082c4 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80082c4:	b5b0      	push	{r4, r5, r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80082ce:	4b35      	ldr	r3, [pc, #212]	@ (80083a4 <HAL_FLASHEx_Erase+0xe0>)
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d101      	bne.n	80082da <HAL_FLASHEx_Erase+0x16>
 80082d6:	2302      	movs	r3, #2
 80082d8:	e05f      	b.n	800839a <HAL_FLASHEx_Erase+0xd6>
 80082da:	4b32      	ldr	r3, [pc, #200]	@ (80083a4 <HAL_FLASHEx_Erase+0xe0>)
 80082dc:	2201      	movs	r2, #1
 80082de:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80082e0:	4b30      	ldr	r3, [pc, #192]	@ (80083a4 <HAL_FLASHEx_Erase+0xe0>)
 80082e2:	2200      	movs	r2, #0
 80082e4:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80082e6:	250f      	movs	r5, #15
 80082e8:	197c      	adds	r4, r7, r5
 80082ea:	23fa      	movs	r3, #250	@ 0xfa
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	0018      	movs	r0, r3
 80082f0:	f7ff ff7a 	bl	80081e8 <FLASH_WaitForLastOperation>
 80082f4:	0003      	movs	r3, r0
 80082f6:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80082f8:	002c      	movs	r4, r5
 80082fa:	193b      	adds	r3, r7, r4
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d145      	bne.n	800838e <HAL_FLASHEx_Erase+0xca>
  {
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2204      	movs	r2, #4
 8008306:	605a      	str	r2, [r3, #4]
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2b04      	cmp	r3, #4
 800830e:	d10d      	bne.n	800832c <HAL_FLASHEx_Erase+0x68>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	0018      	movs	r0, r3
 8008316:	f000 f849 	bl	80083ac <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800831a:	193c      	adds	r4, r7, r4
 800831c:	23fa      	movs	r3, #250	@ 0xfa
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	0018      	movs	r0, r3
 8008322:	f7ff ff61 	bl	80081e8 <FLASH_WaitForLastOperation>
 8008326:	0003      	movs	r3, r0
 8008328:	7023      	strb	r3, [r4, #0]
 800832a:	e030      	b.n	800838e <HAL_FLASHEx_Erase+0xca>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	2201      	movs	r2, #1
 8008330:	4252      	negs	r2, r2
 8008332:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	60bb      	str	r3, [r7, #8]
 800833a:	e01a      	b.n	8008372 <HAL_FLASHEx_Erase+0xae>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	0011      	movs	r1, r2
 8008344:	0018      	movs	r0, r3
 8008346:	f000 f845 	bl	80083d4 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800834a:	250f      	movs	r5, #15
 800834c:	197c      	adds	r4, r7, r5
 800834e:	23fa      	movs	r3, #250	@ 0xfa
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	0018      	movs	r0, r3
 8008354:	f7ff ff48 	bl	80081e8 <FLASH_WaitForLastOperation>
 8008358:	0003      	movs	r3, r0
 800835a:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800835c:	197b      	adds	r3, r7, r5
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d003      	beq.n	800836c <HAL_FLASHEx_Erase+0xa8>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	601a      	str	r2, [r3, #0]
          break;
 800836a:	e00a      	b.n	8008382 <HAL_FLASHEx_Erase+0xbe>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	3301      	adds	r3, #1
 8008370:	60bb      	str	r3, [r7, #8]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	689a      	ldr	r2, [r3, #8]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	18d3      	adds	r3, r2, r3
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	429a      	cmp	r2, r3
 8008380:	d3dc      	bcc.n	800833c <HAL_FLASHEx_Erase+0x78>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8008382:	4b09      	ldr	r3, [pc, #36]	@ (80083a8 <HAL_FLASHEx_Erase+0xe4>)
 8008384:	695a      	ldr	r2, [r3, #20]
 8008386:	4b08      	ldr	r3, [pc, #32]	@ (80083a8 <HAL_FLASHEx_Erase+0xe4>)
 8008388:	2102      	movs	r1, #2
 800838a:	438a      	bics	r2, r1
 800838c:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800838e:	4b05      	ldr	r3, [pc, #20]	@ (80083a4 <HAL_FLASHEx_Erase+0xe0>)
 8008390:	2200      	movs	r2, #0
 8008392:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8008394:	230f      	movs	r3, #15
 8008396:	18fb      	adds	r3, r7, r3
 8008398:	781b      	ldrb	r3, [r3, #0]
}
 800839a:	0018      	movs	r0, r3
 800839c:	46bd      	mov	sp, r7
 800839e:	b004      	add	sp, #16
 80083a0:	bdb0      	pop	{r4, r5, r7, pc}
 80083a2:	46c0      	nop			@ (mov r8, r8)
 80083a4:	20002994 	.word	0x20002994
 80083a8:	40022000 	.word	0x40022000

080083ac <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80083b4:	4b06      	ldr	r3, [pc, #24]	@ (80083d0 <FLASH_MassErase+0x24>)
 80083b6:	695a      	ldr	r2, [r3, #20]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	431a      	orrs	r2, r3
 80083bc:	4b04      	ldr	r3, [pc, #16]	@ (80083d0 <FLASH_MassErase+0x24>)
 80083be:	2180      	movs	r1, #128	@ 0x80
 80083c0:	0249      	lsls	r1, r1, #9
 80083c2:	430a      	orrs	r2, r1
 80083c4:	615a      	str	r2, [r3, #20]
}
 80083c6:	46c0      	nop			@ (mov r8, r8)
 80083c8:	46bd      	mov	sp, r7
 80083ca:	b002      	add	sp, #8
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	46c0      	nop			@ (mov r8, r8)
 80083d0:	40022000 	.word	0x40022000

080083d4 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
 80083dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 80083de:	4b08      	ldr	r3, [pc, #32]	@ (8008400 <FLASH_PageErase+0x2c>)
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	4a08      	ldr	r2, [pc, #32]	@ (8008404 <FLASH_PageErase+0x30>)
 80083e4:	4013      	ands	r3, r2
 80083e6:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	00da      	lsls	r2, r3, #3
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	431a      	orrs	r2, r3
 80083f0:	4b03      	ldr	r3, [pc, #12]	@ (8008400 <FLASH_PageErase+0x2c>)
 80083f2:	4905      	ldr	r1, [pc, #20]	@ (8008408 <FLASH_PageErase+0x34>)
 80083f4:	430a      	orrs	r2, r1
 80083f6:	615a      	str	r2, [r3, #20]
}
 80083f8:	46c0      	nop			@ (mov r8, r8)
 80083fa:	46bd      	mov	sp, r7
 80083fc:	b004      	add	sp, #16
 80083fe:	bd80      	pop	{r7, pc}
 8008400:	40022000 	.word	0x40022000
 8008404:	ffffe007 	.word	0xffffe007
 8008408:	00010002 	.word	0x00010002

0800840c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b086      	sub	sp, #24
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008416:	2300      	movs	r3, #0
 8008418:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800841a:	e147      	b.n	80086ac <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2101      	movs	r1, #1
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	4091      	lsls	r1, r2
 8008426:	000a      	movs	r2, r1
 8008428:	4013      	ands	r3, r2
 800842a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d100      	bne.n	8008434 <HAL_GPIO_Init+0x28>
 8008432:	e138      	b.n	80086a6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	2203      	movs	r2, #3
 800843a:	4013      	ands	r3, r2
 800843c:	2b01      	cmp	r3, #1
 800843e:	d005      	beq.n	800844c <HAL_GPIO_Init+0x40>
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	2203      	movs	r2, #3
 8008446:	4013      	ands	r3, r2
 8008448:	2b02      	cmp	r3, #2
 800844a:	d130      	bne.n	80084ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	005b      	lsls	r3, r3, #1
 8008456:	2203      	movs	r2, #3
 8008458:	409a      	lsls	r2, r3
 800845a:	0013      	movs	r3, r2
 800845c:	43da      	mvns	r2, r3
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	4013      	ands	r3, r2
 8008462:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	68da      	ldr	r2, [r3, #12]
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	005b      	lsls	r3, r3, #1
 800846c:	409a      	lsls	r2, r3
 800846e:	0013      	movs	r3, r2
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	4313      	orrs	r3, r2
 8008474:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008482:	2201      	movs	r2, #1
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	409a      	lsls	r2, r3
 8008488:	0013      	movs	r3, r2
 800848a:	43da      	mvns	r2, r3
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	4013      	ands	r3, r2
 8008490:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	091b      	lsrs	r3, r3, #4
 8008498:	2201      	movs	r2, #1
 800849a:	401a      	ands	r2, r3
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	409a      	lsls	r2, r3
 80084a0:	0013      	movs	r3, r2
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	693a      	ldr	r2, [r7, #16]
 80084ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	2203      	movs	r2, #3
 80084b4:	4013      	ands	r3, r2
 80084b6:	2b03      	cmp	r3, #3
 80084b8:	d017      	beq.n	80084ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	005b      	lsls	r3, r3, #1
 80084c4:	2203      	movs	r2, #3
 80084c6:	409a      	lsls	r2, r3
 80084c8:	0013      	movs	r3, r2
 80084ca:	43da      	mvns	r2, r3
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	4013      	ands	r3, r2
 80084d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	689a      	ldr	r2, [r3, #8]
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	005b      	lsls	r3, r3, #1
 80084da:	409a      	lsls	r2, r3
 80084dc:	0013      	movs	r3, r2
 80084de:	693a      	ldr	r2, [r7, #16]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	693a      	ldr	r2, [r7, #16]
 80084e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	2203      	movs	r2, #3
 80084f0:	4013      	ands	r3, r2
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d123      	bne.n	800853e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	08da      	lsrs	r2, r3, #3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	3208      	adds	r2, #8
 80084fe:	0092      	lsls	r2, r2, #2
 8008500:	58d3      	ldr	r3, [r2, r3]
 8008502:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	2207      	movs	r2, #7
 8008508:	4013      	ands	r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	220f      	movs	r2, #15
 800850e:	409a      	lsls	r2, r3
 8008510:	0013      	movs	r3, r2
 8008512:	43da      	mvns	r2, r3
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	4013      	ands	r3, r2
 8008518:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	691a      	ldr	r2, [r3, #16]
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2107      	movs	r1, #7
 8008522:	400b      	ands	r3, r1
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	409a      	lsls	r2, r3
 8008528:	0013      	movs	r3, r2
 800852a:	693a      	ldr	r2, [r7, #16]
 800852c:	4313      	orrs	r3, r2
 800852e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	08da      	lsrs	r2, r3, #3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	3208      	adds	r2, #8
 8008538:	0092      	lsls	r2, r2, #2
 800853a:	6939      	ldr	r1, [r7, #16]
 800853c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	005b      	lsls	r3, r3, #1
 8008548:	2203      	movs	r2, #3
 800854a:	409a      	lsls	r2, r3
 800854c:	0013      	movs	r3, r2
 800854e:	43da      	mvns	r2, r3
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	4013      	ands	r3, r2
 8008554:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	2203      	movs	r2, #3
 800855c:	401a      	ands	r2, r3
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	005b      	lsls	r3, r3, #1
 8008562:	409a      	lsls	r2, r3
 8008564:	0013      	movs	r3, r2
 8008566:	693a      	ldr	r2, [r7, #16]
 8008568:	4313      	orrs	r3, r2
 800856a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	693a      	ldr	r2, [r7, #16]
 8008570:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	685a      	ldr	r2, [r3, #4]
 8008576:	23c0      	movs	r3, #192	@ 0xc0
 8008578:	029b      	lsls	r3, r3, #10
 800857a:	4013      	ands	r3, r2
 800857c:	d100      	bne.n	8008580 <HAL_GPIO_Init+0x174>
 800857e:	e092      	b.n	80086a6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008580:	4a50      	ldr	r2, [pc, #320]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	089b      	lsrs	r3, r3, #2
 8008586:	3318      	adds	r3, #24
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	589b      	ldr	r3, [r3, r2]
 800858c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	2203      	movs	r2, #3
 8008592:	4013      	ands	r3, r2
 8008594:	00db      	lsls	r3, r3, #3
 8008596:	220f      	movs	r2, #15
 8008598:	409a      	lsls	r2, r3
 800859a:	0013      	movs	r3, r2
 800859c:	43da      	mvns	r2, r3
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	4013      	ands	r3, r2
 80085a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	23a0      	movs	r3, #160	@ 0xa0
 80085a8:	05db      	lsls	r3, r3, #23
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d013      	beq.n	80085d6 <HAL_GPIO_Init+0x1ca>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a45      	ldr	r2, [pc, #276]	@ (80086c8 <HAL_GPIO_Init+0x2bc>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d00d      	beq.n	80085d2 <HAL_GPIO_Init+0x1c6>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a44      	ldr	r2, [pc, #272]	@ (80086cc <HAL_GPIO_Init+0x2c0>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d007      	beq.n	80085ce <HAL_GPIO_Init+0x1c2>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a43      	ldr	r2, [pc, #268]	@ (80086d0 <HAL_GPIO_Init+0x2c4>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d101      	bne.n	80085ca <HAL_GPIO_Init+0x1be>
 80085c6:	2303      	movs	r3, #3
 80085c8:	e006      	b.n	80085d8 <HAL_GPIO_Init+0x1cc>
 80085ca:	2305      	movs	r3, #5
 80085cc:	e004      	b.n	80085d8 <HAL_GPIO_Init+0x1cc>
 80085ce:	2302      	movs	r3, #2
 80085d0:	e002      	b.n	80085d8 <HAL_GPIO_Init+0x1cc>
 80085d2:	2301      	movs	r3, #1
 80085d4:	e000      	b.n	80085d8 <HAL_GPIO_Init+0x1cc>
 80085d6:	2300      	movs	r3, #0
 80085d8:	697a      	ldr	r2, [r7, #20]
 80085da:	2103      	movs	r1, #3
 80085dc:	400a      	ands	r2, r1
 80085de:	00d2      	lsls	r2, r2, #3
 80085e0:	4093      	lsls	r3, r2
 80085e2:	693a      	ldr	r2, [r7, #16]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80085e8:	4936      	ldr	r1, [pc, #216]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	089b      	lsrs	r3, r3, #2
 80085ee:	3318      	adds	r3, #24
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	693a      	ldr	r2, [r7, #16]
 80085f4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085f6:	4b33      	ldr	r3, [pc, #204]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	43da      	mvns	r2, r3
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	4013      	ands	r3, r2
 8008604:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685a      	ldr	r2, [r3, #4]
 800860a:	2380      	movs	r3, #128	@ 0x80
 800860c:	035b      	lsls	r3, r3, #13
 800860e:	4013      	ands	r3, r2
 8008610:	d003      	beq.n	800861a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8008612:	693a      	ldr	r2, [r7, #16]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4313      	orrs	r3, r2
 8008618:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800861a:	4b2a      	ldr	r3, [pc, #168]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8008620:	4b28      	ldr	r3, [pc, #160]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	43da      	mvns	r2, r3
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	4013      	ands	r3, r2
 800862e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	685a      	ldr	r2, [r3, #4]
 8008634:	2380      	movs	r3, #128	@ 0x80
 8008636:	039b      	lsls	r3, r3, #14
 8008638:	4013      	ands	r3, r2
 800863a:	d003      	beq.n	8008644 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	4313      	orrs	r3, r2
 8008642:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008644:	4b1f      	ldr	r3, [pc, #124]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800864a:	4a1e      	ldr	r2, [pc, #120]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 800864c:	2384      	movs	r3, #132	@ 0x84
 800864e:	58d3      	ldr	r3, [r2, r3]
 8008650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	43da      	mvns	r2, r3
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	4013      	ands	r3, r2
 800865a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	685a      	ldr	r2, [r3, #4]
 8008660:	2380      	movs	r3, #128	@ 0x80
 8008662:	029b      	lsls	r3, r3, #10
 8008664:	4013      	ands	r3, r2
 8008666:	d003      	beq.n	8008670 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8008668:	693a      	ldr	r2, [r7, #16]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	4313      	orrs	r3, r2
 800866e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008670:	4914      	ldr	r1, [pc, #80]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 8008672:	2284      	movs	r2, #132	@ 0x84
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8008678:	4a12      	ldr	r2, [pc, #72]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 800867a:	2380      	movs	r3, #128	@ 0x80
 800867c:	58d3      	ldr	r3, [r2, r3]
 800867e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	43da      	mvns	r2, r3
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	4013      	ands	r3, r2
 8008688:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	685a      	ldr	r2, [r3, #4]
 800868e:	2380      	movs	r3, #128	@ 0x80
 8008690:	025b      	lsls	r3, r3, #9
 8008692:	4013      	ands	r3, r2
 8008694:	d003      	beq.n	800869e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8008696:	693a      	ldr	r2, [r7, #16]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	4313      	orrs	r3, r2
 800869c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800869e:	4909      	ldr	r1, [pc, #36]	@ (80086c4 <HAL_GPIO_Init+0x2b8>)
 80086a0:	2280      	movs	r2, #128	@ 0x80
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	3301      	adds	r3, #1
 80086aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	40da      	lsrs	r2, r3
 80086b4:	1e13      	subs	r3, r2, #0
 80086b6:	d000      	beq.n	80086ba <HAL_GPIO_Init+0x2ae>
 80086b8:	e6b0      	b.n	800841c <HAL_GPIO_Init+0x10>
  }
}
 80086ba:	46c0      	nop			@ (mov r8, r8)
 80086bc:	46c0      	nop			@ (mov r8, r8)
 80086be:	46bd      	mov	sp, r7
 80086c0:	b006      	add	sp, #24
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	40021800 	.word	0x40021800
 80086c8:	50000400 	.word	0x50000400
 80086cc:	50000800 	.word	0x50000800
 80086d0:	50000c00 	.word	0x50000c00

080086d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	000a      	movs	r2, r1
 80086de:	1cbb      	adds	r3, r7, #2
 80086e0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	1cba      	adds	r2, r7, #2
 80086e8:	8812      	ldrh	r2, [r2, #0]
 80086ea:	4013      	ands	r3, r2
 80086ec:	d004      	beq.n	80086f8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80086ee:	230f      	movs	r3, #15
 80086f0:	18fb      	adds	r3, r7, r3
 80086f2:	2201      	movs	r2, #1
 80086f4:	701a      	strb	r2, [r3, #0]
 80086f6:	e003      	b.n	8008700 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80086f8:	230f      	movs	r3, #15
 80086fa:	18fb      	adds	r3, r7, r3
 80086fc:	2200      	movs	r2, #0
 80086fe:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8008700:	230f      	movs	r3, #15
 8008702:	18fb      	adds	r3, r7, r3
 8008704:	781b      	ldrb	r3, [r3, #0]
}
 8008706:	0018      	movs	r0, r3
 8008708:	46bd      	mov	sp, r7
 800870a:	b004      	add	sp, #16
 800870c:	bd80      	pop	{r7, pc}

0800870e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b082      	sub	sp, #8
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	0008      	movs	r0, r1
 8008718:	0011      	movs	r1, r2
 800871a:	1cbb      	adds	r3, r7, #2
 800871c:	1c02      	adds	r2, r0, #0
 800871e:	801a      	strh	r2, [r3, #0]
 8008720:	1c7b      	adds	r3, r7, #1
 8008722:	1c0a      	adds	r2, r1, #0
 8008724:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008726:	1c7b      	adds	r3, r7, #1
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d004      	beq.n	8008738 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800872e:	1cbb      	adds	r3, r7, #2
 8008730:	881a      	ldrh	r2, [r3, #0]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008736:	e003      	b.n	8008740 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008738:	1cbb      	adds	r3, r7, #2
 800873a:	881a      	ldrh	r2, [r3, #0]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008740:	46c0      	nop			@ (mov r8, r8)
 8008742:	46bd      	mov	sp, r7
 8008744:	b002      	add	sp, #8
 8008746:	bd80      	pop	{r7, pc}

08008748 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	000a      	movs	r2, r1
 8008752:	1cbb      	adds	r3, r7, #2
 8008754:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	695b      	ldr	r3, [r3, #20]
 800875a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800875c:	1cbb      	adds	r3, r7, #2
 800875e:	881b      	ldrh	r3, [r3, #0]
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	4013      	ands	r3, r2
 8008764:	041a      	lsls	r2, r3, #16
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	43db      	mvns	r3, r3
 800876a:	1cb9      	adds	r1, r7, #2
 800876c:	8809      	ldrh	r1, [r1, #0]
 800876e:	400b      	ands	r3, r1
 8008770:	431a      	orrs	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	619a      	str	r2, [r3, #24]
}
 8008776:	46c0      	nop			@ (mov r8, r8)
 8008778:	46bd      	mov	sp, r7
 800877a:	b004      	add	sp, #16
 800877c:	bd80      	pop	{r7, pc}
	...

08008780 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e08f      	b.n	80088b2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2241      	movs	r2, #65	@ 0x41
 8008796:	5c9b      	ldrb	r3, [r3, r2]
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b00      	cmp	r3, #0
 800879c:	d107      	bne.n	80087ae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2240      	movs	r2, #64	@ 0x40
 80087a2:	2100      	movs	r1, #0
 80087a4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	0018      	movs	r0, r3
 80087aa:	f7fd fb87 	bl	8005ebc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2241      	movs	r2, #65	@ 0x41
 80087b2:	2124      	movs	r1, #36	@ 0x24
 80087b4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2101      	movs	r1, #1
 80087c2:	438a      	bics	r2, r1
 80087c4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	685a      	ldr	r2, [r3, #4]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	493b      	ldr	r1, [pc, #236]	@ (80088bc <HAL_I2C_Init+0x13c>)
 80087d0:	400a      	ands	r2, r1
 80087d2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	689a      	ldr	r2, [r3, #8]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4938      	ldr	r1, [pc, #224]	@ (80088c0 <HAL_I2C_Init+0x140>)
 80087e0:	400a      	ands	r2, r1
 80087e2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d108      	bne.n	80087fe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	689a      	ldr	r2, [r3, #8]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2180      	movs	r1, #128	@ 0x80
 80087f6:	0209      	lsls	r1, r1, #8
 80087f8:	430a      	orrs	r2, r1
 80087fa:	609a      	str	r2, [r3, #8]
 80087fc:	e007      	b.n	800880e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	689a      	ldr	r2, [r3, #8]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2184      	movs	r1, #132	@ 0x84
 8008808:	0209      	lsls	r1, r1, #8
 800880a:	430a      	orrs	r2, r1
 800880c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	2b02      	cmp	r3, #2
 8008814:	d109      	bne.n	800882a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	685a      	ldr	r2, [r3, #4]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2180      	movs	r1, #128	@ 0x80
 8008822:	0109      	lsls	r1, r1, #4
 8008824:	430a      	orrs	r2, r1
 8008826:	605a      	str	r2, [r3, #4]
 8008828:	e007      	b.n	800883a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	685a      	ldr	r2, [r3, #4]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4923      	ldr	r1, [pc, #140]	@ (80088c4 <HAL_I2C_Init+0x144>)
 8008836:	400a      	ands	r2, r1
 8008838:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	685a      	ldr	r2, [r3, #4]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4920      	ldr	r1, [pc, #128]	@ (80088c8 <HAL_I2C_Init+0x148>)
 8008846:	430a      	orrs	r2, r1
 8008848:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68da      	ldr	r2, [r3, #12]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	491a      	ldr	r1, [pc, #104]	@ (80088c0 <HAL_I2C_Init+0x140>)
 8008856:	400a      	ands	r2, r1
 8008858:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	691a      	ldr	r2, [r3, #16]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	695b      	ldr	r3, [r3, #20]
 8008862:	431a      	orrs	r2, r3
 8008864:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	699b      	ldr	r3, [r3, #24]
 800886a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	430a      	orrs	r2, r1
 8008872:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	69d9      	ldr	r1, [r3, #28]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a1a      	ldr	r2, [r3, #32]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	430a      	orrs	r2, r1
 8008882:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2101      	movs	r1, #1
 8008890:	430a      	orrs	r2, r1
 8008892:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2241      	movs	r2, #65	@ 0x41
 800889e:	2120      	movs	r1, #32
 80088a0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2242      	movs	r2, #66	@ 0x42
 80088ac:	2100      	movs	r1, #0
 80088ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	0018      	movs	r0, r3
 80088b4:	46bd      	mov	sp, r7
 80088b6:	b002      	add	sp, #8
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	46c0      	nop			@ (mov r8, r8)
 80088bc:	f0ffffff 	.word	0xf0ffffff
 80088c0:	ffff7fff 	.word	0xffff7fff
 80088c4:	fffff7ff 	.word	0xfffff7ff
 80088c8:	02008000 	.word	0x02008000

080088cc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80088cc:	b590      	push	{r4, r7, lr}
 80088ce:	b089      	sub	sp, #36	@ 0x24
 80088d0:	af02      	add	r7, sp, #8
 80088d2:	60f8      	str	r0, [r7, #12]
 80088d4:	0008      	movs	r0, r1
 80088d6:	607a      	str	r2, [r7, #4]
 80088d8:	0019      	movs	r1, r3
 80088da:	230a      	movs	r3, #10
 80088dc:	18fb      	adds	r3, r7, r3
 80088de:	1c02      	adds	r2, r0, #0
 80088e0:	801a      	strh	r2, [r3, #0]
 80088e2:	2308      	movs	r3, #8
 80088e4:	18fb      	adds	r3, r7, r3
 80088e6:	1c0a      	adds	r2, r1, #0
 80088e8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2241      	movs	r2, #65	@ 0x41
 80088ee:	5c9b      	ldrb	r3, [r3, r2]
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	2b20      	cmp	r3, #32
 80088f4:	d000      	beq.n	80088f8 <HAL_I2C_Master_Transmit+0x2c>
 80088f6:	e10a      	b.n	8008b0e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2240      	movs	r2, #64	@ 0x40
 80088fc:	5c9b      	ldrb	r3, [r3, r2]
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d101      	bne.n	8008906 <HAL_I2C_Master_Transmit+0x3a>
 8008902:	2302      	movs	r3, #2
 8008904:	e104      	b.n	8008b10 <HAL_I2C_Master_Transmit+0x244>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2240      	movs	r2, #64	@ 0x40
 800890a:	2101      	movs	r1, #1
 800890c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800890e:	f7ff f863 	bl	80079d8 <HAL_GetTick>
 8008912:	0003      	movs	r3, r0
 8008914:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008916:	2380      	movs	r3, #128	@ 0x80
 8008918:	0219      	lsls	r1, r3, #8
 800891a:	68f8      	ldr	r0, [r7, #12]
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	9300      	str	r3, [sp, #0]
 8008920:	2319      	movs	r3, #25
 8008922:	2201      	movs	r2, #1
 8008924:	f000 fe4a 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8008928:	1e03      	subs	r3, r0, #0
 800892a:	d001      	beq.n	8008930 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	e0ef      	b.n	8008b10 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2241      	movs	r2, #65	@ 0x41
 8008934:	2121      	movs	r1, #33	@ 0x21
 8008936:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2242      	movs	r2, #66	@ 0x42
 800893c:	2110      	movs	r1, #16
 800893e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2200      	movs	r2, #0
 8008944:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2208      	movs	r2, #8
 8008950:	18ba      	adds	r2, r7, r2
 8008952:	8812      	ldrh	r2, [r2, #0]
 8008954:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2200      	movs	r2, #0
 800895a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008960:	b29b      	uxth	r3, r3
 8008962:	2bff      	cmp	r3, #255	@ 0xff
 8008964:	d906      	bls.n	8008974 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	22ff      	movs	r2, #255	@ 0xff
 800896a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800896c:	2380      	movs	r3, #128	@ 0x80
 800896e:	045b      	lsls	r3, r3, #17
 8008970:	617b      	str	r3, [r7, #20]
 8008972:	e007      	b.n	8008984 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008978:	b29a      	uxth	r2, r3
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800897e:	2380      	movs	r3, #128	@ 0x80
 8008980:	049b      	lsls	r3, r3, #18
 8008982:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008988:	2b00      	cmp	r3, #0
 800898a:	d027      	beq.n	80089dc <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008990:	781a      	ldrb	r2, [r3, #0]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800899c:	1c5a      	adds	r2, r3, #1
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	3b01      	subs	r3, #1
 80089aa:	b29a      	uxth	r2, r3
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089b4:	3b01      	subs	r3, #1
 80089b6:	b29a      	uxth	r2, r3
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	3301      	adds	r3, #1
 80089c4:	b2da      	uxtb	r2, r3
 80089c6:	697c      	ldr	r4, [r7, #20]
 80089c8:	230a      	movs	r3, #10
 80089ca:	18fb      	adds	r3, r7, r3
 80089cc:	8819      	ldrh	r1, [r3, #0]
 80089ce:	68f8      	ldr	r0, [r7, #12]
 80089d0:	4b51      	ldr	r3, [pc, #324]	@ (8008b18 <HAL_I2C_Master_Transmit+0x24c>)
 80089d2:	9300      	str	r3, [sp, #0]
 80089d4:	0023      	movs	r3, r4
 80089d6:	f001 f869 	bl	8009aac <I2C_TransferConfig>
 80089da:	e06f      	b.n	8008abc <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089e0:	b2da      	uxtb	r2, r3
 80089e2:	697c      	ldr	r4, [r7, #20]
 80089e4:	230a      	movs	r3, #10
 80089e6:	18fb      	adds	r3, r7, r3
 80089e8:	8819      	ldrh	r1, [r3, #0]
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	4b4a      	ldr	r3, [pc, #296]	@ (8008b18 <HAL_I2C_Master_Transmit+0x24c>)
 80089ee:	9300      	str	r3, [sp, #0]
 80089f0:	0023      	movs	r3, r4
 80089f2:	f001 f85b 	bl	8009aac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80089f6:	e061      	b.n	8008abc <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80089f8:	693a      	ldr	r2, [r7, #16]
 80089fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	0018      	movs	r0, r3
 8008a00:	f000 fe34 	bl	800966c <I2C_WaitOnTXISFlagUntilTimeout>
 8008a04:	1e03      	subs	r3, r0, #0
 8008a06:	d001      	beq.n	8008a0c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	e081      	b.n	8008b10 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a10:	781a      	ldrb	r2, [r3, #0]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1c:	1c5a      	adds	r2, r3, #1
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	3b01      	subs	r3, #1
 8008a2a:	b29a      	uxth	r2, r3
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a34:	3b01      	subs	r3, #1
 8008a36:	b29a      	uxth	r2, r3
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d03a      	beq.n	8008abc <HAL_I2C_Master_Transmit+0x1f0>
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d136      	bne.n	8008abc <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	9300      	str	r3, [sp, #0]
 8008a56:	0013      	movs	r3, r2
 8008a58:	2200      	movs	r2, #0
 8008a5a:	2180      	movs	r1, #128	@ 0x80
 8008a5c:	f000 fdae 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8008a60:	1e03      	subs	r3, r0, #0
 8008a62:	d001      	beq.n	8008a68 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	e053      	b.n	8008b10 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	2bff      	cmp	r3, #255	@ 0xff
 8008a70:	d911      	bls.n	8008a96 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	22ff      	movs	r2, #255	@ 0xff
 8008a76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a7c:	b2da      	uxtb	r2, r3
 8008a7e:	2380      	movs	r3, #128	@ 0x80
 8008a80:	045c      	lsls	r4, r3, #17
 8008a82:	230a      	movs	r3, #10
 8008a84:	18fb      	adds	r3, r7, r3
 8008a86:	8819      	ldrh	r1, [r3, #0]
 8008a88:	68f8      	ldr	r0, [r7, #12]
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	9300      	str	r3, [sp, #0]
 8008a8e:	0023      	movs	r3, r4
 8008a90:	f001 f80c 	bl	8009aac <I2C_TransferConfig>
 8008a94:	e012      	b.n	8008abc <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a9a:	b29a      	uxth	r2, r3
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008aa4:	b2da      	uxtb	r2, r3
 8008aa6:	2380      	movs	r3, #128	@ 0x80
 8008aa8:	049c      	lsls	r4, r3, #18
 8008aaa:	230a      	movs	r3, #10
 8008aac:	18fb      	adds	r3, r7, r3
 8008aae:	8819      	ldrh	r1, [r3, #0]
 8008ab0:	68f8      	ldr	r0, [r7, #12]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	0023      	movs	r3, r4
 8008ab8:	f000 fff8 	bl	8009aac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d198      	bne.n	80089f8 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ac6:	693a      	ldr	r2, [r7, #16]
 8008ac8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	0018      	movs	r0, r3
 8008ace:	f000 fe13 	bl	80096f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008ad2:	1e03      	subs	r3, r0, #0
 8008ad4:	d001      	beq.n	8008ada <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e01a      	b.n	8008b10 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	2220      	movs	r2, #32
 8008ae0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	490b      	ldr	r1, [pc, #44]	@ (8008b1c <HAL_I2C_Master_Transmit+0x250>)
 8008aee:	400a      	ands	r2, r1
 8008af0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2241      	movs	r2, #65	@ 0x41
 8008af6:	2120      	movs	r1, #32
 8008af8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2242      	movs	r2, #66	@ 0x42
 8008afe:	2100      	movs	r1, #0
 8008b00:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2240      	movs	r2, #64	@ 0x40
 8008b06:	2100      	movs	r1, #0
 8008b08:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	e000      	b.n	8008b10 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8008b0e:	2302      	movs	r3, #2
  }
}
 8008b10:	0018      	movs	r0, r3
 8008b12:	46bd      	mov	sp, r7
 8008b14:	b007      	add	sp, #28
 8008b16:	bd90      	pop	{r4, r7, pc}
 8008b18:	80002000 	.word	0x80002000
 8008b1c:	fe00e800 	.word	0xfe00e800

08008b20 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008b20:	b590      	push	{r4, r7, lr}
 8008b22:	b089      	sub	sp, #36	@ 0x24
 8008b24:	af02      	add	r7, sp, #8
 8008b26:	60f8      	str	r0, [r7, #12]
 8008b28:	0008      	movs	r0, r1
 8008b2a:	607a      	str	r2, [r7, #4]
 8008b2c:	0019      	movs	r1, r3
 8008b2e:	230a      	movs	r3, #10
 8008b30:	18fb      	adds	r3, r7, r3
 8008b32:	1c02      	adds	r2, r0, #0
 8008b34:	801a      	strh	r2, [r3, #0]
 8008b36:	2308      	movs	r3, #8
 8008b38:	18fb      	adds	r3, r7, r3
 8008b3a:	1c0a      	adds	r2, r1, #0
 8008b3c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2241      	movs	r2, #65	@ 0x41
 8008b42:	5c9b      	ldrb	r3, [r3, r2]
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	2b20      	cmp	r3, #32
 8008b48:	d000      	beq.n	8008b4c <HAL_I2C_Master_Receive+0x2c>
 8008b4a:	e0e8      	b.n	8008d1e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2240      	movs	r2, #64	@ 0x40
 8008b50:	5c9b      	ldrb	r3, [r3, r2]
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d101      	bne.n	8008b5a <HAL_I2C_Master_Receive+0x3a>
 8008b56:	2302      	movs	r3, #2
 8008b58:	e0e2      	b.n	8008d20 <HAL_I2C_Master_Receive+0x200>
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2240      	movs	r2, #64	@ 0x40
 8008b5e:	2101      	movs	r1, #1
 8008b60:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008b62:	f7fe ff39 	bl	80079d8 <HAL_GetTick>
 8008b66:	0003      	movs	r3, r0
 8008b68:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008b6a:	2380      	movs	r3, #128	@ 0x80
 8008b6c:	0219      	lsls	r1, r3, #8
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	9300      	str	r3, [sp, #0]
 8008b74:	2319      	movs	r3, #25
 8008b76:	2201      	movs	r2, #1
 8008b78:	f000 fd20 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8008b7c:	1e03      	subs	r3, r0, #0
 8008b7e:	d001      	beq.n	8008b84 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	e0cd      	b.n	8008d20 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2241      	movs	r2, #65	@ 0x41
 8008b88:	2122      	movs	r1, #34	@ 0x22
 8008b8a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2242      	movs	r2, #66	@ 0x42
 8008b90:	2110      	movs	r1, #16
 8008b92:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2200      	movs	r2, #0
 8008b98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2208      	movs	r2, #8
 8008ba4:	18ba      	adds	r2, r7, r2
 8008ba6:	8812      	ldrh	r2, [r2, #0]
 8008ba8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2200      	movs	r2, #0
 8008bae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	2bff      	cmp	r3, #255	@ 0xff
 8008bb8:	d911      	bls.n	8008bde <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	22ff      	movs	r2, #255	@ 0xff
 8008bbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	2380      	movs	r3, #128	@ 0x80
 8008bc8:	045c      	lsls	r4, r3, #17
 8008bca:	230a      	movs	r3, #10
 8008bcc:	18fb      	adds	r3, r7, r3
 8008bce:	8819      	ldrh	r1, [r3, #0]
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	4b55      	ldr	r3, [pc, #340]	@ (8008d28 <HAL_I2C_Master_Receive+0x208>)
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	0023      	movs	r3, r4
 8008bd8:	f000 ff68 	bl	8009aac <I2C_TransferConfig>
 8008bdc:	e076      	b.n	8008ccc <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008be2:	b29a      	uxth	r2, r3
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bec:	b2da      	uxtb	r2, r3
 8008bee:	2380      	movs	r3, #128	@ 0x80
 8008bf0:	049c      	lsls	r4, r3, #18
 8008bf2:	230a      	movs	r3, #10
 8008bf4:	18fb      	adds	r3, r7, r3
 8008bf6:	8819      	ldrh	r1, [r3, #0]
 8008bf8:	68f8      	ldr	r0, [r7, #12]
 8008bfa:	4b4b      	ldr	r3, [pc, #300]	@ (8008d28 <HAL_I2C_Master_Receive+0x208>)
 8008bfc:	9300      	str	r3, [sp, #0]
 8008bfe:	0023      	movs	r3, r4
 8008c00:	f000 ff54 	bl	8009aac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008c04:	e062      	b.n	8008ccc <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c06:	697a      	ldr	r2, [r7, #20]
 8008c08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	0018      	movs	r0, r3
 8008c0e:	f000 fdb7 	bl	8009780 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008c12:	1e03      	subs	r3, r0, #0
 8008c14:	d001      	beq.n	8008c1a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	e082      	b.n	8008d20 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c24:	b2d2      	uxtb	r2, r2
 8008c26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2c:	1c5a      	adds	r2, r3, #1
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c36:	3b01      	subs	r3, #1
 8008c38:	b29a      	uxth	r2, r3
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	3b01      	subs	r3, #1
 8008c46:	b29a      	uxth	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d03a      	beq.n	8008ccc <HAL_I2C_Master_Receive+0x1ac>
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d136      	bne.n	8008ccc <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008c5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c60:	68f8      	ldr	r0, [r7, #12]
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	0013      	movs	r3, r2
 8008c68:	2200      	movs	r2, #0
 8008c6a:	2180      	movs	r1, #128	@ 0x80
 8008c6c:	f000 fca6 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8008c70:	1e03      	subs	r3, r0, #0
 8008c72:	d001      	beq.n	8008c78 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8008c74:	2301      	movs	r3, #1
 8008c76:	e053      	b.n	8008d20 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	2bff      	cmp	r3, #255	@ 0xff
 8008c80:	d911      	bls.n	8008ca6 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	22ff      	movs	r2, #255	@ 0xff
 8008c86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c8c:	b2da      	uxtb	r2, r3
 8008c8e:	2380      	movs	r3, #128	@ 0x80
 8008c90:	045c      	lsls	r4, r3, #17
 8008c92:	230a      	movs	r3, #10
 8008c94:	18fb      	adds	r3, r7, r3
 8008c96:	8819      	ldrh	r1, [r3, #0]
 8008c98:	68f8      	ldr	r0, [r7, #12]
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	0023      	movs	r3, r4
 8008ca0:	f000 ff04 	bl	8009aac <I2C_TransferConfig>
 8008ca4:	e012      	b.n	8008ccc <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008caa:	b29a      	uxth	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	2380      	movs	r3, #128	@ 0x80
 8008cb8:	049c      	lsls	r4, r3, #18
 8008cba:	230a      	movs	r3, #10
 8008cbc:	18fb      	adds	r3, r7, r3
 8008cbe:	8819      	ldrh	r1, [r3, #0]
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	0023      	movs	r3, r4
 8008cc8:	f000 fef0 	bl	8009aac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d197      	bne.n	8008c06 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	0018      	movs	r0, r3
 8008cde:	f000 fd0b 	bl	80096f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008ce2:	1e03      	subs	r3, r0, #0
 8008ce4:	d001      	beq.n	8008cea <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e01a      	b.n	8008d20 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2220      	movs	r2, #32
 8008cf0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	685a      	ldr	r2, [r3, #4]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	490b      	ldr	r1, [pc, #44]	@ (8008d2c <HAL_I2C_Master_Receive+0x20c>)
 8008cfe:	400a      	ands	r2, r1
 8008d00:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2241      	movs	r2, #65	@ 0x41
 8008d06:	2120      	movs	r1, #32
 8008d08:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2242      	movs	r2, #66	@ 0x42
 8008d0e:	2100      	movs	r1, #0
 8008d10:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2240      	movs	r2, #64	@ 0x40
 8008d16:	2100      	movs	r1, #0
 8008d18:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	e000      	b.n	8008d20 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8008d1e:	2302      	movs	r3, #2
  }
}
 8008d20:	0018      	movs	r0, r3
 8008d22:	46bd      	mov	sp, r7
 8008d24:	b007      	add	sp, #28
 8008d26:	bd90      	pop	{r4, r7, pc}
 8008d28:	80002400 	.word	0x80002400
 8008d2c:	fe00e800 	.word	0xfe00e800

08008d30 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d30:	b590      	push	{r4, r7, lr}
 8008d32:	b089      	sub	sp, #36	@ 0x24
 8008d34:	af02      	add	r7, sp, #8
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	000c      	movs	r4, r1
 8008d3a:	0010      	movs	r0, r2
 8008d3c:	0019      	movs	r1, r3
 8008d3e:	230a      	movs	r3, #10
 8008d40:	18fb      	adds	r3, r7, r3
 8008d42:	1c22      	adds	r2, r4, #0
 8008d44:	801a      	strh	r2, [r3, #0]
 8008d46:	2308      	movs	r3, #8
 8008d48:	18fb      	adds	r3, r7, r3
 8008d4a:	1c02      	adds	r2, r0, #0
 8008d4c:	801a      	strh	r2, [r3, #0]
 8008d4e:	1dbb      	adds	r3, r7, #6
 8008d50:	1c0a      	adds	r2, r1, #0
 8008d52:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2241      	movs	r2, #65	@ 0x41
 8008d58:	5c9b      	ldrb	r3, [r3, r2]
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b20      	cmp	r3, #32
 8008d5e:	d000      	beq.n	8008d62 <HAL_I2C_Mem_Write+0x32>
 8008d60:	e10c      	b.n	8008f7c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d004      	beq.n	8008d72 <HAL_I2C_Mem_Write+0x42>
 8008d68:	232c      	movs	r3, #44	@ 0x2c
 8008d6a:	18fb      	adds	r3, r7, r3
 8008d6c:	881b      	ldrh	r3, [r3, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d105      	bne.n	8008d7e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2280      	movs	r2, #128	@ 0x80
 8008d76:	0092      	lsls	r2, r2, #2
 8008d78:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e0ff      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2240      	movs	r2, #64	@ 0x40
 8008d82:	5c9b      	ldrb	r3, [r3, r2]
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d101      	bne.n	8008d8c <HAL_I2C_Mem_Write+0x5c>
 8008d88:	2302      	movs	r3, #2
 8008d8a:	e0f8      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2240      	movs	r2, #64	@ 0x40
 8008d90:	2101      	movs	r1, #1
 8008d92:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008d94:	f7fe fe20 	bl	80079d8 <HAL_GetTick>
 8008d98:	0003      	movs	r3, r0
 8008d9a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008d9c:	2380      	movs	r3, #128	@ 0x80
 8008d9e:	0219      	lsls	r1, r3, #8
 8008da0:	68f8      	ldr	r0, [r7, #12]
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	9300      	str	r3, [sp, #0]
 8008da6:	2319      	movs	r3, #25
 8008da8:	2201      	movs	r2, #1
 8008daa:	f000 fc07 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8008dae:	1e03      	subs	r3, r0, #0
 8008db0:	d001      	beq.n	8008db6 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e0e3      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2241      	movs	r2, #65	@ 0x41
 8008dba:	2121      	movs	r1, #33	@ 0x21
 8008dbc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2242      	movs	r2, #66	@ 0x42
 8008dc2:	2140      	movs	r1, #64	@ 0x40
 8008dc4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	222c      	movs	r2, #44	@ 0x2c
 8008dd6:	18ba      	adds	r2, r7, r2
 8008dd8:	8812      	ldrh	r2, [r2, #0]
 8008dda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2200      	movs	r2, #0
 8008de0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008de2:	1dbb      	adds	r3, r7, #6
 8008de4:	881c      	ldrh	r4, [r3, #0]
 8008de6:	2308      	movs	r3, #8
 8008de8:	18fb      	adds	r3, r7, r3
 8008dea:	881a      	ldrh	r2, [r3, #0]
 8008dec:	230a      	movs	r3, #10
 8008dee:	18fb      	adds	r3, r7, r3
 8008df0:	8819      	ldrh	r1, [r3, #0]
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	9301      	str	r3, [sp, #4]
 8008df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfa:	9300      	str	r3, [sp, #0]
 8008dfc:	0023      	movs	r3, r4
 8008dfe:	f000 faf5 	bl	80093ec <I2C_RequestMemoryWrite>
 8008e02:	1e03      	subs	r3, r0, #0
 8008e04:	d005      	beq.n	8008e12 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2240      	movs	r2, #64	@ 0x40
 8008e0a:	2100      	movs	r1, #0
 8008e0c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e0b5      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	2bff      	cmp	r3, #255	@ 0xff
 8008e1a:	d911      	bls.n	8008e40 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	22ff      	movs	r2, #255	@ 0xff
 8008e20:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e26:	b2da      	uxtb	r2, r3
 8008e28:	2380      	movs	r3, #128	@ 0x80
 8008e2a:	045c      	lsls	r4, r3, #17
 8008e2c:	230a      	movs	r3, #10
 8008e2e:	18fb      	adds	r3, r7, r3
 8008e30:	8819      	ldrh	r1, [r3, #0]
 8008e32:	68f8      	ldr	r0, [r7, #12]
 8008e34:	2300      	movs	r3, #0
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	0023      	movs	r3, r4
 8008e3a:	f000 fe37 	bl	8009aac <I2C_TransferConfig>
 8008e3e:	e012      	b.n	8008e66 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e44:	b29a      	uxth	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e4e:	b2da      	uxtb	r2, r3
 8008e50:	2380      	movs	r3, #128	@ 0x80
 8008e52:	049c      	lsls	r4, r3, #18
 8008e54:	230a      	movs	r3, #10
 8008e56:	18fb      	adds	r3, r7, r3
 8008e58:	8819      	ldrh	r1, [r3, #0]
 8008e5a:	68f8      	ldr	r0, [r7, #12]
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	9300      	str	r3, [sp, #0]
 8008e60:	0023      	movs	r3, r4
 8008e62:	f000 fe23 	bl	8009aac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e66:	697a      	ldr	r2, [r7, #20]
 8008e68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	0018      	movs	r0, r3
 8008e6e:	f000 fbfd 	bl	800966c <I2C_WaitOnTXISFlagUntilTimeout>
 8008e72:	1e03      	subs	r3, r0, #0
 8008e74:	d001      	beq.n	8008e7a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e081      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7e:	781a      	ldrb	r2, [r3, #0]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e8a:	1c5a      	adds	r2, r3, #1
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	3b01      	subs	r3, #1
 8008e98:	b29a      	uxth	r2, r3
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	b29a      	uxth	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d03a      	beq.n	8008f2a <HAL_I2C_Mem_Write+0x1fa>
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d136      	bne.n	8008f2a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ebc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	9300      	str	r3, [sp, #0]
 8008ec4:	0013      	movs	r3, r2
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	2180      	movs	r1, #128	@ 0x80
 8008eca:	f000 fb77 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8008ece:	1e03      	subs	r3, r0, #0
 8008ed0:	d001      	beq.n	8008ed6 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e053      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	2bff      	cmp	r3, #255	@ 0xff
 8008ede:	d911      	bls.n	8008f04 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	22ff      	movs	r2, #255	@ 0xff
 8008ee4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008eea:	b2da      	uxtb	r2, r3
 8008eec:	2380      	movs	r3, #128	@ 0x80
 8008eee:	045c      	lsls	r4, r3, #17
 8008ef0:	230a      	movs	r3, #10
 8008ef2:	18fb      	adds	r3, r7, r3
 8008ef4:	8819      	ldrh	r1, [r3, #0]
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	2300      	movs	r3, #0
 8008efa:	9300      	str	r3, [sp, #0]
 8008efc:	0023      	movs	r3, r4
 8008efe:	f000 fdd5 	bl	8009aac <I2C_TransferConfig>
 8008f02:	e012      	b.n	8008f2a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f12:	b2da      	uxtb	r2, r3
 8008f14:	2380      	movs	r3, #128	@ 0x80
 8008f16:	049c      	lsls	r4, r3, #18
 8008f18:	230a      	movs	r3, #10
 8008f1a:	18fb      	adds	r3, r7, r3
 8008f1c:	8819      	ldrh	r1, [r3, #0]
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	2300      	movs	r3, #0
 8008f22:	9300      	str	r3, [sp, #0]
 8008f24:	0023      	movs	r3, r4
 8008f26:	f000 fdc1 	bl	8009aac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d198      	bne.n	8008e66 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	0018      	movs	r0, r3
 8008f3c:	f000 fbdc 	bl	80096f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f40:	1e03      	subs	r3, r0, #0
 8008f42:	d001      	beq.n	8008f48 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e01a      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2220      	movs	r2, #32
 8008f4e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	685a      	ldr	r2, [r3, #4]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	490b      	ldr	r1, [pc, #44]	@ (8008f88 <HAL_I2C_Mem_Write+0x258>)
 8008f5c:	400a      	ands	r2, r1
 8008f5e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2241      	movs	r2, #65	@ 0x41
 8008f64:	2120      	movs	r1, #32
 8008f66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2242      	movs	r2, #66	@ 0x42
 8008f6c:	2100      	movs	r1, #0
 8008f6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2240      	movs	r2, #64	@ 0x40
 8008f74:	2100      	movs	r1, #0
 8008f76:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	e000      	b.n	8008f7e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8008f7c:	2302      	movs	r3, #2
  }
}
 8008f7e:	0018      	movs	r0, r3
 8008f80:	46bd      	mov	sp, r7
 8008f82:	b007      	add	sp, #28
 8008f84:	bd90      	pop	{r4, r7, pc}
 8008f86:	46c0      	nop			@ (mov r8, r8)
 8008f88:	fe00e800 	.word	0xfe00e800

08008f8c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f8c:	b590      	push	{r4, r7, lr}
 8008f8e:	b089      	sub	sp, #36	@ 0x24
 8008f90:	af02      	add	r7, sp, #8
 8008f92:	60f8      	str	r0, [r7, #12]
 8008f94:	000c      	movs	r4, r1
 8008f96:	0010      	movs	r0, r2
 8008f98:	0019      	movs	r1, r3
 8008f9a:	230a      	movs	r3, #10
 8008f9c:	18fb      	adds	r3, r7, r3
 8008f9e:	1c22      	adds	r2, r4, #0
 8008fa0:	801a      	strh	r2, [r3, #0]
 8008fa2:	2308      	movs	r3, #8
 8008fa4:	18fb      	adds	r3, r7, r3
 8008fa6:	1c02      	adds	r2, r0, #0
 8008fa8:	801a      	strh	r2, [r3, #0]
 8008faa:	1dbb      	adds	r3, r7, #6
 8008fac:	1c0a      	adds	r2, r1, #0
 8008fae:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2241      	movs	r2, #65	@ 0x41
 8008fb4:	5c9b      	ldrb	r3, [r3, r2]
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	2b20      	cmp	r3, #32
 8008fba:	d000      	beq.n	8008fbe <HAL_I2C_Mem_Read+0x32>
 8008fbc:	e110      	b.n	80091e0 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d004      	beq.n	8008fce <HAL_I2C_Mem_Read+0x42>
 8008fc4:	232c      	movs	r3, #44	@ 0x2c
 8008fc6:	18fb      	adds	r3, r7, r3
 8008fc8:	881b      	ldrh	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d105      	bne.n	8008fda <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2280      	movs	r2, #128	@ 0x80
 8008fd2:	0092      	lsls	r2, r2, #2
 8008fd4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e103      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2240      	movs	r2, #64	@ 0x40
 8008fde:	5c9b      	ldrb	r3, [r3, r2]
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	d101      	bne.n	8008fe8 <HAL_I2C_Mem_Read+0x5c>
 8008fe4:	2302      	movs	r3, #2
 8008fe6:	e0fc      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2240      	movs	r2, #64	@ 0x40
 8008fec:	2101      	movs	r1, #1
 8008fee:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008ff0:	f7fe fcf2 	bl	80079d8 <HAL_GetTick>
 8008ff4:	0003      	movs	r3, r0
 8008ff6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008ff8:	2380      	movs	r3, #128	@ 0x80
 8008ffa:	0219      	lsls	r1, r3, #8
 8008ffc:	68f8      	ldr	r0, [r7, #12]
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	9300      	str	r3, [sp, #0]
 8009002:	2319      	movs	r3, #25
 8009004:	2201      	movs	r2, #1
 8009006:	f000 fad9 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 800900a:	1e03      	subs	r3, r0, #0
 800900c:	d001      	beq.n	8009012 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e0e7      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2241      	movs	r2, #65	@ 0x41
 8009016:	2122      	movs	r1, #34	@ 0x22
 8009018:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2242      	movs	r2, #66	@ 0x42
 800901e:	2140      	movs	r1, #64	@ 0x40
 8009020:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2200      	movs	r2, #0
 8009026:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800902c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	222c      	movs	r2, #44	@ 0x2c
 8009032:	18ba      	adds	r2, r7, r2
 8009034:	8812      	ldrh	r2, [r2, #0]
 8009036:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2200      	movs	r2, #0
 800903c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800903e:	1dbb      	adds	r3, r7, #6
 8009040:	881c      	ldrh	r4, [r3, #0]
 8009042:	2308      	movs	r3, #8
 8009044:	18fb      	adds	r3, r7, r3
 8009046:	881a      	ldrh	r2, [r3, #0]
 8009048:	230a      	movs	r3, #10
 800904a:	18fb      	adds	r3, r7, r3
 800904c:	8819      	ldrh	r1, [r3, #0]
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	9301      	str	r3, [sp, #4]
 8009054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009056:	9300      	str	r3, [sp, #0]
 8009058:	0023      	movs	r3, r4
 800905a:	f000 fa2b 	bl	80094b4 <I2C_RequestMemoryRead>
 800905e:	1e03      	subs	r3, r0, #0
 8009060:	d005      	beq.n	800906e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2240      	movs	r2, #64	@ 0x40
 8009066:	2100      	movs	r1, #0
 8009068:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800906a:	2301      	movs	r3, #1
 800906c:	e0b9      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009072:	b29b      	uxth	r3, r3
 8009074:	2bff      	cmp	r3, #255	@ 0xff
 8009076:	d911      	bls.n	800909c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	22ff      	movs	r2, #255	@ 0xff
 800907c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009082:	b2da      	uxtb	r2, r3
 8009084:	2380      	movs	r3, #128	@ 0x80
 8009086:	045c      	lsls	r4, r3, #17
 8009088:	230a      	movs	r3, #10
 800908a:	18fb      	adds	r3, r7, r3
 800908c:	8819      	ldrh	r1, [r3, #0]
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	4b56      	ldr	r3, [pc, #344]	@ (80091ec <HAL_I2C_Mem_Read+0x260>)
 8009092:	9300      	str	r3, [sp, #0]
 8009094:	0023      	movs	r3, r4
 8009096:	f000 fd09 	bl	8009aac <I2C_TransferConfig>
 800909a:	e012      	b.n	80090c2 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090a0:	b29a      	uxth	r2, r3
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090aa:	b2da      	uxtb	r2, r3
 80090ac:	2380      	movs	r3, #128	@ 0x80
 80090ae:	049c      	lsls	r4, r3, #18
 80090b0:	230a      	movs	r3, #10
 80090b2:	18fb      	adds	r3, r7, r3
 80090b4:	8819      	ldrh	r1, [r3, #0]
 80090b6:	68f8      	ldr	r0, [r7, #12]
 80090b8:	4b4c      	ldr	r3, [pc, #304]	@ (80091ec <HAL_I2C_Mem_Read+0x260>)
 80090ba:	9300      	str	r3, [sp, #0]
 80090bc:	0023      	movs	r3, r4
 80090be:	f000 fcf5 	bl	8009aac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80090c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090c4:	68f8      	ldr	r0, [r7, #12]
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	0013      	movs	r3, r2
 80090cc:	2200      	movs	r2, #0
 80090ce:	2104      	movs	r1, #4
 80090d0:	f000 fa74 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 80090d4:	1e03      	subs	r3, r0, #0
 80090d6:	d001      	beq.n	80090dc <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	e082      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090e6:	b2d2      	uxtb	r2, r2
 80090e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ee:	1c5a      	adds	r2, r3, #1
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090f8:	3b01      	subs	r3, #1
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009104:	b29b      	uxth	r3, r3
 8009106:	3b01      	subs	r3, #1
 8009108:	b29a      	uxth	r2, r3
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009112:	b29b      	uxth	r3, r3
 8009114:	2b00      	cmp	r3, #0
 8009116:	d03a      	beq.n	800918e <HAL_I2C_Mem_Read+0x202>
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800911c:	2b00      	cmp	r3, #0
 800911e:	d136      	bne.n	800918e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	0013      	movs	r3, r2
 800912a:	2200      	movs	r2, #0
 800912c:	2180      	movs	r1, #128	@ 0x80
 800912e:	f000 fa45 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8009132:	1e03      	subs	r3, r0, #0
 8009134:	d001      	beq.n	800913a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8009136:	2301      	movs	r3, #1
 8009138:	e053      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800913e:	b29b      	uxth	r3, r3
 8009140:	2bff      	cmp	r3, #255	@ 0xff
 8009142:	d911      	bls.n	8009168 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	22ff      	movs	r2, #255	@ 0xff
 8009148:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800914e:	b2da      	uxtb	r2, r3
 8009150:	2380      	movs	r3, #128	@ 0x80
 8009152:	045c      	lsls	r4, r3, #17
 8009154:	230a      	movs	r3, #10
 8009156:	18fb      	adds	r3, r7, r3
 8009158:	8819      	ldrh	r1, [r3, #0]
 800915a:	68f8      	ldr	r0, [r7, #12]
 800915c:	2300      	movs	r3, #0
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	0023      	movs	r3, r4
 8009162:	f000 fca3 	bl	8009aac <I2C_TransferConfig>
 8009166:	e012      	b.n	800918e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800916c:	b29a      	uxth	r2, r3
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009176:	b2da      	uxtb	r2, r3
 8009178:	2380      	movs	r3, #128	@ 0x80
 800917a:	049c      	lsls	r4, r3, #18
 800917c:	230a      	movs	r3, #10
 800917e:	18fb      	adds	r3, r7, r3
 8009180:	8819      	ldrh	r1, [r3, #0]
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	2300      	movs	r3, #0
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	0023      	movs	r3, r4
 800918a:	f000 fc8f 	bl	8009aac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009192:	b29b      	uxth	r3, r3
 8009194:	2b00      	cmp	r3, #0
 8009196:	d194      	bne.n	80090c2 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009198:	697a      	ldr	r2, [r7, #20]
 800919a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	0018      	movs	r0, r3
 80091a0:	f000 faaa 	bl	80096f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80091a4:	1e03      	subs	r3, r0, #0
 80091a6:	d001      	beq.n	80091ac <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80091a8:	2301      	movs	r3, #1
 80091aa:	e01a      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2220      	movs	r2, #32
 80091b2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	685a      	ldr	r2, [r3, #4]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	490c      	ldr	r1, [pc, #48]	@ (80091f0 <HAL_I2C_Mem_Read+0x264>)
 80091c0:	400a      	ands	r2, r1
 80091c2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2241      	movs	r2, #65	@ 0x41
 80091c8:	2120      	movs	r1, #32
 80091ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2242      	movs	r2, #66	@ 0x42
 80091d0:	2100      	movs	r1, #0
 80091d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2240      	movs	r2, #64	@ 0x40
 80091d8:	2100      	movs	r1, #0
 80091da:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80091dc:	2300      	movs	r3, #0
 80091de:	e000      	b.n	80091e2 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80091e0:	2302      	movs	r3, #2
  }
}
 80091e2:	0018      	movs	r0, r3
 80091e4:	46bd      	mov	sp, r7
 80091e6:	b007      	add	sp, #28
 80091e8:	bd90      	pop	{r4, r7, pc}
 80091ea:	46c0      	nop			@ (mov r8, r8)
 80091ec:	80002400 	.word	0x80002400
 80091f0:	fe00e800 	.word	0xfe00e800

080091f4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b08a      	sub	sp, #40	@ 0x28
 80091f8:	af02      	add	r7, sp, #8
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	607a      	str	r2, [r7, #4]
 80091fe:	603b      	str	r3, [r7, #0]
 8009200:	230a      	movs	r3, #10
 8009202:	18fb      	adds	r3, r7, r3
 8009204:	1c0a      	adds	r2, r1, #0
 8009206:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8009208:	2300      	movs	r3, #0
 800920a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2241      	movs	r2, #65	@ 0x41
 8009210:	5c9b      	ldrb	r3, [r3, r2]
 8009212:	b2db      	uxtb	r3, r3
 8009214:	2b20      	cmp	r3, #32
 8009216:	d000      	beq.n	800921a <HAL_I2C_IsDeviceReady+0x26>
 8009218:	e0df      	b.n	80093da <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	699a      	ldr	r2, [r3, #24]
 8009220:	2380      	movs	r3, #128	@ 0x80
 8009222:	021b      	lsls	r3, r3, #8
 8009224:	401a      	ands	r2, r3
 8009226:	2380      	movs	r3, #128	@ 0x80
 8009228:	021b      	lsls	r3, r3, #8
 800922a:	429a      	cmp	r2, r3
 800922c:	d101      	bne.n	8009232 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 800922e:	2302      	movs	r3, #2
 8009230:	e0d4      	b.n	80093dc <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2240      	movs	r2, #64	@ 0x40
 8009236:	5c9b      	ldrb	r3, [r3, r2]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d101      	bne.n	8009240 <HAL_I2C_IsDeviceReady+0x4c>
 800923c:	2302      	movs	r3, #2
 800923e:	e0cd      	b.n	80093dc <HAL_I2C_IsDeviceReady+0x1e8>
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2240      	movs	r2, #64	@ 0x40
 8009244:	2101      	movs	r1, #1
 8009246:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2241      	movs	r2, #65	@ 0x41
 800924c:	2124      	movs	r1, #36	@ 0x24
 800924e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	2b01      	cmp	r3, #1
 800925c:	d107      	bne.n	800926e <HAL_I2C_IsDeviceReady+0x7a>
 800925e:	230a      	movs	r3, #10
 8009260:	18fb      	adds	r3, r7, r3
 8009262:	881b      	ldrh	r3, [r3, #0]
 8009264:	059b      	lsls	r3, r3, #22
 8009266:	0d9b      	lsrs	r3, r3, #22
 8009268:	4a5e      	ldr	r2, [pc, #376]	@ (80093e4 <HAL_I2C_IsDeviceReady+0x1f0>)
 800926a:	431a      	orrs	r2, r3
 800926c:	e006      	b.n	800927c <HAL_I2C_IsDeviceReady+0x88>
 800926e:	230a      	movs	r3, #10
 8009270:	18fb      	adds	r3, r7, r3
 8009272:	881b      	ldrh	r3, [r3, #0]
 8009274:	059b      	lsls	r3, r3, #22
 8009276:	0d9b      	lsrs	r3, r3, #22
 8009278:	4a5b      	ldr	r2, [pc, #364]	@ (80093e8 <HAL_I2C_IsDeviceReady+0x1f4>)
 800927a:	431a      	orrs	r2, r3
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8009282:	f7fe fba9 	bl	80079d8 <HAL_GetTick>
 8009286:	0003      	movs	r3, r0
 8009288:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	699b      	ldr	r3, [r3, #24]
 8009290:	2220      	movs	r2, #32
 8009292:	4013      	ands	r3, r2
 8009294:	3b20      	subs	r3, #32
 8009296:	425a      	negs	r2, r3
 8009298:	4153      	adcs	r3, r2
 800929a:	b2da      	uxtb	r2, r3
 800929c:	231f      	movs	r3, #31
 800929e:	18fb      	adds	r3, r7, r3
 80092a0:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	2210      	movs	r2, #16
 80092aa:	4013      	ands	r3, r2
 80092ac:	3b10      	subs	r3, #16
 80092ae:	425a      	negs	r2, r3
 80092b0:	4153      	adcs	r3, r2
 80092b2:	b2da      	uxtb	r2, r3
 80092b4:	231e      	movs	r3, #30
 80092b6:	18fb      	adds	r3, r7, r3
 80092b8:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80092ba:	e035      	b.n	8009328 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	3301      	adds	r3, #1
 80092c0:	d01a      	beq.n	80092f8 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80092c2:	f7fe fb89 	bl	80079d8 <HAL_GetTick>
 80092c6:	0002      	movs	r2, r0
 80092c8:	69bb      	ldr	r3, [r7, #24]
 80092ca:	1ad3      	subs	r3, r2, r3
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d302      	bcc.n	80092d8 <HAL_I2C_IsDeviceReady+0xe4>
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d10f      	bne.n	80092f8 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2241      	movs	r2, #65	@ 0x41
 80092dc:	2120      	movs	r1, #32
 80092de:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092e4:	2220      	movs	r2, #32
 80092e6:	431a      	orrs	r2, r3
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2240      	movs	r2, #64	@ 0x40
 80092f0:	2100      	movs	r1, #0
 80092f2:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e071      	b.n	80093dc <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	2220      	movs	r2, #32
 8009300:	4013      	ands	r3, r2
 8009302:	3b20      	subs	r3, #32
 8009304:	425a      	negs	r2, r3
 8009306:	4153      	adcs	r3, r2
 8009308:	b2da      	uxtb	r2, r3
 800930a:	231f      	movs	r3, #31
 800930c:	18fb      	adds	r3, r7, r3
 800930e:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	699b      	ldr	r3, [r3, #24]
 8009316:	2210      	movs	r2, #16
 8009318:	4013      	ands	r3, r2
 800931a:	3b10      	subs	r3, #16
 800931c:	425a      	negs	r2, r3
 800931e:	4153      	adcs	r3, r2
 8009320:	b2da      	uxtb	r2, r3
 8009322:	231e      	movs	r3, #30
 8009324:	18fb      	adds	r3, r7, r3
 8009326:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009328:	231f      	movs	r3, #31
 800932a:	18fb      	adds	r3, r7, r3
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d104      	bne.n	800933c <HAL_I2C_IsDeviceReady+0x148>
 8009332:	231e      	movs	r3, #30
 8009334:	18fb      	adds	r3, r7, r3
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d0bf      	beq.n	80092bc <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	699b      	ldr	r3, [r3, #24]
 8009342:	2210      	movs	r2, #16
 8009344:	4013      	ands	r3, r2
 8009346:	2b10      	cmp	r3, #16
 8009348:	d01a      	beq.n	8009380 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	9300      	str	r3, [sp, #0]
 8009352:	0013      	movs	r3, r2
 8009354:	2200      	movs	r2, #0
 8009356:	2120      	movs	r1, #32
 8009358:	f000 f930 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 800935c:	1e03      	subs	r3, r0, #0
 800935e:	d001      	beq.n	8009364 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8009360:	2301      	movs	r3, #1
 8009362:	e03b      	b.n	80093dc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2220      	movs	r2, #32
 800936a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2241      	movs	r2, #65	@ 0x41
 8009370:	2120      	movs	r1, #32
 8009372:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2240      	movs	r2, #64	@ 0x40
 8009378:	2100      	movs	r1, #0
 800937a:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800937c:	2300      	movs	r3, #0
 800937e:	e02d      	b.n	80093dc <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009380:	683a      	ldr	r2, [r7, #0]
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	9300      	str	r3, [sp, #0]
 8009388:	0013      	movs	r3, r2
 800938a:	2200      	movs	r2, #0
 800938c:	2120      	movs	r1, #32
 800938e:	f000 f915 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8009392:	1e03      	subs	r3, r0, #0
 8009394:	d001      	beq.n	800939a <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	e020      	b.n	80093dc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2210      	movs	r2, #16
 80093a0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2220      	movs	r2, #32
 80093a8:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	3301      	adds	r3, #1
 80093ae:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d900      	bls.n	80093ba <HAL_I2C_IsDeviceReady+0x1c6>
 80093b8:	e74d      	b.n	8009256 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2241      	movs	r2, #65	@ 0x41
 80093be:	2120      	movs	r1, #32
 80093c0:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093c6:	2220      	movs	r2, #32
 80093c8:	431a      	orrs	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2240      	movs	r2, #64	@ 0x40
 80093d2:	2100      	movs	r1, #0
 80093d4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	e000      	b.n	80093dc <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 80093da:	2302      	movs	r3, #2
  }
}
 80093dc:	0018      	movs	r0, r3
 80093de:	46bd      	mov	sp, r7
 80093e0:	b008      	add	sp, #32
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	02002000 	.word	0x02002000
 80093e8:	02002800 	.word	0x02002800

080093ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80093ec:	b5b0      	push	{r4, r5, r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af02      	add	r7, sp, #8
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	000c      	movs	r4, r1
 80093f6:	0010      	movs	r0, r2
 80093f8:	0019      	movs	r1, r3
 80093fa:	250a      	movs	r5, #10
 80093fc:	197b      	adds	r3, r7, r5
 80093fe:	1c22      	adds	r2, r4, #0
 8009400:	801a      	strh	r2, [r3, #0]
 8009402:	2308      	movs	r3, #8
 8009404:	18fb      	adds	r3, r7, r3
 8009406:	1c02      	adds	r2, r0, #0
 8009408:	801a      	strh	r2, [r3, #0]
 800940a:	1dbb      	adds	r3, r7, #6
 800940c:	1c0a      	adds	r2, r1, #0
 800940e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009410:	1dbb      	adds	r3, r7, #6
 8009412:	881b      	ldrh	r3, [r3, #0]
 8009414:	b2da      	uxtb	r2, r3
 8009416:	2380      	movs	r3, #128	@ 0x80
 8009418:	045c      	lsls	r4, r3, #17
 800941a:	197b      	adds	r3, r7, r5
 800941c:	8819      	ldrh	r1, [r3, #0]
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	4b23      	ldr	r3, [pc, #140]	@ (80094b0 <I2C_RequestMemoryWrite+0xc4>)
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	0023      	movs	r3, r4
 8009426:	f000 fb41 	bl	8009aac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800942a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800942c:	6a39      	ldr	r1, [r7, #32]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	0018      	movs	r0, r3
 8009432:	f000 f91b 	bl	800966c <I2C_WaitOnTXISFlagUntilTimeout>
 8009436:	1e03      	subs	r3, r0, #0
 8009438:	d001      	beq.n	800943e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800943a:	2301      	movs	r3, #1
 800943c:	e033      	b.n	80094a6 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800943e:	1dbb      	adds	r3, r7, #6
 8009440:	881b      	ldrh	r3, [r3, #0]
 8009442:	2b01      	cmp	r3, #1
 8009444:	d107      	bne.n	8009456 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009446:	2308      	movs	r3, #8
 8009448:	18fb      	adds	r3, r7, r3
 800944a:	881b      	ldrh	r3, [r3, #0]
 800944c:	b2da      	uxtb	r2, r3
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	629a      	str	r2, [r3, #40]	@ 0x28
 8009454:	e019      	b.n	800948a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009456:	2308      	movs	r3, #8
 8009458:	18fb      	adds	r3, r7, r3
 800945a:	881b      	ldrh	r3, [r3, #0]
 800945c:	0a1b      	lsrs	r3, r3, #8
 800945e:	b29b      	uxth	r3, r3
 8009460:	b2da      	uxtb	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800946a:	6a39      	ldr	r1, [r7, #32]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	0018      	movs	r0, r3
 8009470:	f000 f8fc 	bl	800966c <I2C_WaitOnTXISFlagUntilTimeout>
 8009474:	1e03      	subs	r3, r0, #0
 8009476:	d001      	beq.n	800947c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8009478:	2301      	movs	r3, #1
 800947a:	e014      	b.n	80094a6 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800947c:	2308      	movs	r3, #8
 800947e:	18fb      	adds	r3, r7, r3
 8009480:	881b      	ldrh	r3, [r3, #0]
 8009482:	b2da      	uxtb	r2, r3
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800948a:	6a3a      	ldr	r2, [r7, #32]
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009490:	9300      	str	r3, [sp, #0]
 8009492:	0013      	movs	r3, r2
 8009494:	2200      	movs	r2, #0
 8009496:	2180      	movs	r1, #128	@ 0x80
 8009498:	f000 f890 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 800949c:	1e03      	subs	r3, r0, #0
 800949e:	d001      	beq.n	80094a4 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80094a0:	2301      	movs	r3, #1
 80094a2:	e000      	b.n	80094a6 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	0018      	movs	r0, r3
 80094a8:	46bd      	mov	sp, r7
 80094aa:	b004      	add	sp, #16
 80094ac:	bdb0      	pop	{r4, r5, r7, pc}
 80094ae:	46c0      	nop			@ (mov r8, r8)
 80094b0:	80002000 	.word	0x80002000

080094b4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80094b4:	b5b0      	push	{r4, r5, r7, lr}
 80094b6:	b086      	sub	sp, #24
 80094b8:	af02      	add	r7, sp, #8
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	000c      	movs	r4, r1
 80094be:	0010      	movs	r0, r2
 80094c0:	0019      	movs	r1, r3
 80094c2:	250a      	movs	r5, #10
 80094c4:	197b      	adds	r3, r7, r5
 80094c6:	1c22      	adds	r2, r4, #0
 80094c8:	801a      	strh	r2, [r3, #0]
 80094ca:	2308      	movs	r3, #8
 80094cc:	18fb      	adds	r3, r7, r3
 80094ce:	1c02      	adds	r2, r0, #0
 80094d0:	801a      	strh	r2, [r3, #0]
 80094d2:	1dbb      	adds	r3, r7, #6
 80094d4:	1c0a      	adds	r2, r1, #0
 80094d6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80094d8:	1dbb      	adds	r3, r7, #6
 80094da:	881b      	ldrh	r3, [r3, #0]
 80094dc:	b2da      	uxtb	r2, r3
 80094de:	197b      	adds	r3, r7, r5
 80094e0:	8819      	ldrh	r1, [r3, #0]
 80094e2:	68f8      	ldr	r0, [r7, #12]
 80094e4:	4b23      	ldr	r3, [pc, #140]	@ (8009574 <I2C_RequestMemoryRead+0xc0>)
 80094e6:	9300      	str	r3, [sp, #0]
 80094e8:	2300      	movs	r3, #0
 80094ea:	f000 fadf 	bl	8009aac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80094ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094f0:	6a39      	ldr	r1, [r7, #32]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	0018      	movs	r0, r3
 80094f6:	f000 f8b9 	bl	800966c <I2C_WaitOnTXISFlagUntilTimeout>
 80094fa:	1e03      	subs	r3, r0, #0
 80094fc:	d001      	beq.n	8009502 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	e033      	b.n	800956a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009502:	1dbb      	adds	r3, r7, #6
 8009504:	881b      	ldrh	r3, [r3, #0]
 8009506:	2b01      	cmp	r3, #1
 8009508:	d107      	bne.n	800951a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800950a:	2308      	movs	r3, #8
 800950c:	18fb      	adds	r3, r7, r3
 800950e:	881b      	ldrh	r3, [r3, #0]
 8009510:	b2da      	uxtb	r2, r3
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	629a      	str	r2, [r3, #40]	@ 0x28
 8009518:	e019      	b.n	800954e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800951a:	2308      	movs	r3, #8
 800951c:	18fb      	adds	r3, r7, r3
 800951e:	881b      	ldrh	r3, [r3, #0]
 8009520:	0a1b      	lsrs	r3, r3, #8
 8009522:	b29b      	uxth	r3, r3
 8009524:	b2da      	uxtb	r2, r3
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800952c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800952e:	6a39      	ldr	r1, [r7, #32]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	0018      	movs	r0, r3
 8009534:	f000 f89a 	bl	800966c <I2C_WaitOnTXISFlagUntilTimeout>
 8009538:	1e03      	subs	r3, r0, #0
 800953a:	d001      	beq.n	8009540 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e014      	b.n	800956a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009540:	2308      	movs	r3, #8
 8009542:	18fb      	adds	r3, r7, r3
 8009544:	881b      	ldrh	r3, [r3, #0]
 8009546:	b2da      	uxtb	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800954e:	6a3a      	ldr	r2, [r7, #32]
 8009550:	68f8      	ldr	r0, [r7, #12]
 8009552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009554:	9300      	str	r3, [sp, #0]
 8009556:	0013      	movs	r3, r2
 8009558:	2200      	movs	r2, #0
 800955a:	2140      	movs	r1, #64	@ 0x40
 800955c:	f000 f82e 	bl	80095bc <I2C_WaitOnFlagUntilTimeout>
 8009560:	1e03      	subs	r3, r0, #0
 8009562:	d001      	beq.n	8009568 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8009564:	2301      	movs	r3, #1
 8009566:	e000      	b.n	800956a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8009568:	2300      	movs	r3, #0
}
 800956a:	0018      	movs	r0, r3
 800956c:	46bd      	mov	sp, r7
 800956e:	b004      	add	sp, #16
 8009570:	bdb0      	pop	{r4, r5, r7, pc}
 8009572:	46c0      	nop			@ (mov r8, r8)
 8009574:	80002000 	.word	0x80002000

08009578 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	699b      	ldr	r3, [r3, #24]
 8009586:	2202      	movs	r2, #2
 8009588:	4013      	ands	r3, r2
 800958a:	2b02      	cmp	r3, #2
 800958c:	d103      	bne.n	8009596 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2200      	movs	r2, #0
 8009594:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	699b      	ldr	r3, [r3, #24]
 800959c:	2201      	movs	r2, #1
 800959e:	4013      	ands	r3, r2
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d007      	beq.n	80095b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	699a      	ldr	r2, [r3, #24]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2101      	movs	r1, #1
 80095b0:	430a      	orrs	r2, r1
 80095b2:	619a      	str	r2, [r3, #24]
  }
}
 80095b4:	46c0      	nop			@ (mov r8, r8)
 80095b6:	46bd      	mov	sp, r7
 80095b8:	b002      	add	sp, #8
 80095ba:	bd80      	pop	{r7, pc}

080095bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	60f8      	str	r0, [r7, #12]
 80095c4:	60b9      	str	r1, [r7, #8]
 80095c6:	603b      	str	r3, [r7, #0]
 80095c8:	1dfb      	adds	r3, r7, #7
 80095ca:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80095cc:	e03a      	b.n	8009644 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80095ce:	69ba      	ldr	r2, [r7, #24]
 80095d0:	6839      	ldr	r1, [r7, #0]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	0018      	movs	r0, r3
 80095d6:	f000 f971 	bl	80098bc <I2C_IsErrorOccurred>
 80095da:	1e03      	subs	r3, r0, #0
 80095dc:	d001      	beq.n	80095e2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80095de:	2301      	movs	r3, #1
 80095e0:	e040      	b.n	8009664 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	3301      	adds	r3, #1
 80095e6:	d02d      	beq.n	8009644 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095e8:	f7fe f9f6 	bl	80079d8 <HAL_GetTick>
 80095ec:	0002      	movs	r2, r0
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	683a      	ldr	r2, [r7, #0]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d302      	bcc.n	80095fe <I2C_WaitOnFlagUntilTimeout+0x42>
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d122      	bne.n	8009644 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	699b      	ldr	r3, [r3, #24]
 8009604:	68ba      	ldr	r2, [r7, #8]
 8009606:	4013      	ands	r3, r2
 8009608:	68ba      	ldr	r2, [r7, #8]
 800960a:	1ad3      	subs	r3, r2, r3
 800960c:	425a      	negs	r2, r3
 800960e:	4153      	adcs	r3, r2
 8009610:	b2db      	uxtb	r3, r3
 8009612:	001a      	movs	r2, r3
 8009614:	1dfb      	adds	r3, r7, #7
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	429a      	cmp	r2, r3
 800961a:	d113      	bne.n	8009644 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009620:	2220      	movs	r2, #32
 8009622:	431a      	orrs	r2, r3
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2241      	movs	r2, #65	@ 0x41
 800962c:	2120      	movs	r1, #32
 800962e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2242      	movs	r2, #66	@ 0x42
 8009634:	2100      	movs	r1, #0
 8009636:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2240      	movs	r2, #64	@ 0x40
 800963c:	2100      	movs	r1, #0
 800963e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	e00f      	b.n	8009664 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	699b      	ldr	r3, [r3, #24]
 800964a:	68ba      	ldr	r2, [r7, #8]
 800964c:	4013      	ands	r3, r2
 800964e:	68ba      	ldr	r2, [r7, #8]
 8009650:	1ad3      	subs	r3, r2, r3
 8009652:	425a      	negs	r2, r3
 8009654:	4153      	adcs	r3, r2
 8009656:	b2db      	uxtb	r3, r3
 8009658:	001a      	movs	r2, r3
 800965a:	1dfb      	adds	r3, r7, #7
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	429a      	cmp	r2, r3
 8009660:	d0b5      	beq.n	80095ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009662:	2300      	movs	r3, #0
}
 8009664:	0018      	movs	r0, r3
 8009666:	46bd      	mov	sp, r7
 8009668:	b004      	add	sp, #16
 800966a:	bd80      	pop	{r7, pc}

0800966c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b084      	sub	sp, #16
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009678:	e032      	b.n	80096e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	68b9      	ldr	r1, [r7, #8]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	0018      	movs	r0, r3
 8009682:	f000 f91b 	bl	80098bc <I2C_IsErrorOccurred>
 8009686:	1e03      	subs	r3, r0, #0
 8009688:	d001      	beq.n	800968e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e030      	b.n	80096f0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	3301      	adds	r3, #1
 8009692:	d025      	beq.n	80096e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009694:	f7fe f9a0 	bl	80079d8 <HAL_GetTick>
 8009698:	0002      	movs	r2, r0
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d302      	bcc.n	80096aa <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d11a      	bne.n	80096e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	699b      	ldr	r3, [r3, #24]
 80096b0:	2202      	movs	r2, #2
 80096b2:	4013      	ands	r3, r2
 80096b4:	2b02      	cmp	r3, #2
 80096b6:	d013      	beq.n	80096e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096bc:	2220      	movs	r2, #32
 80096be:	431a      	orrs	r2, r3
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2241      	movs	r2, #65	@ 0x41
 80096c8:	2120      	movs	r1, #32
 80096ca:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2242      	movs	r2, #66	@ 0x42
 80096d0:	2100      	movs	r1, #0
 80096d2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2240      	movs	r2, #64	@ 0x40
 80096d8:	2100      	movs	r1, #0
 80096da:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e007      	b.n	80096f0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	699b      	ldr	r3, [r3, #24]
 80096e6:	2202      	movs	r2, #2
 80096e8:	4013      	ands	r3, r2
 80096ea:	2b02      	cmp	r3, #2
 80096ec:	d1c5      	bne.n	800967a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	0018      	movs	r0, r3
 80096f2:	46bd      	mov	sp, r7
 80096f4:	b004      	add	sp, #16
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b084      	sub	sp, #16
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009704:	e02f      	b.n	8009766 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	68b9      	ldr	r1, [r7, #8]
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	0018      	movs	r0, r3
 800970e:	f000 f8d5 	bl	80098bc <I2C_IsErrorOccurred>
 8009712:	1e03      	subs	r3, r0, #0
 8009714:	d001      	beq.n	800971a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	e02d      	b.n	8009776 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800971a:	f7fe f95d 	bl	80079d8 <HAL_GetTick>
 800971e:	0002      	movs	r2, r0
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	1ad3      	subs	r3, r2, r3
 8009724:	68ba      	ldr	r2, [r7, #8]
 8009726:	429a      	cmp	r2, r3
 8009728:	d302      	bcc.n	8009730 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d11a      	bne.n	8009766 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	699b      	ldr	r3, [r3, #24]
 8009736:	2220      	movs	r2, #32
 8009738:	4013      	ands	r3, r2
 800973a:	2b20      	cmp	r3, #32
 800973c:	d013      	beq.n	8009766 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009742:	2220      	movs	r2, #32
 8009744:	431a      	orrs	r2, r3
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2241      	movs	r2, #65	@ 0x41
 800974e:	2120      	movs	r1, #32
 8009750:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2242      	movs	r2, #66	@ 0x42
 8009756:	2100      	movs	r1, #0
 8009758:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2240      	movs	r2, #64	@ 0x40
 800975e:	2100      	movs	r1, #0
 8009760:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e007      	b.n	8009776 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	699b      	ldr	r3, [r3, #24]
 800976c:	2220      	movs	r2, #32
 800976e:	4013      	ands	r3, r2
 8009770:	2b20      	cmp	r3, #32
 8009772:	d1c8      	bne.n	8009706 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009774:	2300      	movs	r3, #0
}
 8009776:	0018      	movs	r0, r3
 8009778:	46bd      	mov	sp, r7
 800977a:	b004      	add	sp, #16
 800977c:	bd80      	pop	{r7, pc}
	...

08009780 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800978c:	2317      	movs	r3, #23
 800978e:	18fb      	adds	r3, r7, r3
 8009790:	2200      	movs	r2, #0
 8009792:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009794:	e07b      	b.n	800988e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	68b9      	ldr	r1, [r7, #8]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	0018      	movs	r0, r3
 800979e:	f000 f88d 	bl	80098bc <I2C_IsErrorOccurred>
 80097a2:	1e03      	subs	r3, r0, #0
 80097a4:	d003      	beq.n	80097ae <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80097a6:	2317      	movs	r3, #23
 80097a8:	18fb      	adds	r3, r7, r3
 80097aa:	2201      	movs	r2, #1
 80097ac:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	699b      	ldr	r3, [r3, #24]
 80097b4:	2220      	movs	r2, #32
 80097b6:	4013      	ands	r3, r2
 80097b8:	2b20      	cmp	r3, #32
 80097ba:	d140      	bne.n	800983e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80097bc:	2117      	movs	r1, #23
 80097be:	187b      	adds	r3, r7, r1
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d13b      	bne.n	800983e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	699b      	ldr	r3, [r3, #24]
 80097cc:	2204      	movs	r2, #4
 80097ce:	4013      	ands	r3, r2
 80097d0:	2b04      	cmp	r3, #4
 80097d2:	d106      	bne.n	80097e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d002      	beq.n	80097e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80097dc:	187b      	adds	r3, r7, r1
 80097de:	2200      	movs	r2, #0
 80097e0:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	699b      	ldr	r3, [r3, #24]
 80097e8:	2210      	movs	r2, #16
 80097ea:	4013      	ands	r3, r2
 80097ec:	2b10      	cmp	r3, #16
 80097ee:	d123      	bne.n	8009838 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2210      	movs	r2, #16
 80097f6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2204      	movs	r2, #4
 80097fc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2220      	movs	r2, #32
 8009804:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	685a      	ldr	r2, [r3, #4]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4929      	ldr	r1, [pc, #164]	@ (80098b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8009812:	400a      	ands	r2, r1
 8009814:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2241      	movs	r2, #65	@ 0x41
 800981a:	2120      	movs	r1, #32
 800981c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2242      	movs	r2, #66	@ 0x42
 8009822:	2100      	movs	r1, #0
 8009824:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2240      	movs	r2, #64	@ 0x40
 800982a:	2100      	movs	r1, #0
 800982c:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800982e:	2317      	movs	r3, #23
 8009830:	18fb      	adds	r3, r7, r3
 8009832:	2201      	movs	r2, #1
 8009834:	701a      	strb	r2, [r3, #0]
 8009836:	e002      	b.n	800983e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2200      	movs	r2, #0
 800983c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800983e:	f7fe f8cb 	bl	80079d8 <HAL_GetTick>
 8009842:	0002      	movs	r2, r0
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	1ad3      	subs	r3, r2, r3
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	429a      	cmp	r2, r3
 800984c:	d302      	bcc.n	8009854 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d11c      	bne.n	800988e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8009854:	2017      	movs	r0, #23
 8009856:	183b      	adds	r3, r7, r0
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d117      	bne.n	800988e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	699b      	ldr	r3, [r3, #24]
 8009864:	2204      	movs	r2, #4
 8009866:	4013      	ands	r3, r2
 8009868:	2b04      	cmp	r3, #4
 800986a:	d010      	beq.n	800988e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009870:	2220      	movs	r2, #32
 8009872:	431a      	orrs	r2, r3
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2241      	movs	r2, #65	@ 0x41
 800987c:	2120      	movs	r1, #32
 800987e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2240      	movs	r2, #64	@ 0x40
 8009884:	2100      	movs	r1, #0
 8009886:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8009888:	183b      	adds	r3, r7, r0
 800988a:	2201      	movs	r2, #1
 800988c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	699b      	ldr	r3, [r3, #24]
 8009894:	2204      	movs	r2, #4
 8009896:	4013      	ands	r3, r2
 8009898:	2b04      	cmp	r3, #4
 800989a:	d005      	beq.n	80098a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800989c:	2317      	movs	r3, #23
 800989e:	18fb      	adds	r3, r7, r3
 80098a0:	781b      	ldrb	r3, [r3, #0]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d100      	bne.n	80098a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80098a6:	e776      	b.n	8009796 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80098a8:	2317      	movs	r3, #23
 80098aa:	18fb      	adds	r3, r7, r3
 80098ac:	781b      	ldrb	r3, [r3, #0]
}
 80098ae:	0018      	movs	r0, r3
 80098b0:	46bd      	mov	sp, r7
 80098b2:	b006      	add	sp, #24
 80098b4:	bd80      	pop	{r7, pc}
 80098b6:	46c0      	nop			@ (mov r8, r8)
 80098b8:	fe00e800 	.word	0xfe00e800

080098bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b08a      	sub	sp, #40	@ 0x28
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80098c8:	2327      	movs	r3, #39	@ 0x27
 80098ca:	18fb      	adds	r3, r7, r3
 80098cc:	2200      	movs	r2, #0
 80098ce:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	699b      	ldr	r3, [r3, #24]
 80098d6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80098d8:	2300      	movs	r3, #0
 80098da:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	2210      	movs	r2, #16
 80098e4:	4013      	ands	r3, r2
 80098e6:	d100      	bne.n	80098ea <I2C_IsErrorOccurred+0x2e>
 80098e8:	e079      	b.n	80099de <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	2210      	movs	r2, #16
 80098f0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80098f2:	e057      	b.n	80099a4 <I2C_IsErrorOccurred+0xe8>
 80098f4:	2227      	movs	r2, #39	@ 0x27
 80098f6:	18bb      	adds	r3, r7, r2
 80098f8:	18ba      	adds	r2, r7, r2
 80098fa:	7812      	ldrb	r2, [r2, #0]
 80098fc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	3301      	adds	r3, #1
 8009902:	d04f      	beq.n	80099a4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009904:	f7fe f868 	bl	80079d8 <HAL_GetTick>
 8009908:	0002      	movs	r2, r0
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	1ad3      	subs	r3, r2, r3
 800990e:	68ba      	ldr	r2, [r7, #8]
 8009910:	429a      	cmp	r2, r3
 8009912:	d302      	bcc.n	800991a <I2C_IsErrorOccurred+0x5e>
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d144      	bne.n	80099a4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	685a      	ldr	r2, [r3, #4]
 8009920:	2380      	movs	r3, #128	@ 0x80
 8009922:	01db      	lsls	r3, r3, #7
 8009924:	4013      	ands	r3, r2
 8009926:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009928:	2013      	movs	r0, #19
 800992a:	183b      	adds	r3, r7, r0
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	2142      	movs	r1, #66	@ 0x42
 8009930:	5c52      	ldrb	r2, [r2, r1]
 8009932:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	699a      	ldr	r2, [r3, #24]
 800993a:	2380      	movs	r3, #128	@ 0x80
 800993c:	021b      	lsls	r3, r3, #8
 800993e:	401a      	ands	r2, r3
 8009940:	2380      	movs	r3, #128	@ 0x80
 8009942:	021b      	lsls	r3, r3, #8
 8009944:	429a      	cmp	r2, r3
 8009946:	d126      	bne.n	8009996 <I2C_IsErrorOccurred+0xda>
 8009948:	697a      	ldr	r2, [r7, #20]
 800994a:	2380      	movs	r3, #128	@ 0x80
 800994c:	01db      	lsls	r3, r3, #7
 800994e:	429a      	cmp	r2, r3
 8009950:	d021      	beq.n	8009996 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8009952:	183b      	adds	r3, r7, r0
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	2b20      	cmp	r3, #32
 8009958:	d01d      	beq.n	8009996 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	685a      	ldr	r2, [r3, #4]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2180      	movs	r1, #128	@ 0x80
 8009966:	01c9      	lsls	r1, r1, #7
 8009968:	430a      	orrs	r2, r1
 800996a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800996c:	f7fe f834 	bl	80079d8 <HAL_GetTick>
 8009970:	0003      	movs	r3, r0
 8009972:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009974:	e00f      	b.n	8009996 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009976:	f7fe f82f 	bl	80079d8 <HAL_GetTick>
 800997a:	0002      	movs	r2, r0
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	2b19      	cmp	r3, #25
 8009982:	d908      	bls.n	8009996 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009984:	6a3b      	ldr	r3, [r7, #32]
 8009986:	2220      	movs	r2, #32
 8009988:	4313      	orrs	r3, r2
 800998a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800998c:	2327      	movs	r3, #39	@ 0x27
 800998e:	18fb      	adds	r3, r7, r3
 8009990:	2201      	movs	r2, #1
 8009992:	701a      	strb	r2, [r3, #0]

              break;
 8009994:	e006      	b.n	80099a4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	699b      	ldr	r3, [r3, #24]
 800999c:	2220      	movs	r2, #32
 800999e:	4013      	ands	r3, r2
 80099a0:	2b20      	cmp	r3, #32
 80099a2:	d1e8      	bne.n	8009976 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	699b      	ldr	r3, [r3, #24]
 80099aa:	2220      	movs	r2, #32
 80099ac:	4013      	ands	r3, r2
 80099ae:	2b20      	cmp	r3, #32
 80099b0:	d004      	beq.n	80099bc <I2C_IsErrorOccurred+0x100>
 80099b2:	2327      	movs	r3, #39	@ 0x27
 80099b4:	18fb      	adds	r3, r7, r3
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d09b      	beq.n	80098f4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80099bc:	2327      	movs	r3, #39	@ 0x27
 80099be:	18fb      	adds	r3, r7, r3
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d103      	bne.n	80099ce <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2220      	movs	r2, #32
 80099cc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	2204      	movs	r2, #4
 80099d2:	4313      	orrs	r3, r2
 80099d4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80099d6:	2327      	movs	r3, #39	@ 0x27
 80099d8:	18fb      	adds	r3, r7, r3
 80099da:	2201      	movs	r2, #1
 80099dc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	699b      	ldr	r3, [r3, #24]
 80099e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80099e6:	69ba      	ldr	r2, [r7, #24]
 80099e8:	2380      	movs	r3, #128	@ 0x80
 80099ea:	005b      	lsls	r3, r3, #1
 80099ec:	4013      	ands	r3, r2
 80099ee:	d00c      	beq.n	8009a0a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	2201      	movs	r2, #1
 80099f4:	4313      	orrs	r3, r2
 80099f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2280      	movs	r2, #128	@ 0x80
 80099fe:	0052      	lsls	r2, r2, #1
 8009a00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a02:	2327      	movs	r3, #39	@ 0x27
 8009a04:	18fb      	adds	r3, r7, r3
 8009a06:	2201      	movs	r2, #1
 8009a08:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009a0a:	69ba      	ldr	r2, [r7, #24]
 8009a0c:	2380      	movs	r3, #128	@ 0x80
 8009a0e:	00db      	lsls	r3, r3, #3
 8009a10:	4013      	ands	r3, r2
 8009a12:	d00c      	beq.n	8009a2e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009a14:	6a3b      	ldr	r3, [r7, #32]
 8009a16:	2208      	movs	r2, #8
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	2280      	movs	r2, #128	@ 0x80
 8009a22:	00d2      	lsls	r2, r2, #3
 8009a24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a26:	2327      	movs	r3, #39	@ 0x27
 8009a28:	18fb      	adds	r3, r7, r3
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009a2e:	69ba      	ldr	r2, [r7, #24]
 8009a30:	2380      	movs	r3, #128	@ 0x80
 8009a32:	009b      	lsls	r3, r3, #2
 8009a34:	4013      	ands	r3, r2
 8009a36:	d00c      	beq.n	8009a52 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009a38:	6a3b      	ldr	r3, [r7, #32]
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	2280      	movs	r2, #128	@ 0x80
 8009a46:	0092      	lsls	r2, r2, #2
 8009a48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a4a:	2327      	movs	r3, #39	@ 0x27
 8009a4c:	18fb      	adds	r3, r7, r3
 8009a4e:	2201      	movs	r2, #1
 8009a50:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8009a52:	2327      	movs	r3, #39	@ 0x27
 8009a54:	18fb      	adds	r3, r7, r3
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d01d      	beq.n	8009a98 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	0018      	movs	r0, r3
 8009a60:	f7ff fd8a 	bl	8009578 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	685a      	ldr	r2, [r3, #4]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	490e      	ldr	r1, [pc, #56]	@ (8009aa8 <I2C_IsErrorOccurred+0x1ec>)
 8009a70:	400a      	ands	r2, r1
 8009a72:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a78:	6a3b      	ldr	r3, [r7, #32]
 8009a7a:	431a      	orrs	r2, r3
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2241      	movs	r2, #65	@ 0x41
 8009a84:	2120      	movs	r1, #32
 8009a86:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2242      	movs	r2, #66	@ 0x42
 8009a8c:	2100      	movs	r1, #0
 8009a8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2240      	movs	r2, #64	@ 0x40
 8009a94:	2100      	movs	r1, #0
 8009a96:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8009a98:	2327      	movs	r3, #39	@ 0x27
 8009a9a:	18fb      	adds	r3, r7, r3
 8009a9c:	781b      	ldrb	r3, [r3, #0]
}
 8009a9e:	0018      	movs	r0, r3
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	b00a      	add	sp, #40	@ 0x28
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	46c0      	nop			@ (mov r8, r8)
 8009aa8:	fe00e800 	.word	0xfe00e800

08009aac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009aac:	b590      	push	{r4, r7, lr}
 8009aae:	b087      	sub	sp, #28
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	0008      	movs	r0, r1
 8009ab6:	0011      	movs	r1, r2
 8009ab8:	607b      	str	r3, [r7, #4]
 8009aba:	240a      	movs	r4, #10
 8009abc:	193b      	adds	r3, r7, r4
 8009abe:	1c02      	adds	r2, r0, #0
 8009ac0:	801a      	strh	r2, [r3, #0]
 8009ac2:	2009      	movs	r0, #9
 8009ac4:	183b      	adds	r3, r7, r0
 8009ac6:	1c0a      	adds	r2, r1, #0
 8009ac8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009aca:	193b      	adds	r3, r7, r4
 8009acc:	881b      	ldrh	r3, [r3, #0]
 8009ace:	059b      	lsls	r3, r3, #22
 8009ad0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009ad2:	183b      	adds	r3, r7, r0
 8009ad4:	781b      	ldrb	r3, [r3, #0]
 8009ad6:	0419      	lsls	r1, r3, #16
 8009ad8:	23ff      	movs	r3, #255	@ 0xff
 8009ada:	041b      	lsls	r3, r3, #16
 8009adc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009ade:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	005b      	lsls	r3, r3, #1
 8009aea:	085b      	lsrs	r3, r3, #1
 8009aec:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009af6:	0d51      	lsrs	r1, r2, #21
 8009af8:	2280      	movs	r2, #128	@ 0x80
 8009afa:	00d2      	lsls	r2, r2, #3
 8009afc:	400a      	ands	r2, r1
 8009afe:	4907      	ldr	r1, [pc, #28]	@ (8009b1c <I2C_TransferConfig+0x70>)
 8009b00:	430a      	orrs	r2, r1
 8009b02:	43d2      	mvns	r2, r2
 8009b04:	401a      	ands	r2, r3
 8009b06:	0011      	movs	r1, r2
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	697a      	ldr	r2, [r7, #20]
 8009b0e:	430a      	orrs	r2, r1
 8009b10:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009b12:	46c0      	nop			@ (mov r8, r8)
 8009b14:	46bd      	mov	sp, r7
 8009b16:	b007      	add	sp, #28
 8009b18:	bd90      	pop	{r4, r7, pc}
 8009b1a:	46c0      	nop			@ (mov r8, r8)
 8009b1c:	03ff63ff 	.word	0x03ff63ff

08009b20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2241      	movs	r2, #65	@ 0x41
 8009b2e:	5c9b      	ldrb	r3, [r3, r2]
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	2b20      	cmp	r3, #32
 8009b34:	d138      	bne.n	8009ba8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2240      	movs	r2, #64	@ 0x40
 8009b3a:	5c9b      	ldrb	r3, [r3, r2]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d101      	bne.n	8009b44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009b40:	2302      	movs	r3, #2
 8009b42:	e032      	b.n	8009baa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2240      	movs	r2, #64	@ 0x40
 8009b48:	2101      	movs	r1, #1
 8009b4a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2241      	movs	r2, #65	@ 0x41
 8009b50:	2124      	movs	r1, #36	@ 0x24
 8009b52:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2101      	movs	r1, #1
 8009b60:	438a      	bics	r2, r1
 8009b62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4911      	ldr	r1, [pc, #68]	@ (8009bb4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8009b70:	400a      	ands	r2, r1
 8009b72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6819      	ldr	r1, [r3, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	683a      	ldr	r2, [r7, #0]
 8009b80:	430a      	orrs	r2, r1
 8009b82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	2101      	movs	r1, #1
 8009b90:	430a      	orrs	r2, r1
 8009b92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2241      	movs	r2, #65	@ 0x41
 8009b98:	2120      	movs	r1, #32
 8009b9a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2240      	movs	r2, #64	@ 0x40
 8009ba0:	2100      	movs	r1, #0
 8009ba2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	e000      	b.n	8009baa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009ba8:	2302      	movs	r3, #2
  }
}
 8009baa:	0018      	movs	r0, r3
 8009bac:	46bd      	mov	sp, r7
 8009bae:	b002      	add	sp, #8
 8009bb0:	bd80      	pop	{r7, pc}
 8009bb2:	46c0      	nop			@ (mov r8, r8)
 8009bb4:	ffffefff 	.word	0xffffefff

08009bb8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b084      	sub	sp, #16
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2241      	movs	r2, #65	@ 0x41
 8009bc6:	5c9b      	ldrb	r3, [r3, r2]
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	2b20      	cmp	r3, #32
 8009bcc:	d139      	bne.n	8009c42 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2240      	movs	r2, #64	@ 0x40
 8009bd2:	5c9b      	ldrb	r3, [r3, r2]
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d101      	bne.n	8009bdc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009bd8:	2302      	movs	r3, #2
 8009bda:	e033      	b.n	8009c44 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2240      	movs	r2, #64	@ 0x40
 8009be0:	2101      	movs	r1, #1
 8009be2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2241      	movs	r2, #65	@ 0x41
 8009be8:	2124      	movs	r1, #36	@ 0x24
 8009bea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2101      	movs	r1, #1
 8009bf8:	438a      	bics	r2, r1
 8009bfa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	4a11      	ldr	r2, [pc, #68]	@ (8009c4c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8009c08:	4013      	ands	r3, r2
 8009c0a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	021b      	lsls	r3, r3, #8
 8009c10:	68fa      	ldr	r2, [r7, #12]
 8009c12:	4313      	orrs	r3, r2
 8009c14:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	68fa      	ldr	r2, [r7, #12]
 8009c1c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2101      	movs	r1, #1
 8009c2a:	430a      	orrs	r2, r1
 8009c2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2241      	movs	r2, #65	@ 0x41
 8009c32:	2120      	movs	r1, #32
 8009c34:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2240      	movs	r2, #64	@ 0x40
 8009c3a:	2100      	movs	r1, #0
 8009c3c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	e000      	b.n	8009c44 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009c42:	2302      	movs	r3, #2
  }
}
 8009c44:	0018      	movs	r0, r3
 8009c46:	46bd      	mov	sp, r7
 8009c48:	b004      	add	sp, #16
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	fffff0ff 	.word	0xfffff0ff

08009c50 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009c54:	4b04      	ldr	r3, [pc, #16]	@ (8009c68 <HAL_PWR_EnableBkUpAccess+0x18>)
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	4b03      	ldr	r3, [pc, #12]	@ (8009c68 <HAL_PWR_EnableBkUpAccess+0x18>)
 8009c5a:	2180      	movs	r1, #128	@ 0x80
 8009c5c:	0049      	lsls	r1, r1, #1
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	601a      	str	r2, [r3, #0]
}
 8009c62:	46c0      	nop			@ (mov r8, r8)
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	40007000 	.word	0x40007000

08009c6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8009c74:	4b19      	ldr	r3, [pc, #100]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4a19      	ldr	r2, [pc, #100]	@ (8009ce0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8009c7a:	4013      	ands	r3, r2
 8009c7c:	0019      	movs	r1, r3
 8009c7e:	4b17      	ldr	r3, [pc, #92]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	430a      	orrs	r2, r1
 8009c84:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009c86:	687a      	ldr	r2, [r7, #4]
 8009c88:	2380      	movs	r3, #128	@ 0x80
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d11f      	bne.n	8009cd0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8009c90:	4b14      	ldr	r3, [pc, #80]	@ (8009ce4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8009c92:	681a      	ldr	r2, [r3, #0]
 8009c94:	0013      	movs	r3, r2
 8009c96:	005b      	lsls	r3, r3, #1
 8009c98:	189b      	adds	r3, r3, r2
 8009c9a:	005b      	lsls	r3, r3, #1
 8009c9c:	4912      	ldr	r1, [pc, #72]	@ (8009ce8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8009c9e:	0018      	movs	r0, r3
 8009ca0:	f7f6 fa4e 	bl	8000140 <__udivsi3>
 8009ca4:	0003      	movs	r3, r0
 8009ca6:	3301      	adds	r3, #1
 8009ca8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009caa:	e008      	b.n	8009cbe <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d003      	beq.n	8009cba <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	60fb      	str	r3, [r7, #12]
 8009cb8:	e001      	b.n	8009cbe <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e009      	b.n	8009cd2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009cbe:	4b07      	ldr	r3, [pc, #28]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009cc0:	695a      	ldr	r2, [r3, #20]
 8009cc2:	2380      	movs	r3, #128	@ 0x80
 8009cc4:	00db      	lsls	r3, r3, #3
 8009cc6:	401a      	ands	r2, r3
 8009cc8:	2380      	movs	r3, #128	@ 0x80
 8009cca:	00db      	lsls	r3, r3, #3
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d0ed      	beq.n	8009cac <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	0018      	movs	r0, r3
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	b004      	add	sp, #16
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	46c0      	nop			@ (mov r8, r8)
 8009cdc:	40007000 	.word	0x40007000
 8009ce0:	fffff9ff 	.word	0xfffff9ff
 8009ce4:	20000068 	.word	0x20000068
 8009ce8:	000f4240 	.word	0x000f4240

08009cec <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009cf0:	4b03      	ldr	r3, [pc, #12]	@ (8009d00 <LL_RCC_GetAPB1Prescaler+0x14>)
 8009cf2:	689a      	ldr	r2, [r3, #8]
 8009cf4:	23e0      	movs	r3, #224	@ 0xe0
 8009cf6:	01db      	lsls	r3, r3, #7
 8009cf8:	4013      	ands	r3, r2
}
 8009cfa:	0018      	movs	r0, r3
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}
 8009d00:	40021000 	.word	0x40021000

08009d04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b088      	sub	sp, #32
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d101      	bne.n	8009d16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e2fe      	b.n	800a314 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	4013      	ands	r3, r2
 8009d1e:	d100      	bne.n	8009d22 <HAL_RCC_OscConfig+0x1e>
 8009d20:	e07c      	b.n	8009e1c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d22:	4bc3      	ldr	r3, [pc, #780]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d24:	689b      	ldr	r3, [r3, #8]
 8009d26:	2238      	movs	r2, #56	@ 0x38
 8009d28:	4013      	ands	r3, r2
 8009d2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009d2c:	4bc0      	ldr	r3, [pc, #768]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	2203      	movs	r2, #3
 8009d32:	4013      	ands	r3, r2
 8009d34:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	2b10      	cmp	r3, #16
 8009d3a:	d102      	bne.n	8009d42 <HAL_RCC_OscConfig+0x3e>
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	2b03      	cmp	r3, #3
 8009d40:	d002      	beq.n	8009d48 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8009d42:	69bb      	ldr	r3, [r7, #24]
 8009d44:	2b08      	cmp	r3, #8
 8009d46:	d10b      	bne.n	8009d60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d48:	4bb9      	ldr	r3, [pc, #740]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d4a:	681a      	ldr	r2, [r3, #0]
 8009d4c:	2380      	movs	r3, #128	@ 0x80
 8009d4e:	029b      	lsls	r3, r3, #10
 8009d50:	4013      	ands	r3, r2
 8009d52:	d062      	beq.n	8009e1a <HAL_RCC_OscConfig+0x116>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d15e      	bne.n	8009e1a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	e2d9      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	685a      	ldr	r2, [r3, #4]
 8009d64:	2380      	movs	r3, #128	@ 0x80
 8009d66:	025b      	lsls	r3, r3, #9
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d107      	bne.n	8009d7c <HAL_RCC_OscConfig+0x78>
 8009d6c:	4bb0      	ldr	r3, [pc, #704]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	4baf      	ldr	r3, [pc, #700]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d72:	2180      	movs	r1, #128	@ 0x80
 8009d74:	0249      	lsls	r1, r1, #9
 8009d76:	430a      	orrs	r2, r1
 8009d78:	601a      	str	r2, [r3, #0]
 8009d7a:	e020      	b.n	8009dbe <HAL_RCC_OscConfig+0xba>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	685a      	ldr	r2, [r3, #4]
 8009d80:	23a0      	movs	r3, #160	@ 0xa0
 8009d82:	02db      	lsls	r3, r3, #11
 8009d84:	429a      	cmp	r2, r3
 8009d86:	d10e      	bne.n	8009da6 <HAL_RCC_OscConfig+0xa2>
 8009d88:	4ba9      	ldr	r3, [pc, #676]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	4ba8      	ldr	r3, [pc, #672]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d8e:	2180      	movs	r1, #128	@ 0x80
 8009d90:	02c9      	lsls	r1, r1, #11
 8009d92:	430a      	orrs	r2, r1
 8009d94:	601a      	str	r2, [r3, #0]
 8009d96:	4ba6      	ldr	r3, [pc, #664]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d98:	681a      	ldr	r2, [r3, #0]
 8009d9a:	4ba5      	ldr	r3, [pc, #660]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009d9c:	2180      	movs	r1, #128	@ 0x80
 8009d9e:	0249      	lsls	r1, r1, #9
 8009da0:	430a      	orrs	r2, r1
 8009da2:	601a      	str	r2, [r3, #0]
 8009da4:	e00b      	b.n	8009dbe <HAL_RCC_OscConfig+0xba>
 8009da6:	4ba2      	ldr	r3, [pc, #648]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	4ba1      	ldr	r3, [pc, #644]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009dac:	49a1      	ldr	r1, [pc, #644]	@ (800a034 <HAL_RCC_OscConfig+0x330>)
 8009dae:	400a      	ands	r2, r1
 8009db0:	601a      	str	r2, [r3, #0]
 8009db2:	4b9f      	ldr	r3, [pc, #636]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	4b9e      	ldr	r3, [pc, #632]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009db8:	499f      	ldr	r1, [pc, #636]	@ (800a038 <HAL_RCC_OscConfig+0x334>)
 8009dba:	400a      	ands	r2, r1
 8009dbc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d014      	beq.n	8009df0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dc6:	f7fd fe07 	bl	80079d8 <HAL_GetTick>
 8009dca:	0003      	movs	r3, r0
 8009dcc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009dce:	e008      	b.n	8009de2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009dd0:	f7fd fe02 	bl	80079d8 <HAL_GetTick>
 8009dd4:	0002      	movs	r2, r0
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	1ad3      	subs	r3, r2, r3
 8009dda:	2b64      	cmp	r3, #100	@ 0x64
 8009ddc:	d901      	bls.n	8009de2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8009dde:	2303      	movs	r3, #3
 8009de0:	e298      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009de2:	4b93      	ldr	r3, [pc, #588]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	2380      	movs	r3, #128	@ 0x80
 8009de8:	029b      	lsls	r3, r3, #10
 8009dea:	4013      	ands	r3, r2
 8009dec:	d0f0      	beq.n	8009dd0 <HAL_RCC_OscConfig+0xcc>
 8009dee:	e015      	b.n	8009e1c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009df0:	f7fd fdf2 	bl	80079d8 <HAL_GetTick>
 8009df4:	0003      	movs	r3, r0
 8009df6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009df8:	e008      	b.n	8009e0c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009dfa:	f7fd fded 	bl	80079d8 <HAL_GetTick>
 8009dfe:	0002      	movs	r2, r0
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	1ad3      	subs	r3, r2, r3
 8009e04:	2b64      	cmp	r3, #100	@ 0x64
 8009e06:	d901      	bls.n	8009e0c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8009e08:	2303      	movs	r3, #3
 8009e0a:	e283      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009e0c:	4b88      	ldr	r3, [pc, #544]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	2380      	movs	r3, #128	@ 0x80
 8009e12:	029b      	lsls	r3, r3, #10
 8009e14:	4013      	ands	r3, r2
 8009e16:	d1f0      	bne.n	8009dfa <HAL_RCC_OscConfig+0xf6>
 8009e18:	e000      	b.n	8009e1c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e1a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	2202      	movs	r2, #2
 8009e22:	4013      	ands	r3, r2
 8009e24:	d100      	bne.n	8009e28 <HAL_RCC_OscConfig+0x124>
 8009e26:	e099      	b.n	8009f5c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e28:	4b81      	ldr	r3, [pc, #516]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	2238      	movs	r2, #56	@ 0x38
 8009e2e:	4013      	ands	r3, r2
 8009e30:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009e32:	4b7f      	ldr	r3, [pc, #508]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e34:	68db      	ldr	r3, [r3, #12]
 8009e36:	2203      	movs	r2, #3
 8009e38:	4013      	ands	r3, r2
 8009e3a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	2b10      	cmp	r3, #16
 8009e40:	d102      	bne.n	8009e48 <HAL_RCC_OscConfig+0x144>
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	2b02      	cmp	r3, #2
 8009e46:	d002      	beq.n	8009e4e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009e48:	69bb      	ldr	r3, [r7, #24]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d135      	bne.n	8009eba <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009e4e:	4b78      	ldr	r3, [pc, #480]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e50:	681a      	ldr	r2, [r3, #0]
 8009e52:	2380      	movs	r3, #128	@ 0x80
 8009e54:	00db      	lsls	r3, r3, #3
 8009e56:	4013      	ands	r3, r2
 8009e58:	d005      	beq.n	8009e66 <HAL_RCC_OscConfig+0x162>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d101      	bne.n	8009e66 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e256      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e66:	4b72      	ldr	r3, [pc, #456]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	4a74      	ldr	r2, [pc, #464]	@ (800a03c <HAL_RCC_OscConfig+0x338>)
 8009e6c:	4013      	ands	r3, r2
 8009e6e:	0019      	movs	r1, r3
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	695b      	ldr	r3, [r3, #20]
 8009e74:	021a      	lsls	r2, r3, #8
 8009e76:	4b6e      	ldr	r3, [pc, #440]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e78:	430a      	orrs	r2, r1
 8009e7a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009e7c:	69bb      	ldr	r3, [r7, #24]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d112      	bne.n	8009ea8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009e82:	4b6b      	ldr	r3, [pc, #428]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a6e      	ldr	r2, [pc, #440]	@ (800a040 <HAL_RCC_OscConfig+0x33c>)
 8009e88:	4013      	ands	r3, r2
 8009e8a:	0019      	movs	r1, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	691a      	ldr	r2, [r3, #16]
 8009e90:	4b67      	ldr	r3, [pc, #412]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e92:	430a      	orrs	r2, r1
 8009e94:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009e96:	4b66      	ldr	r3, [pc, #408]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	0adb      	lsrs	r3, r3, #11
 8009e9c:	2207      	movs	r2, #7
 8009e9e:	4013      	ands	r3, r2
 8009ea0:	4a68      	ldr	r2, [pc, #416]	@ (800a044 <HAL_RCC_OscConfig+0x340>)
 8009ea2:	40da      	lsrs	r2, r3
 8009ea4:	4b68      	ldr	r3, [pc, #416]	@ (800a048 <HAL_RCC_OscConfig+0x344>)
 8009ea6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009ea8:	4b68      	ldr	r3, [pc, #416]	@ (800a04c <HAL_RCC_OscConfig+0x348>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	0018      	movs	r0, r3
 8009eae:	f7fc ffaf 	bl	8006e10 <HAL_InitTick>
 8009eb2:	1e03      	subs	r3, r0, #0
 8009eb4:	d051      	beq.n	8009f5a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e22c      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	68db      	ldr	r3, [r3, #12]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d030      	beq.n	8009f24 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009ec2:	4b5b      	ldr	r3, [pc, #364]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a5e      	ldr	r2, [pc, #376]	@ (800a040 <HAL_RCC_OscConfig+0x33c>)
 8009ec8:	4013      	ands	r3, r2
 8009eca:	0019      	movs	r1, r3
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	691a      	ldr	r2, [r3, #16]
 8009ed0:	4b57      	ldr	r3, [pc, #348]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009ed2:	430a      	orrs	r2, r1
 8009ed4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009ed6:	4b56      	ldr	r3, [pc, #344]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	4b55      	ldr	r3, [pc, #340]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009edc:	2180      	movs	r1, #128	@ 0x80
 8009ede:	0049      	lsls	r1, r1, #1
 8009ee0:	430a      	orrs	r2, r1
 8009ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ee4:	f7fd fd78 	bl	80079d8 <HAL_GetTick>
 8009ee8:	0003      	movs	r3, r0
 8009eea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009eec:	e008      	b.n	8009f00 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009eee:	f7fd fd73 	bl	80079d8 <HAL_GetTick>
 8009ef2:	0002      	movs	r2, r0
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	1ad3      	subs	r3, r2, r3
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	d901      	bls.n	8009f00 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009efc:	2303      	movs	r3, #3
 8009efe:	e209      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f00:	4b4b      	ldr	r3, [pc, #300]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	2380      	movs	r3, #128	@ 0x80
 8009f06:	00db      	lsls	r3, r3, #3
 8009f08:	4013      	ands	r3, r2
 8009f0a:	d0f0      	beq.n	8009eee <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f0c:	4b48      	ldr	r3, [pc, #288]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	4a4a      	ldr	r2, [pc, #296]	@ (800a03c <HAL_RCC_OscConfig+0x338>)
 8009f12:	4013      	ands	r3, r2
 8009f14:	0019      	movs	r1, r3
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	695b      	ldr	r3, [r3, #20]
 8009f1a:	021a      	lsls	r2, r3, #8
 8009f1c:	4b44      	ldr	r3, [pc, #272]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f1e:	430a      	orrs	r2, r1
 8009f20:	605a      	str	r2, [r3, #4]
 8009f22:	e01b      	b.n	8009f5c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009f24:	4b42      	ldr	r3, [pc, #264]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	4b41      	ldr	r3, [pc, #260]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f2a:	4949      	ldr	r1, [pc, #292]	@ (800a050 <HAL_RCC_OscConfig+0x34c>)
 8009f2c:	400a      	ands	r2, r1
 8009f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f30:	f7fd fd52 	bl	80079d8 <HAL_GetTick>
 8009f34:	0003      	movs	r3, r0
 8009f36:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009f38:	e008      	b.n	8009f4c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f3a:	f7fd fd4d 	bl	80079d8 <HAL_GetTick>
 8009f3e:	0002      	movs	r2, r0
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	1ad3      	subs	r3, r2, r3
 8009f44:	2b02      	cmp	r3, #2
 8009f46:	d901      	bls.n	8009f4c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	e1e3      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009f4c:	4b38      	ldr	r3, [pc, #224]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	2380      	movs	r3, #128	@ 0x80
 8009f52:	00db      	lsls	r3, r3, #3
 8009f54:	4013      	ands	r3, r2
 8009f56:	d1f0      	bne.n	8009f3a <HAL_RCC_OscConfig+0x236>
 8009f58:	e000      	b.n	8009f5c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009f5a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	2208      	movs	r2, #8
 8009f62:	4013      	ands	r3, r2
 8009f64:	d047      	beq.n	8009ff6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009f66:	4b32      	ldr	r3, [pc, #200]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	2238      	movs	r2, #56	@ 0x38
 8009f6c:	4013      	ands	r3, r2
 8009f6e:	2b18      	cmp	r3, #24
 8009f70:	d10a      	bne.n	8009f88 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009f72:	4b2f      	ldr	r3, [pc, #188]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f76:	2202      	movs	r2, #2
 8009f78:	4013      	ands	r3, r2
 8009f7a:	d03c      	beq.n	8009ff6 <HAL_RCC_OscConfig+0x2f2>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	699b      	ldr	r3, [r3, #24]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d138      	bne.n	8009ff6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8009f84:	2301      	movs	r3, #1
 8009f86:	e1c5      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	699b      	ldr	r3, [r3, #24]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d019      	beq.n	8009fc4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009f90:	4b27      	ldr	r3, [pc, #156]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f92:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009f94:	4b26      	ldr	r3, [pc, #152]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009f96:	2101      	movs	r1, #1
 8009f98:	430a      	orrs	r2, r1
 8009f9a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f9c:	f7fd fd1c 	bl	80079d8 <HAL_GetTick>
 8009fa0:	0003      	movs	r3, r0
 8009fa2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009fa4:	e008      	b.n	8009fb8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009fa6:	f7fd fd17 	bl	80079d8 <HAL_GetTick>
 8009faa:	0002      	movs	r2, r0
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	1ad3      	subs	r3, r2, r3
 8009fb0:	2b02      	cmp	r3, #2
 8009fb2:	d901      	bls.n	8009fb8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8009fb4:	2303      	movs	r3, #3
 8009fb6:	e1ad      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009fb8:	4b1d      	ldr	r3, [pc, #116]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fbc:	2202      	movs	r2, #2
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	d0f1      	beq.n	8009fa6 <HAL_RCC_OscConfig+0x2a2>
 8009fc2:	e018      	b.n	8009ff6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009fc4:	4b1a      	ldr	r3, [pc, #104]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009fc6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009fc8:	4b19      	ldr	r3, [pc, #100]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009fca:	2101      	movs	r1, #1
 8009fcc:	438a      	bics	r2, r1
 8009fce:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fd0:	f7fd fd02 	bl	80079d8 <HAL_GetTick>
 8009fd4:	0003      	movs	r3, r0
 8009fd6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009fd8:	e008      	b.n	8009fec <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009fda:	f7fd fcfd 	bl	80079d8 <HAL_GetTick>
 8009fde:	0002      	movs	r2, r0
 8009fe0:	693b      	ldr	r3, [r7, #16]
 8009fe2:	1ad3      	subs	r3, r2, r3
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	d901      	bls.n	8009fec <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8009fe8:	2303      	movs	r3, #3
 8009fea:	e193      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009fec:	4b10      	ldr	r3, [pc, #64]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 8009fee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ff0:	2202      	movs	r2, #2
 8009ff2:	4013      	ands	r3, r2
 8009ff4:	d1f1      	bne.n	8009fda <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	2204      	movs	r2, #4
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	d100      	bne.n	800a002 <HAL_RCC_OscConfig+0x2fe>
 800a000:	e0c6      	b.n	800a190 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a002:	231f      	movs	r3, #31
 800a004:	18fb      	adds	r3, r7, r3
 800a006:	2200      	movs	r2, #0
 800a008:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a00a:	4b09      	ldr	r3, [pc, #36]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 800a00c:	689b      	ldr	r3, [r3, #8]
 800a00e:	2238      	movs	r2, #56	@ 0x38
 800a010:	4013      	ands	r3, r2
 800a012:	2b20      	cmp	r3, #32
 800a014:	d11e      	bne.n	800a054 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800a016:	4b06      	ldr	r3, [pc, #24]	@ (800a030 <HAL_RCC_OscConfig+0x32c>)
 800a018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a01a:	2202      	movs	r2, #2
 800a01c:	4013      	ands	r3, r2
 800a01e:	d100      	bne.n	800a022 <HAL_RCC_OscConfig+0x31e>
 800a020:	e0b6      	b.n	800a190 <HAL_RCC_OscConfig+0x48c>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d000      	beq.n	800a02c <HAL_RCC_OscConfig+0x328>
 800a02a:	e0b1      	b.n	800a190 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800a02c:	2301      	movs	r3, #1
 800a02e:	e171      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
 800a030:	40021000 	.word	0x40021000
 800a034:	fffeffff 	.word	0xfffeffff
 800a038:	fffbffff 	.word	0xfffbffff
 800a03c:	ffff80ff 	.word	0xffff80ff
 800a040:	ffffc7ff 	.word	0xffffc7ff
 800a044:	00f42400 	.word	0x00f42400
 800a048:	20000068 	.word	0x20000068
 800a04c:	20000074 	.word	0x20000074
 800a050:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a054:	4bb1      	ldr	r3, [pc, #708]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a056:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a058:	2380      	movs	r3, #128	@ 0x80
 800a05a:	055b      	lsls	r3, r3, #21
 800a05c:	4013      	ands	r3, r2
 800a05e:	d101      	bne.n	800a064 <HAL_RCC_OscConfig+0x360>
 800a060:	2301      	movs	r3, #1
 800a062:	e000      	b.n	800a066 <HAL_RCC_OscConfig+0x362>
 800a064:	2300      	movs	r3, #0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d011      	beq.n	800a08e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800a06a:	4bac      	ldr	r3, [pc, #688]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a06c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a06e:	4bab      	ldr	r3, [pc, #684]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a070:	2180      	movs	r1, #128	@ 0x80
 800a072:	0549      	lsls	r1, r1, #21
 800a074:	430a      	orrs	r2, r1
 800a076:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a078:	4ba8      	ldr	r3, [pc, #672]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a07a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a07c:	2380      	movs	r3, #128	@ 0x80
 800a07e:	055b      	lsls	r3, r3, #21
 800a080:	4013      	ands	r3, r2
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800a086:	231f      	movs	r3, #31
 800a088:	18fb      	adds	r3, r7, r3
 800a08a:	2201      	movs	r2, #1
 800a08c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a08e:	4ba4      	ldr	r3, [pc, #656]	@ (800a320 <HAL_RCC_OscConfig+0x61c>)
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	2380      	movs	r3, #128	@ 0x80
 800a094:	005b      	lsls	r3, r3, #1
 800a096:	4013      	ands	r3, r2
 800a098:	d11a      	bne.n	800a0d0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a09a:	4ba1      	ldr	r3, [pc, #644]	@ (800a320 <HAL_RCC_OscConfig+0x61c>)
 800a09c:	681a      	ldr	r2, [r3, #0]
 800a09e:	4ba0      	ldr	r3, [pc, #640]	@ (800a320 <HAL_RCC_OscConfig+0x61c>)
 800a0a0:	2180      	movs	r1, #128	@ 0x80
 800a0a2:	0049      	lsls	r1, r1, #1
 800a0a4:	430a      	orrs	r2, r1
 800a0a6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800a0a8:	f7fd fc96 	bl	80079d8 <HAL_GetTick>
 800a0ac:	0003      	movs	r3, r0
 800a0ae:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0b0:	e008      	b.n	800a0c4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0b2:	f7fd fc91 	bl	80079d8 <HAL_GetTick>
 800a0b6:	0002      	movs	r2, r0
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	2b02      	cmp	r3, #2
 800a0be:	d901      	bls.n	800a0c4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800a0c0:	2303      	movs	r3, #3
 800a0c2:	e127      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0c4:	4b96      	ldr	r3, [pc, #600]	@ (800a320 <HAL_RCC_OscConfig+0x61c>)
 800a0c6:	681a      	ldr	r2, [r3, #0]
 800a0c8:	2380      	movs	r3, #128	@ 0x80
 800a0ca:	005b      	lsls	r3, r3, #1
 800a0cc:	4013      	ands	r3, r2
 800a0ce:	d0f0      	beq.n	800a0b2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	689b      	ldr	r3, [r3, #8]
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d106      	bne.n	800a0e6 <HAL_RCC_OscConfig+0x3e2>
 800a0d8:	4b90      	ldr	r3, [pc, #576]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a0da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a0dc:	4b8f      	ldr	r3, [pc, #572]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a0de:	2101      	movs	r1, #1
 800a0e0:	430a      	orrs	r2, r1
 800a0e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a0e4:	e01c      	b.n	800a120 <HAL_RCC_OscConfig+0x41c>
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	689b      	ldr	r3, [r3, #8]
 800a0ea:	2b05      	cmp	r3, #5
 800a0ec:	d10c      	bne.n	800a108 <HAL_RCC_OscConfig+0x404>
 800a0ee:	4b8b      	ldr	r3, [pc, #556]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a0f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a0f2:	4b8a      	ldr	r3, [pc, #552]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a0f4:	2104      	movs	r1, #4
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a0fa:	4b88      	ldr	r3, [pc, #544]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a0fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a0fe:	4b87      	ldr	r3, [pc, #540]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a100:	2101      	movs	r1, #1
 800a102:	430a      	orrs	r2, r1
 800a104:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a106:	e00b      	b.n	800a120 <HAL_RCC_OscConfig+0x41c>
 800a108:	4b84      	ldr	r3, [pc, #528]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a10a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a10c:	4b83      	ldr	r3, [pc, #524]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a10e:	2101      	movs	r1, #1
 800a110:	438a      	bics	r2, r1
 800a112:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a114:	4b81      	ldr	r3, [pc, #516]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a116:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a118:	4b80      	ldr	r3, [pc, #512]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a11a:	2104      	movs	r1, #4
 800a11c:	438a      	bics	r2, r1
 800a11e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d014      	beq.n	800a152 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a128:	f7fd fc56 	bl	80079d8 <HAL_GetTick>
 800a12c:	0003      	movs	r3, r0
 800a12e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a130:	e009      	b.n	800a146 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a132:	f7fd fc51 	bl	80079d8 <HAL_GetTick>
 800a136:	0002      	movs	r2, r0
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	1ad3      	subs	r3, r2, r3
 800a13c:	4a79      	ldr	r2, [pc, #484]	@ (800a324 <HAL_RCC_OscConfig+0x620>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d901      	bls.n	800a146 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800a142:	2303      	movs	r3, #3
 800a144:	e0e6      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a146:	4b75      	ldr	r3, [pc, #468]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a14a:	2202      	movs	r2, #2
 800a14c:	4013      	ands	r3, r2
 800a14e:	d0f0      	beq.n	800a132 <HAL_RCC_OscConfig+0x42e>
 800a150:	e013      	b.n	800a17a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a152:	f7fd fc41 	bl	80079d8 <HAL_GetTick>
 800a156:	0003      	movs	r3, r0
 800a158:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a15a:	e009      	b.n	800a170 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a15c:	f7fd fc3c 	bl	80079d8 <HAL_GetTick>
 800a160:	0002      	movs	r2, r0
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	1ad3      	subs	r3, r2, r3
 800a166:	4a6f      	ldr	r2, [pc, #444]	@ (800a324 <HAL_RCC_OscConfig+0x620>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d901      	bls.n	800a170 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800a16c:	2303      	movs	r3, #3
 800a16e:	e0d1      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a170:	4b6a      	ldr	r3, [pc, #424]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a174:	2202      	movs	r2, #2
 800a176:	4013      	ands	r3, r2
 800a178:	d1f0      	bne.n	800a15c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800a17a:	231f      	movs	r3, #31
 800a17c:	18fb      	adds	r3, r7, r3
 800a17e:	781b      	ldrb	r3, [r3, #0]
 800a180:	2b01      	cmp	r3, #1
 800a182:	d105      	bne.n	800a190 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800a184:	4b65      	ldr	r3, [pc, #404]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a186:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a188:	4b64      	ldr	r3, [pc, #400]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a18a:	4967      	ldr	r1, [pc, #412]	@ (800a328 <HAL_RCC_OscConfig+0x624>)
 800a18c:	400a      	ands	r2, r1
 800a18e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	69db      	ldr	r3, [r3, #28]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d100      	bne.n	800a19a <HAL_RCC_OscConfig+0x496>
 800a198:	e0bb      	b.n	800a312 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a19a:	4b60      	ldr	r3, [pc, #384]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	2238      	movs	r2, #56	@ 0x38
 800a1a0:	4013      	ands	r3, r2
 800a1a2:	2b10      	cmp	r3, #16
 800a1a4:	d100      	bne.n	800a1a8 <HAL_RCC_OscConfig+0x4a4>
 800a1a6:	e07b      	b.n	800a2a0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	69db      	ldr	r3, [r3, #28]
 800a1ac:	2b02      	cmp	r3, #2
 800a1ae:	d156      	bne.n	800a25e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a1b0:	4b5a      	ldr	r3, [pc, #360]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a1b2:	681a      	ldr	r2, [r3, #0]
 800a1b4:	4b59      	ldr	r3, [pc, #356]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a1b6:	495d      	ldr	r1, [pc, #372]	@ (800a32c <HAL_RCC_OscConfig+0x628>)
 800a1b8:	400a      	ands	r2, r1
 800a1ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1bc:	f7fd fc0c 	bl	80079d8 <HAL_GetTick>
 800a1c0:	0003      	movs	r3, r0
 800a1c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a1c4:	e008      	b.n	800a1d8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1c6:	f7fd fc07 	bl	80079d8 <HAL_GetTick>
 800a1ca:	0002      	movs	r2, r0
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	1ad3      	subs	r3, r2, r3
 800a1d0:	2b02      	cmp	r3, #2
 800a1d2:	d901      	bls.n	800a1d8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	e09d      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a1d8:	4b50      	ldr	r3, [pc, #320]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	2380      	movs	r3, #128	@ 0x80
 800a1de:	049b      	lsls	r3, r3, #18
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	d1f0      	bne.n	800a1c6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a1e4:	4b4d      	ldr	r3, [pc, #308]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	4a51      	ldr	r2, [pc, #324]	@ (800a330 <HAL_RCC_OscConfig+0x62c>)
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	0019      	movs	r1, r3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a1a      	ldr	r2, [r3, #32]
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1f6:	431a      	orrs	r2, r3
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1fc:	021b      	lsls	r3, r3, #8
 800a1fe:	431a      	orrs	r2, r3
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a204:	431a      	orrs	r2, r3
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a20a:	431a      	orrs	r2, r3
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a210:	431a      	orrs	r2, r3
 800a212:	4b42      	ldr	r3, [pc, #264]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a214:	430a      	orrs	r2, r1
 800a216:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a218:	4b40      	ldr	r3, [pc, #256]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	4b3f      	ldr	r3, [pc, #252]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a21e:	2180      	movs	r1, #128	@ 0x80
 800a220:	0449      	lsls	r1, r1, #17
 800a222:	430a      	orrs	r2, r1
 800a224:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800a226:	4b3d      	ldr	r3, [pc, #244]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a228:	68da      	ldr	r2, [r3, #12]
 800a22a:	4b3c      	ldr	r3, [pc, #240]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a22c:	2180      	movs	r1, #128	@ 0x80
 800a22e:	0549      	lsls	r1, r1, #21
 800a230:	430a      	orrs	r2, r1
 800a232:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a234:	f7fd fbd0 	bl	80079d8 <HAL_GetTick>
 800a238:	0003      	movs	r3, r0
 800a23a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a23c:	e008      	b.n	800a250 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a23e:	f7fd fbcb 	bl	80079d8 <HAL_GetTick>
 800a242:	0002      	movs	r2, r0
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	2b02      	cmp	r3, #2
 800a24a:	d901      	bls.n	800a250 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800a24c:	2303      	movs	r3, #3
 800a24e:	e061      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a250:	4b32      	ldr	r3, [pc, #200]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a252:	681a      	ldr	r2, [r3, #0]
 800a254:	2380      	movs	r3, #128	@ 0x80
 800a256:	049b      	lsls	r3, r3, #18
 800a258:	4013      	ands	r3, r2
 800a25a:	d0f0      	beq.n	800a23e <HAL_RCC_OscConfig+0x53a>
 800a25c:	e059      	b.n	800a312 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a25e:	4b2f      	ldr	r3, [pc, #188]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	4b2e      	ldr	r3, [pc, #184]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a264:	4931      	ldr	r1, [pc, #196]	@ (800a32c <HAL_RCC_OscConfig+0x628>)
 800a266:	400a      	ands	r2, r1
 800a268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a26a:	f7fd fbb5 	bl	80079d8 <HAL_GetTick>
 800a26e:	0003      	movs	r3, r0
 800a270:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a272:	e008      	b.n	800a286 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a274:	f7fd fbb0 	bl	80079d8 <HAL_GetTick>
 800a278:	0002      	movs	r2, r0
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	1ad3      	subs	r3, r2, r3
 800a27e:	2b02      	cmp	r3, #2
 800a280:	d901      	bls.n	800a286 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800a282:	2303      	movs	r3, #3
 800a284:	e046      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a286:	4b25      	ldr	r3, [pc, #148]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a288:	681a      	ldr	r2, [r3, #0]
 800a28a:	2380      	movs	r3, #128	@ 0x80
 800a28c:	049b      	lsls	r3, r3, #18
 800a28e:	4013      	ands	r3, r2
 800a290:	d1f0      	bne.n	800a274 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800a292:	4b22      	ldr	r3, [pc, #136]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a294:	68da      	ldr	r2, [r3, #12]
 800a296:	4b21      	ldr	r3, [pc, #132]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a298:	4926      	ldr	r1, [pc, #152]	@ (800a334 <HAL_RCC_OscConfig+0x630>)
 800a29a:	400a      	ands	r2, r1
 800a29c:	60da      	str	r2, [r3, #12]
 800a29e:	e038      	b.n	800a312 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	69db      	ldr	r3, [r3, #28]
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d101      	bne.n	800a2ac <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e033      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800a2ac:	4b1b      	ldr	r3, [pc, #108]	@ (800a31c <HAL_RCC_OscConfig+0x618>)
 800a2ae:	68db      	ldr	r3, [r3, #12]
 800a2b0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	2203      	movs	r2, #3
 800a2b6:	401a      	ands	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6a1b      	ldr	r3, [r3, #32]
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d126      	bne.n	800a30e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	2270      	movs	r2, #112	@ 0x70
 800a2c4:	401a      	ands	r2, r3
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d11f      	bne.n	800a30e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a2ce:	697a      	ldr	r2, [r7, #20]
 800a2d0:	23fe      	movs	r3, #254	@ 0xfe
 800a2d2:	01db      	lsls	r3, r3, #7
 800a2d4:	401a      	ands	r2, r3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2da:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d116      	bne.n	800a30e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a2e0:	697a      	ldr	r2, [r7, #20]
 800a2e2:	23f8      	movs	r3, #248	@ 0xf8
 800a2e4:	039b      	lsls	r3, r3, #14
 800a2e6:	401a      	ands	r2, r3
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d10e      	bne.n	800a30e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a2f0:	697a      	ldr	r2, [r7, #20]
 800a2f2:	23e0      	movs	r3, #224	@ 0xe0
 800a2f4:	051b      	lsls	r3, r3, #20
 800a2f6:	401a      	ands	r2, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d106      	bne.n	800a30e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	0f5b      	lsrs	r3, r3, #29
 800a304:	075a      	lsls	r2, r3, #29
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d001      	beq.n	800a312 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	e000      	b.n	800a314 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	0018      	movs	r0, r3
 800a316:	46bd      	mov	sp, r7
 800a318:	b008      	add	sp, #32
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	40021000 	.word	0x40021000
 800a320:	40007000 	.word	0x40007000
 800a324:	00001388 	.word	0x00001388
 800a328:	efffffff 	.word	0xefffffff
 800a32c:	feffffff 	.word	0xfeffffff
 800a330:	11c1808c 	.word	0x11c1808c
 800a334:	eefefffc 	.word	0xeefefffc

0800a338 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b084      	sub	sp, #16
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d101      	bne.n	800a34c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a348:	2301      	movs	r3, #1
 800a34a:	e0e9      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a34c:	4b76      	ldr	r3, [pc, #472]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2207      	movs	r2, #7
 800a352:	4013      	ands	r3, r2
 800a354:	683a      	ldr	r2, [r7, #0]
 800a356:	429a      	cmp	r2, r3
 800a358:	d91e      	bls.n	800a398 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a35a:	4b73      	ldr	r3, [pc, #460]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2207      	movs	r2, #7
 800a360:	4393      	bics	r3, r2
 800a362:	0019      	movs	r1, r3
 800a364:	4b70      	ldr	r3, [pc, #448]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a366:	683a      	ldr	r2, [r7, #0]
 800a368:	430a      	orrs	r2, r1
 800a36a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a36c:	f7fd fb34 	bl	80079d8 <HAL_GetTick>
 800a370:	0003      	movs	r3, r0
 800a372:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a374:	e009      	b.n	800a38a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a376:	f7fd fb2f 	bl	80079d8 <HAL_GetTick>
 800a37a:	0002      	movs	r2, r0
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	1ad3      	subs	r3, r2, r3
 800a380:	4a6a      	ldr	r2, [pc, #424]	@ (800a52c <HAL_RCC_ClockConfig+0x1f4>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d901      	bls.n	800a38a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800a386:	2303      	movs	r3, #3
 800a388:	e0ca      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a38a:	4b67      	ldr	r3, [pc, #412]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	2207      	movs	r2, #7
 800a390:	4013      	ands	r3, r2
 800a392:	683a      	ldr	r2, [r7, #0]
 800a394:	429a      	cmp	r2, r3
 800a396:	d1ee      	bne.n	800a376 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	2202      	movs	r2, #2
 800a39e:	4013      	ands	r3, r2
 800a3a0:	d015      	beq.n	800a3ce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2204      	movs	r2, #4
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	d006      	beq.n	800a3ba <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a3ac:	4b60      	ldr	r3, [pc, #384]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a3ae:	689a      	ldr	r2, [r3, #8]
 800a3b0:	4b5f      	ldr	r3, [pc, #380]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a3b2:	21e0      	movs	r1, #224	@ 0xe0
 800a3b4:	01c9      	lsls	r1, r1, #7
 800a3b6:	430a      	orrs	r2, r1
 800a3b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a3ba:	4b5d      	ldr	r3, [pc, #372]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	4a5d      	ldr	r2, [pc, #372]	@ (800a534 <HAL_RCC_ClockConfig+0x1fc>)
 800a3c0:	4013      	ands	r3, r2
 800a3c2:	0019      	movs	r1, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	689a      	ldr	r2, [r3, #8]
 800a3c8:	4b59      	ldr	r3, [pc, #356]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a3ca:	430a      	orrs	r2, r1
 800a3cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	4013      	ands	r3, r2
 800a3d6:	d057      	beq.n	800a488 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d107      	bne.n	800a3f0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a3e0:	4b53      	ldr	r3, [pc, #332]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a3e2:	681a      	ldr	r2, [r3, #0]
 800a3e4:	2380      	movs	r3, #128	@ 0x80
 800a3e6:	029b      	lsls	r3, r3, #10
 800a3e8:	4013      	ands	r3, r2
 800a3ea:	d12b      	bne.n	800a444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e097      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	2b02      	cmp	r3, #2
 800a3f6:	d107      	bne.n	800a408 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3f8:	4b4d      	ldr	r3, [pc, #308]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a3fa:	681a      	ldr	r2, [r3, #0]
 800a3fc:	2380      	movs	r3, #128	@ 0x80
 800a3fe:	049b      	lsls	r3, r3, #18
 800a400:	4013      	ands	r3, r2
 800a402:	d11f      	bne.n	800a444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	e08b      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d107      	bne.n	800a420 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a410:	4b47      	ldr	r3, [pc, #284]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	2380      	movs	r3, #128	@ 0x80
 800a416:	00db      	lsls	r3, r3, #3
 800a418:	4013      	ands	r3, r2
 800a41a:	d113      	bne.n	800a444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e07f      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	2b03      	cmp	r3, #3
 800a426:	d106      	bne.n	800a436 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a428:	4b41      	ldr	r3, [pc, #260]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a42a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a42c:	2202      	movs	r2, #2
 800a42e:	4013      	ands	r3, r2
 800a430:	d108      	bne.n	800a444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	e074      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a436:	4b3e      	ldr	r3, [pc, #248]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a43a:	2202      	movs	r2, #2
 800a43c:	4013      	ands	r3, r2
 800a43e:	d101      	bne.n	800a444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a440:	2301      	movs	r3, #1
 800a442:	e06d      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a444:	4b3a      	ldr	r3, [pc, #232]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	2207      	movs	r2, #7
 800a44a:	4393      	bics	r3, r2
 800a44c:	0019      	movs	r1, r3
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	685a      	ldr	r2, [r3, #4]
 800a452:	4b37      	ldr	r3, [pc, #220]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a454:	430a      	orrs	r2, r1
 800a456:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a458:	f7fd fabe 	bl	80079d8 <HAL_GetTick>
 800a45c:	0003      	movs	r3, r0
 800a45e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a460:	e009      	b.n	800a476 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a462:	f7fd fab9 	bl	80079d8 <HAL_GetTick>
 800a466:	0002      	movs	r2, r0
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	1ad3      	subs	r3, r2, r3
 800a46c:	4a2f      	ldr	r2, [pc, #188]	@ (800a52c <HAL_RCC_ClockConfig+0x1f4>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d901      	bls.n	800a476 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a472:	2303      	movs	r3, #3
 800a474:	e054      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a476:	4b2e      	ldr	r3, [pc, #184]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a478:	689b      	ldr	r3, [r3, #8]
 800a47a:	2238      	movs	r2, #56	@ 0x38
 800a47c:	401a      	ands	r2, r3
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	00db      	lsls	r3, r3, #3
 800a484:	429a      	cmp	r2, r3
 800a486:	d1ec      	bne.n	800a462 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a488:	4b27      	ldr	r3, [pc, #156]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	2207      	movs	r2, #7
 800a48e:	4013      	ands	r3, r2
 800a490:	683a      	ldr	r2, [r7, #0]
 800a492:	429a      	cmp	r2, r3
 800a494:	d21e      	bcs.n	800a4d4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a496:	4b24      	ldr	r3, [pc, #144]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	2207      	movs	r2, #7
 800a49c:	4393      	bics	r3, r2
 800a49e:	0019      	movs	r1, r3
 800a4a0:	4b21      	ldr	r3, [pc, #132]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a4a2:	683a      	ldr	r2, [r7, #0]
 800a4a4:	430a      	orrs	r2, r1
 800a4a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a4a8:	f7fd fa96 	bl	80079d8 <HAL_GetTick>
 800a4ac:	0003      	movs	r3, r0
 800a4ae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a4b0:	e009      	b.n	800a4c6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a4b2:	f7fd fa91 	bl	80079d8 <HAL_GetTick>
 800a4b6:	0002      	movs	r2, r0
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	1ad3      	subs	r3, r2, r3
 800a4bc:	4a1b      	ldr	r2, [pc, #108]	@ (800a52c <HAL_RCC_ClockConfig+0x1f4>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d901      	bls.n	800a4c6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a4c2:	2303      	movs	r3, #3
 800a4c4:	e02c      	b.n	800a520 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a4c6:	4b18      	ldr	r3, [pc, #96]	@ (800a528 <HAL_RCC_ClockConfig+0x1f0>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	2207      	movs	r2, #7
 800a4cc:	4013      	ands	r3, r2
 800a4ce:	683a      	ldr	r2, [r7, #0]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d1ee      	bne.n	800a4b2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2204      	movs	r2, #4
 800a4da:	4013      	ands	r3, r2
 800a4dc:	d009      	beq.n	800a4f2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a4de:	4b14      	ldr	r3, [pc, #80]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	4a15      	ldr	r2, [pc, #84]	@ (800a538 <HAL_RCC_ClockConfig+0x200>)
 800a4e4:	4013      	ands	r3, r2
 800a4e6:	0019      	movs	r1, r3
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	4b10      	ldr	r3, [pc, #64]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a4ee:	430a      	orrs	r2, r1
 800a4f0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a4f2:	f000 f829 	bl	800a548 <HAL_RCC_GetSysClockFreq>
 800a4f6:	0001      	movs	r1, r0
 800a4f8:	4b0d      	ldr	r3, [pc, #52]	@ (800a530 <HAL_RCC_ClockConfig+0x1f8>)
 800a4fa:	689b      	ldr	r3, [r3, #8]
 800a4fc:	0a1b      	lsrs	r3, r3, #8
 800a4fe:	220f      	movs	r2, #15
 800a500:	401a      	ands	r2, r3
 800a502:	4b0e      	ldr	r3, [pc, #56]	@ (800a53c <HAL_RCC_ClockConfig+0x204>)
 800a504:	0092      	lsls	r2, r2, #2
 800a506:	58d3      	ldr	r3, [r2, r3]
 800a508:	221f      	movs	r2, #31
 800a50a:	4013      	ands	r3, r2
 800a50c:	000a      	movs	r2, r1
 800a50e:	40da      	lsrs	r2, r3
 800a510:	4b0b      	ldr	r3, [pc, #44]	@ (800a540 <HAL_RCC_ClockConfig+0x208>)
 800a512:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a514:	4b0b      	ldr	r3, [pc, #44]	@ (800a544 <HAL_RCC_ClockConfig+0x20c>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	0018      	movs	r0, r3
 800a51a:	f7fc fc79 	bl	8006e10 <HAL_InitTick>
 800a51e:	0003      	movs	r3, r0
}
 800a520:	0018      	movs	r0, r3
 800a522:	46bd      	mov	sp, r7
 800a524:	b004      	add	sp, #16
 800a526:	bd80      	pop	{r7, pc}
 800a528:	40022000 	.word	0x40022000
 800a52c:	00001388 	.word	0x00001388
 800a530:	40021000 	.word	0x40021000
 800a534:	fffff0ff 	.word	0xfffff0ff
 800a538:	ffff8fff 	.word	0xffff8fff
 800a53c:	08017250 	.word	0x08017250
 800a540:	20000068 	.word	0x20000068
 800a544:	20000074 	.word	0x20000074

0800a548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b086      	sub	sp, #24
 800a54c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a54e:	4b3c      	ldr	r3, [pc, #240]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	2238      	movs	r2, #56	@ 0x38
 800a554:	4013      	ands	r3, r2
 800a556:	d10f      	bne.n	800a578 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a558:	4b39      	ldr	r3, [pc, #228]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	0adb      	lsrs	r3, r3, #11
 800a55e:	2207      	movs	r2, #7
 800a560:	4013      	ands	r3, r2
 800a562:	2201      	movs	r2, #1
 800a564:	409a      	lsls	r2, r3
 800a566:	0013      	movs	r3, r2
 800a568:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a56a:	6839      	ldr	r1, [r7, #0]
 800a56c:	4835      	ldr	r0, [pc, #212]	@ (800a644 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a56e:	f7f5 fde7 	bl	8000140 <__udivsi3>
 800a572:	0003      	movs	r3, r0
 800a574:	613b      	str	r3, [r7, #16]
 800a576:	e05d      	b.n	800a634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a578:	4b31      	ldr	r3, [pc, #196]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a57a:	689b      	ldr	r3, [r3, #8]
 800a57c:	2238      	movs	r2, #56	@ 0x38
 800a57e:	4013      	ands	r3, r2
 800a580:	2b08      	cmp	r3, #8
 800a582:	d102      	bne.n	800a58a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a584:	4b30      	ldr	r3, [pc, #192]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x100>)
 800a586:	613b      	str	r3, [r7, #16]
 800a588:	e054      	b.n	800a634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a58a:	4b2d      	ldr	r3, [pc, #180]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	2238      	movs	r2, #56	@ 0x38
 800a590:	4013      	ands	r3, r2
 800a592:	2b10      	cmp	r3, #16
 800a594:	d138      	bne.n	800a608 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a596:	4b2a      	ldr	r3, [pc, #168]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	2203      	movs	r2, #3
 800a59c:	4013      	ands	r3, r2
 800a59e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a5a0:	4b27      	ldr	r3, [pc, #156]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a5a2:	68db      	ldr	r3, [r3, #12]
 800a5a4:	091b      	lsrs	r3, r3, #4
 800a5a6:	2207      	movs	r2, #7
 800a5a8:	4013      	ands	r3, r2
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	2b03      	cmp	r3, #3
 800a5b2:	d10d      	bne.n	800a5d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a5b4:	68b9      	ldr	r1, [r7, #8]
 800a5b6:	4824      	ldr	r0, [pc, #144]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x100>)
 800a5b8:	f7f5 fdc2 	bl	8000140 <__udivsi3>
 800a5bc:	0003      	movs	r3, r0
 800a5be:	0019      	movs	r1, r3
 800a5c0:	4b1f      	ldr	r3, [pc, #124]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	0a1b      	lsrs	r3, r3, #8
 800a5c6:	227f      	movs	r2, #127	@ 0x7f
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	434b      	muls	r3, r1
 800a5cc:	617b      	str	r3, [r7, #20]
        break;
 800a5ce:	e00d      	b.n	800a5ec <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a5d0:	68b9      	ldr	r1, [r7, #8]
 800a5d2:	481c      	ldr	r0, [pc, #112]	@ (800a644 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a5d4:	f7f5 fdb4 	bl	8000140 <__udivsi3>
 800a5d8:	0003      	movs	r3, r0
 800a5da:	0019      	movs	r1, r3
 800a5dc:	4b18      	ldr	r3, [pc, #96]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	0a1b      	lsrs	r3, r3, #8
 800a5e2:	227f      	movs	r2, #127	@ 0x7f
 800a5e4:	4013      	ands	r3, r2
 800a5e6:	434b      	muls	r3, r1
 800a5e8:	617b      	str	r3, [r7, #20]
        break;
 800a5ea:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a5ec:	4b14      	ldr	r3, [pc, #80]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a5ee:	68db      	ldr	r3, [r3, #12]
 800a5f0:	0f5b      	lsrs	r3, r3, #29
 800a5f2:	2207      	movs	r2, #7
 800a5f4:	4013      	ands	r3, r2
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a5fa:	6879      	ldr	r1, [r7, #4]
 800a5fc:	6978      	ldr	r0, [r7, #20]
 800a5fe:	f7f5 fd9f 	bl	8000140 <__udivsi3>
 800a602:	0003      	movs	r3, r0
 800a604:	613b      	str	r3, [r7, #16]
 800a606:	e015      	b.n	800a634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a608:	4b0d      	ldr	r3, [pc, #52]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a60a:	689b      	ldr	r3, [r3, #8]
 800a60c:	2238      	movs	r2, #56	@ 0x38
 800a60e:	4013      	ands	r3, r2
 800a610:	2b20      	cmp	r3, #32
 800a612:	d103      	bne.n	800a61c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a614:	2380      	movs	r3, #128	@ 0x80
 800a616:	021b      	lsls	r3, r3, #8
 800a618:	613b      	str	r3, [r7, #16]
 800a61a:	e00b      	b.n	800a634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a61c:	4b08      	ldr	r3, [pc, #32]	@ (800a640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a61e:	689b      	ldr	r3, [r3, #8]
 800a620:	2238      	movs	r2, #56	@ 0x38
 800a622:	4013      	ands	r3, r2
 800a624:	2b18      	cmp	r3, #24
 800a626:	d103      	bne.n	800a630 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a628:	23fa      	movs	r3, #250	@ 0xfa
 800a62a:	01db      	lsls	r3, r3, #7
 800a62c:	613b      	str	r3, [r7, #16]
 800a62e:	e001      	b.n	800a634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a630:	2300      	movs	r3, #0
 800a632:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a634:	693b      	ldr	r3, [r7, #16]
}
 800a636:	0018      	movs	r0, r3
 800a638:	46bd      	mov	sp, r7
 800a63a:	b006      	add	sp, #24
 800a63c:	bd80      	pop	{r7, pc}
 800a63e:	46c0      	nop			@ (mov r8, r8)
 800a640:	40021000 	.word	0x40021000
 800a644:	00f42400 	.word	0x00f42400
 800a648:	00b71b00 	.word	0x00b71b00

0800a64c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a650:	4b02      	ldr	r3, [pc, #8]	@ (800a65c <HAL_RCC_GetHCLKFreq+0x10>)
 800a652:	681b      	ldr	r3, [r3, #0]
}
 800a654:	0018      	movs	r0, r3
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	46c0      	nop			@ (mov r8, r8)
 800a65c:	20000068 	.word	0x20000068

0800a660 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a660:	b5b0      	push	{r4, r5, r7, lr}
 800a662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a664:	f7ff fff2 	bl	800a64c <HAL_RCC_GetHCLKFreq>
 800a668:	0004      	movs	r4, r0
 800a66a:	f7ff fb3f 	bl	8009cec <LL_RCC_GetAPB1Prescaler>
 800a66e:	0003      	movs	r3, r0
 800a670:	0b1a      	lsrs	r2, r3, #12
 800a672:	4b05      	ldr	r3, [pc, #20]	@ (800a688 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a674:	0092      	lsls	r2, r2, #2
 800a676:	58d3      	ldr	r3, [r2, r3]
 800a678:	221f      	movs	r2, #31
 800a67a:	4013      	ands	r3, r2
 800a67c:	40dc      	lsrs	r4, r3
 800a67e:	0023      	movs	r3, r4
}
 800a680:	0018      	movs	r0, r3
 800a682:	46bd      	mov	sp, r7
 800a684:	bdb0      	pop	{r4, r5, r7, pc}
 800a686:	46c0      	nop			@ (mov r8, r8)
 800a688:	08017290 	.word	0x08017290

0800a68c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
 800a694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2207      	movs	r2, #7
 800a69a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a69c:	4b0e      	ldr	r3, [pc, #56]	@ (800a6d8 <HAL_RCC_GetClockConfig+0x4c>)
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	2207      	movs	r2, #7
 800a6a2:	401a      	ands	r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a6a8:	4b0b      	ldr	r3, [pc, #44]	@ (800a6d8 <HAL_RCC_GetClockConfig+0x4c>)
 800a6aa:	689a      	ldr	r2, [r3, #8]
 800a6ac:	23f0      	movs	r3, #240	@ 0xf0
 800a6ae:	011b      	lsls	r3, r3, #4
 800a6b0:	401a      	ands	r2, r3
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800a6b6:	4b08      	ldr	r3, [pc, #32]	@ (800a6d8 <HAL_RCC_GetClockConfig+0x4c>)
 800a6b8:	689a      	ldr	r2, [r3, #8]
 800a6ba:	23e0      	movs	r3, #224	@ 0xe0
 800a6bc:	01db      	lsls	r3, r3, #7
 800a6be:	401a      	ands	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a6c4:	4b05      	ldr	r3, [pc, #20]	@ (800a6dc <HAL_RCC_GetClockConfig+0x50>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	2207      	movs	r2, #7
 800a6ca:	401a      	ands	r2, r3
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	601a      	str	r2, [r3, #0]
}
 800a6d0:	46c0      	nop			@ (mov r8, r8)
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	b002      	add	sp, #8
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	40021000 	.word	0x40021000
 800a6dc:	40022000 	.word	0x40022000

0800a6e0 <HAL_RCC_EnableCSS>:
  *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800a6e4:	4b04      	ldr	r3, [pc, #16]	@ (800a6f8 <HAL_RCC_EnableCSS+0x18>)
 800a6e6:	681a      	ldr	r2, [r3, #0]
 800a6e8:	4b03      	ldr	r3, [pc, #12]	@ (800a6f8 <HAL_RCC_EnableCSS+0x18>)
 800a6ea:	2180      	movs	r1, #128	@ 0x80
 800a6ec:	0309      	lsls	r1, r1, #12
 800a6ee:	430a      	orrs	r2, r1
 800a6f0:	601a      	str	r2, [r3, #0]
}
 800a6f2:	46c0      	nop			@ (mov r8, r8)
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}
 800a6f8:	40021000 	.word	0x40021000

0800a6fc <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note  This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b082      	sub	sp, #8
 800a700:	af00      	add	r7, sp, #0
  uint32_t itflag = RCC->CIFR;
 800a702:	4b0d      	ldr	r3, [pc, #52]	@ (800a738 <HAL_RCC_NMI_IRQHandler+0x3c>)
 800a704:	69db      	ldr	r3, [r3, #28]
 800a706:	607b      	str	r3, [r7, #4]

  /* Clear interrupt flags related to CSS */
  RCC->CICR = (itflag & (RCC_CIFR_CSSF | RCC_CIFR_LSECSSF));
 800a708:	4b0b      	ldr	r3, [pc, #44]	@ (800a738 <HAL_RCC_NMI_IRQHandler+0x3c>)
 800a70a:	6879      	ldr	r1, [r7, #4]
 800a70c:	22c0      	movs	r2, #192	@ 0xc0
 800a70e:	0092      	lsls	r2, r2, #2
 800a710:	400a      	ands	r2, r1
 800a712:	621a      	str	r2, [r3, #32]

  /* Check RCC CSSF interrupt flag  */
  if ((itflag & RCC_CIFR_CSSF) != 0x00u)
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	2380      	movs	r3, #128	@ 0x80
 800a718:	005b      	lsls	r3, r3, #1
 800a71a:	4013      	ands	r3, r2
 800a71c:	d001      	beq.n	800a722 <HAL_RCC_NMI_IRQHandler+0x26>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a71e:	f000 f80d 	bl	800a73c <HAL_RCC_CSSCallback>
  }

  /* Check RCC LSECSSF interrupt flag  */
  if ((itflag & RCC_CIFR_LSECSSF) != 0x00u)
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	2380      	movs	r3, #128	@ 0x80
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	4013      	ands	r3, r2
 800a72a:	d001      	beq.n	800a730 <HAL_RCC_NMI_IRQHandler+0x34>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_LSECSSCallback();
 800a72c:	f000 f80b 	bl	800a746 <HAL_RCC_LSECSSCallback>
  }
}
 800a730:	46c0      	nop			@ (mov r8, r8)
 800a732:	46bd      	mov	sp, r7
 800a734:	b002      	add	sp, #8
 800a736:	bd80      	pop	{r7, pc}
 800a738:	40021000 	.word	0x40021000

0800a73c <HAL_RCC_CSSCallback>:
/**
  * @brief Handle the RCC HSE Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 800a740:	46c0      	nop			@ (mov r8, r8)
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}

0800a746 <HAL_RCC_LSECSSCallback>:
/**
  * @brief  RCC LSE Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_LSECSSCallback(void)
{
 800a746:	b580      	push	{r7, lr}
 800a748:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_LSECSSCallback should be implemented in the user file
   */
}
 800a74a:	46c0      	nop			@ (mov r8, r8)
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b086      	sub	sp, #24
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a758:	2313      	movs	r3, #19
 800a75a:	18fb      	adds	r3, r7, r3
 800a75c:	2200      	movs	r2, #0
 800a75e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a760:	2312      	movs	r3, #18
 800a762:	18fb      	adds	r3, r7, r3
 800a764:	2200      	movs	r2, #0
 800a766:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681a      	ldr	r2, [r3, #0]
 800a76c:	2380      	movs	r3, #128	@ 0x80
 800a76e:	029b      	lsls	r3, r3, #10
 800a770:	4013      	ands	r3, r2
 800a772:	d100      	bne.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a774:	e0a3      	b.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a776:	2011      	movs	r0, #17
 800a778:	183b      	adds	r3, r7, r0
 800a77a:	2200      	movs	r2, #0
 800a77c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a77e:	4bc3      	ldr	r3, [pc, #780]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a780:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a782:	2380      	movs	r3, #128	@ 0x80
 800a784:	055b      	lsls	r3, r3, #21
 800a786:	4013      	ands	r3, r2
 800a788:	d110      	bne.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a78a:	4bc0      	ldr	r3, [pc, #768]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a78c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a78e:	4bbf      	ldr	r3, [pc, #764]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a790:	2180      	movs	r1, #128	@ 0x80
 800a792:	0549      	lsls	r1, r1, #21
 800a794:	430a      	orrs	r2, r1
 800a796:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a798:	4bbc      	ldr	r3, [pc, #752]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a79a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a79c:	2380      	movs	r3, #128	@ 0x80
 800a79e:	055b      	lsls	r3, r3, #21
 800a7a0:	4013      	ands	r3, r2
 800a7a2:	60bb      	str	r3, [r7, #8]
 800a7a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a7a6:	183b      	adds	r3, r7, r0
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a7ac:	4bb8      	ldr	r3, [pc, #736]	@ (800aa90 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800a7ae:	681a      	ldr	r2, [r3, #0]
 800a7b0:	4bb7      	ldr	r3, [pc, #732]	@ (800aa90 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800a7b2:	2180      	movs	r1, #128	@ 0x80
 800a7b4:	0049      	lsls	r1, r1, #1
 800a7b6:	430a      	orrs	r2, r1
 800a7b8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a7ba:	f7fd f90d 	bl	80079d8 <HAL_GetTick>
 800a7be:	0003      	movs	r3, r0
 800a7c0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7c2:	e00b      	b.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7c4:	f7fd f908 	bl	80079d8 <HAL_GetTick>
 800a7c8:	0002      	movs	r2, r0
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	1ad3      	subs	r3, r2, r3
 800a7ce:	2b02      	cmp	r3, #2
 800a7d0:	d904      	bls.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a7d2:	2313      	movs	r3, #19
 800a7d4:	18fb      	adds	r3, r7, r3
 800a7d6:	2203      	movs	r2, #3
 800a7d8:	701a      	strb	r2, [r3, #0]
        break;
 800a7da:	e005      	b.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7dc:	4bac      	ldr	r3, [pc, #688]	@ (800aa90 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	2380      	movs	r3, #128	@ 0x80
 800a7e2:	005b      	lsls	r3, r3, #1
 800a7e4:	4013      	ands	r3, r2
 800a7e6:	d0ed      	beq.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a7e8:	2313      	movs	r3, #19
 800a7ea:	18fb      	adds	r3, r7, r3
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d154      	bne.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a7f2:	4ba6      	ldr	r3, [pc, #664]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a7f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a7f6:	23c0      	movs	r3, #192	@ 0xc0
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	4013      	ands	r3, r2
 800a7fc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d019      	beq.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a808:	697a      	ldr	r2, [r7, #20]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d014      	beq.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a80e:	4b9f      	ldr	r3, [pc, #636]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a812:	4aa0      	ldr	r2, [pc, #640]	@ (800aa94 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800a814:	4013      	ands	r3, r2
 800a816:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a818:	4b9c      	ldr	r3, [pc, #624]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a81a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a81c:	4b9b      	ldr	r3, [pc, #620]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a81e:	2180      	movs	r1, #128	@ 0x80
 800a820:	0249      	lsls	r1, r1, #9
 800a822:	430a      	orrs	r2, r1
 800a824:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a826:	4b99      	ldr	r3, [pc, #612]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a828:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a82a:	4b98      	ldr	r3, [pc, #608]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a82c:	499a      	ldr	r1, [pc, #616]	@ (800aa98 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800a82e:	400a      	ands	r2, r1
 800a830:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a832:	4b96      	ldr	r3, [pc, #600]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a834:	697a      	ldr	r2, [r7, #20]
 800a836:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	2201      	movs	r2, #1
 800a83c:	4013      	ands	r3, r2
 800a83e:	d016      	beq.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a840:	f7fd f8ca 	bl	80079d8 <HAL_GetTick>
 800a844:	0003      	movs	r3, r0
 800a846:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a848:	e00c      	b.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a84a:	f7fd f8c5 	bl	80079d8 <HAL_GetTick>
 800a84e:	0002      	movs	r2, r0
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	1ad3      	subs	r3, r2, r3
 800a854:	4a91      	ldr	r2, [pc, #580]	@ (800aa9c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d904      	bls.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a85a:	2313      	movs	r3, #19
 800a85c:	18fb      	adds	r3, r7, r3
 800a85e:	2203      	movs	r2, #3
 800a860:	701a      	strb	r2, [r3, #0]
            break;
 800a862:	e004      	b.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a864:	4b89      	ldr	r3, [pc, #548]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a868:	2202      	movs	r2, #2
 800a86a:	4013      	ands	r3, r2
 800a86c:	d0ed      	beq.n	800a84a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a86e:	2313      	movs	r3, #19
 800a870:	18fb      	adds	r3, r7, r3
 800a872:	781b      	ldrb	r3, [r3, #0]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d10a      	bne.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a878:	4b84      	ldr	r3, [pc, #528]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a87a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a87c:	4a85      	ldr	r2, [pc, #532]	@ (800aa94 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800a87e:	4013      	ands	r3, r2
 800a880:	0019      	movs	r1, r3
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a886:	4b81      	ldr	r3, [pc, #516]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a888:	430a      	orrs	r2, r1
 800a88a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a88c:	e00c      	b.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a88e:	2312      	movs	r3, #18
 800a890:	18fb      	adds	r3, r7, r3
 800a892:	2213      	movs	r2, #19
 800a894:	18ba      	adds	r2, r7, r2
 800a896:	7812      	ldrb	r2, [r2, #0]
 800a898:	701a      	strb	r2, [r3, #0]
 800a89a:	e005      	b.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a89c:	2312      	movs	r3, #18
 800a89e:	18fb      	adds	r3, r7, r3
 800a8a0:	2213      	movs	r2, #19
 800a8a2:	18ba      	adds	r2, r7, r2
 800a8a4:	7812      	ldrb	r2, [r2, #0]
 800a8a6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a8a8:	2311      	movs	r3, #17
 800a8aa:	18fb      	adds	r3, r7, r3
 800a8ac:	781b      	ldrb	r3, [r3, #0]
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d105      	bne.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a8b2:	4b76      	ldr	r3, [pc, #472]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a8b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a8b6:	4b75      	ldr	r3, [pc, #468]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a8b8:	4979      	ldr	r1, [pc, #484]	@ (800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800a8ba:	400a      	ands	r2, r1
 800a8bc:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	2201      	movs	r2, #1
 800a8c4:	4013      	ands	r3, r2
 800a8c6:	d009      	beq.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a8c8:	4b70      	ldr	r3, [pc, #448]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a8ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8cc:	2203      	movs	r2, #3
 800a8ce:	4393      	bics	r3, r2
 800a8d0:	0019      	movs	r1, r3
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	685a      	ldr	r2, [r3, #4]
 800a8d6:	4b6d      	ldr	r3, [pc, #436]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a8d8:	430a      	orrs	r2, r1
 800a8da:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2202      	movs	r2, #2
 800a8e2:	4013      	ands	r3, r2
 800a8e4:	d009      	beq.n	800a8fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a8e6:	4b69      	ldr	r3, [pc, #420]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a8e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8ea:	220c      	movs	r2, #12
 800a8ec:	4393      	bics	r3, r2
 800a8ee:	0019      	movs	r1, r3
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	689a      	ldr	r2, [r3, #8]
 800a8f4:	4b65      	ldr	r3, [pc, #404]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a8f6:	430a      	orrs	r2, r1
 800a8f8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	2210      	movs	r2, #16
 800a900:	4013      	ands	r3, r2
 800a902:	d009      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a904:	4b61      	ldr	r3, [pc, #388]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a908:	4a66      	ldr	r2, [pc, #408]	@ (800aaa4 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800a90a:	4013      	ands	r3, r2
 800a90c:	0019      	movs	r1, r3
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	68da      	ldr	r2, [r3, #12]
 800a912:	4b5e      	ldr	r3, [pc, #376]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a914:	430a      	orrs	r2, r1
 800a916:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	2380      	movs	r3, #128	@ 0x80
 800a91e:	009b      	lsls	r3, r3, #2
 800a920:	4013      	ands	r3, r2
 800a922:	d009      	beq.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a924:	4b59      	ldr	r3, [pc, #356]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a928:	4a5f      	ldr	r2, [pc, #380]	@ (800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800a92a:	4013      	ands	r3, r2
 800a92c:	0019      	movs	r1, r3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	699a      	ldr	r2, [r3, #24]
 800a932:	4b56      	ldr	r3, [pc, #344]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a934:	430a      	orrs	r2, r1
 800a936:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	2380      	movs	r3, #128	@ 0x80
 800a93e:	00db      	lsls	r3, r3, #3
 800a940:	4013      	ands	r3, r2
 800a942:	d009      	beq.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a944:	4b51      	ldr	r3, [pc, #324]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a948:	4a58      	ldr	r2, [pc, #352]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a94a:	4013      	ands	r3, r2
 800a94c:	0019      	movs	r1, r3
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	69da      	ldr	r2, [r3, #28]
 800a952:	4b4e      	ldr	r3, [pc, #312]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a954:	430a      	orrs	r2, r1
 800a956:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	2220      	movs	r2, #32
 800a95e:	4013      	ands	r3, r2
 800a960:	d009      	beq.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a962:	4b4a      	ldr	r3, [pc, #296]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a966:	4a52      	ldr	r2, [pc, #328]	@ (800aab0 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800a968:	4013      	ands	r3, r2
 800a96a:	0019      	movs	r1, r3
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	691a      	ldr	r2, [r3, #16]
 800a970:	4b46      	ldr	r3, [pc, #280]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a972:	430a      	orrs	r2, r1
 800a974:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	2380      	movs	r3, #128	@ 0x80
 800a97c:	01db      	lsls	r3, r3, #7
 800a97e:	4013      	ands	r3, r2
 800a980:	d015      	beq.n	800a9ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a982:	4b42      	ldr	r3, [pc, #264]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	0899      	lsrs	r1, r3, #2
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6a1a      	ldr	r2, [r3, #32]
 800a98e:	4b3f      	ldr	r3, [pc, #252]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a990:	430a      	orrs	r2, r1
 800a992:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6a1a      	ldr	r2, [r3, #32]
 800a998:	2380      	movs	r3, #128	@ 0x80
 800a99a:	05db      	lsls	r3, r3, #23
 800a99c:	429a      	cmp	r2, r3
 800a99e:	d106      	bne.n	800a9ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a9a0:	4b3a      	ldr	r3, [pc, #232]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a9a2:	68da      	ldr	r2, [r3, #12]
 800a9a4:	4b39      	ldr	r3, [pc, #228]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a9a6:	2180      	movs	r1, #128	@ 0x80
 800a9a8:	0249      	lsls	r1, r1, #9
 800a9aa:	430a      	orrs	r2, r1
 800a9ac:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681a      	ldr	r2, [r3, #0]
 800a9b2:	2380      	movs	r3, #128	@ 0x80
 800a9b4:	031b      	lsls	r3, r3, #12
 800a9b6:	4013      	ands	r3, r2
 800a9b8:	d009      	beq.n	800a9ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a9ba:	4b34      	ldr	r3, [pc, #208]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a9bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9be:	2240      	movs	r2, #64	@ 0x40
 800a9c0:	4393      	bics	r3, r2
 800a9c2:	0019      	movs	r1, r3
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a9c8:	4b30      	ldr	r3, [pc, #192]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a9ca:	430a      	orrs	r2, r1
 800a9cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	2380      	movs	r3, #128	@ 0x80
 800a9d4:	039b      	lsls	r3, r3, #14
 800a9d6:	4013      	ands	r3, r2
 800a9d8:	d016      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a9da:	4b2c      	ldr	r3, [pc, #176]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a9dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9de:	4a35      	ldr	r2, [pc, #212]	@ (800aab4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	0019      	movs	r1, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a9e8:	4b28      	ldr	r3, [pc, #160]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a9ea:	430a      	orrs	r2, r1
 800a9ec:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a9f2:	2380      	movs	r3, #128	@ 0x80
 800a9f4:	03db      	lsls	r3, r3, #15
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d106      	bne.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a9fa:	4b24      	ldr	r3, [pc, #144]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800a9fc:	68da      	ldr	r2, [r3, #12]
 800a9fe:	4b23      	ldr	r3, [pc, #140]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa00:	2180      	movs	r1, #128	@ 0x80
 800aa02:	0449      	lsls	r1, r1, #17
 800aa04:	430a      	orrs	r2, r1
 800aa06:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681a      	ldr	r2, [r3, #0]
 800aa0c:	2380      	movs	r3, #128	@ 0x80
 800aa0e:	03db      	lsls	r3, r3, #15
 800aa10:	4013      	ands	r3, r2
 800aa12:	d016      	beq.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800aa14:	4b1d      	ldr	r3, [pc, #116]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa18:	4a27      	ldr	r2, [pc, #156]	@ (800aab8 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800aa1a:	4013      	ands	r3, r2
 800aa1c:	0019      	movs	r1, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa22:	4b1a      	ldr	r3, [pc, #104]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa24:	430a      	orrs	r2, r1
 800aa26:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa2c:	2380      	movs	r3, #128	@ 0x80
 800aa2e:	045b      	lsls	r3, r3, #17
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d106      	bne.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800aa34:	4b15      	ldr	r3, [pc, #84]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa36:	68da      	ldr	r2, [r3, #12]
 800aa38:	4b14      	ldr	r3, [pc, #80]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa3a:	2180      	movs	r1, #128	@ 0x80
 800aa3c:	0449      	lsls	r1, r1, #17
 800aa3e:	430a      	orrs	r2, r1
 800aa40:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681a      	ldr	r2, [r3, #0]
 800aa46:	2380      	movs	r3, #128	@ 0x80
 800aa48:	011b      	lsls	r3, r3, #4
 800aa4a:	4013      	ands	r3, r2
 800aa4c:	d016      	beq.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800aa4e:	4b0f      	ldr	r3, [pc, #60]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa52:	4a1a      	ldr	r2, [pc, #104]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800aa54:	4013      	ands	r3, r2
 800aa56:	0019      	movs	r1, r3
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	695a      	ldr	r2, [r3, #20]
 800aa5c:	4b0b      	ldr	r3, [pc, #44]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa5e:	430a      	orrs	r2, r1
 800aa60:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	695a      	ldr	r2, [r3, #20]
 800aa66:	2380      	movs	r3, #128	@ 0x80
 800aa68:	01db      	lsls	r3, r3, #7
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d106      	bne.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800aa6e:	4b07      	ldr	r3, [pc, #28]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa70:	68da      	ldr	r2, [r3, #12]
 800aa72:	4b06      	ldr	r3, [pc, #24]	@ (800aa8c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800aa74:	2180      	movs	r1, #128	@ 0x80
 800aa76:	0249      	lsls	r1, r1, #9
 800aa78:	430a      	orrs	r2, r1
 800aa7a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800aa7c:	2312      	movs	r3, #18
 800aa7e:	18fb      	adds	r3, r7, r3
 800aa80:	781b      	ldrb	r3, [r3, #0]
}
 800aa82:	0018      	movs	r0, r3
 800aa84:	46bd      	mov	sp, r7
 800aa86:	b006      	add	sp, #24
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	46c0      	nop			@ (mov r8, r8)
 800aa8c:	40021000 	.word	0x40021000
 800aa90:	40007000 	.word	0x40007000
 800aa94:	fffffcff 	.word	0xfffffcff
 800aa98:	fffeffff 	.word	0xfffeffff
 800aa9c:	00001388 	.word	0x00001388
 800aaa0:	efffffff 	.word	0xefffffff
 800aaa4:	fffff3ff 	.word	0xfffff3ff
 800aaa8:	fff3ffff 	.word	0xfff3ffff
 800aaac:	ffcfffff 	.word	0xffcfffff
 800aab0:	ffffcfff 	.word	0xffffcfff
 800aab4:	ffbfffff 	.word	0xffbfffff
 800aab8:	feffffff 	.word	0xfeffffff
 800aabc:	ffff3fff 	.word	0xffff3fff

0800aac0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800aac0:	b5b0      	push	{r4, r5, r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800aac8:	230f      	movs	r3, #15
 800aaca:	18fb      	adds	r3, r7, r3
 800aacc:	2201      	movs	r2, #1
 800aace:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d100      	bne.n	800aad8 <HAL_RTC_Init+0x18>
 800aad6:	e08c      	b.n	800abf2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2229      	movs	r2, #41	@ 0x29
 800aadc:	5c9b      	ldrb	r3, [r3, r2]
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d10b      	bne.n	800aafc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2228      	movs	r2, #40	@ 0x28
 800aae8:	2100      	movs	r1, #0
 800aaea:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2288      	movs	r2, #136	@ 0x88
 800aaf0:	0212      	lsls	r2, r2, #8
 800aaf2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	0018      	movs	r0, r3
 800aaf8:	f7fb ffc8 	bl	8006a8c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2229      	movs	r2, #41	@ 0x29
 800ab00:	2102      	movs	r1, #2
 800ab02:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	68db      	ldr	r3, [r3, #12]
 800ab0a:	2210      	movs	r2, #16
 800ab0c:	4013      	ands	r3, r2
 800ab0e:	2b10      	cmp	r3, #16
 800ab10:	d062      	beq.n	800abd8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	22ca      	movs	r2, #202	@ 0xca
 800ab18:	625a      	str	r2, [r3, #36]	@ 0x24
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	2253      	movs	r2, #83	@ 0x53
 800ab20:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800ab22:	250f      	movs	r5, #15
 800ab24:	197c      	adds	r4, r7, r5
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	0018      	movs	r0, r3
 800ab2a:	f000 f891 	bl	800ac50 <RTC_EnterInitMode>
 800ab2e:	0003      	movs	r3, r0
 800ab30:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800ab32:	0028      	movs	r0, r5
 800ab34:	183b      	adds	r3, r7, r0
 800ab36:	781b      	ldrb	r3, [r3, #0]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d12c      	bne.n	800ab96 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	699a      	ldr	r2, [r3, #24]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	492e      	ldr	r1, [pc, #184]	@ (800ac00 <HAL_RTC_Init+0x140>)
 800ab48:	400a      	ands	r2, r1
 800ab4a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	6999      	ldr	r1, [r3, #24]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	689a      	ldr	r2, [r3, #8]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	695b      	ldr	r3, [r3, #20]
 800ab5a:	431a      	orrs	r2, r3
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	69db      	ldr	r3, [r3, #28]
 800ab60:	431a      	orrs	r2, r3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	430a      	orrs	r2, r1
 800ab68:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	6912      	ldr	r2, [r2, #16]
 800ab72:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	6919      	ldr	r1, [r3, #16]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	68db      	ldr	r3, [r3, #12]
 800ab7e:	041a      	lsls	r2, r3, #16
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	430a      	orrs	r2, r1
 800ab86:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800ab88:	183c      	adds	r4, r7, r0
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	0018      	movs	r0, r3
 800ab8e:	f000 f8a1 	bl	800acd4 <RTC_ExitInitMode>
 800ab92:	0003      	movs	r3, r0
 800ab94:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800ab96:	230f      	movs	r3, #15
 800ab98:	18fb      	adds	r3, r7, r3
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d116      	bne.n	800abce <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	699a      	ldr	r2, [r3, #24]
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	00d2      	lsls	r2, r2, #3
 800abac:	08d2      	lsrs	r2, r2, #3
 800abae:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	6999      	ldr	r1, [r3, #24]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6a1b      	ldr	r3, [r3, #32]
 800abbe:	431a      	orrs	r2, r3
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	699b      	ldr	r3, [r3, #24]
 800abc4:	431a      	orrs	r2, r3
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	430a      	orrs	r2, r1
 800abcc:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	22ff      	movs	r2, #255	@ 0xff
 800abd4:	625a      	str	r2, [r3, #36]	@ 0x24
 800abd6:	e003      	b.n	800abe0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800abd8:	230f      	movs	r3, #15
 800abda:	18fb      	adds	r3, r7, r3
 800abdc:	2200      	movs	r2, #0
 800abde:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800abe0:	230f      	movs	r3, #15
 800abe2:	18fb      	adds	r3, r7, r3
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d103      	bne.n	800abf2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2229      	movs	r2, #41	@ 0x29
 800abee:	2101      	movs	r1, #1
 800abf0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800abf2:	230f      	movs	r3, #15
 800abf4:	18fb      	adds	r3, r7, r3
 800abf6:	781b      	ldrb	r3, [r3, #0]
}
 800abf8:	0018      	movs	r0, r3
 800abfa:	46bd      	mov	sp, r7
 800abfc:	b004      	add	sp, #16
 800abfe:	bdb0      	pop	{r4, r5, r7, pc}
 800ac00:	fb8fffbf 	.word	0xfb8fffbf

0800ac04 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b084      	sub	sp, #16
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4a0e      	ldr	r2, [pc, #56]	@ (800ac4c <HAL_RTC_WaitForSynchro+0x48>)
 800ac12:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800ac14:	f7fc fee0 	bl	80079d8 <HAL_GetTick>
 800ac18:	0003      	movs	r3, r0
 800ac1a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ac1c:	e00a      	b.n	800ac34 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ac1e:	f7fc fedb 	bl	80079d8 <HAL_GetTick>
 800ac22:	0002      	movs	r2, r0
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	1ad2      	subs	r2, r2, r3
 800ac28:	23fa      	movs	r3, #250	@ 0xfa
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d901      	bls.n	800ac34 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800ac30:	2303      	movs	r3, #3
 800ac32:	e006      	b.n	800ac42 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	68db      	ldr	r3, [r3, #12]
 800ac3a:	2220      	movs	r2, #32
 800ac3c:	4013      	ands	r3, r2
 800ac3e:	d0ee      	beq.n	800ac1e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800ac40:	2300      	movs	r3, #0
}
 800ac42:	0018      	movs	r0, r3
 800ac44:	46bd      	mov	sp, r7
 800ac46:	b004      	add	sp, #16
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	46c0      	nop			@ (mov r8, r8)
 800ac4c:	0001005f 	.word	0x0001005f

0800ac50 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800ac58:	230f      	movs	r3, #15
 800ac5a:	18fb      	adds	r3, r7, r3
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	68db      	ldr	r3, [r3, #12]
 800ac66:	2240      	movs	r2, #64	@ 0x40
 800ac68:	4013      	ands	r3, r2
 800ac6a:	d12c      	bne.n	800acc6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	68da      	ldr	r2, [r3, #12]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	2180      	movs	r1, #128	@ 0x80
 800ac78:	430a      	orrs	r2, r1
 800ac7a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800ac7c:	f7fc feac 	bl	80079d8 <HAL_GetTick>
 800ac80:	0003      	movs	r3, r0
 800ac82:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ac84:	e014      	b.n	800acb0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800ac86:	f7fc fea7 	bl	80079d8 <HAL_GetTick>
 800ac8a:	0002      	movs	r2, r0
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	1ad2      	subs	r2, r2, r3
 800ac90:	200f      	movs	r0, #15
 800ac92:	183b      	adds	r3, r7, r0
 800ac94:	1839      	adds	r1, r7, r0
 800ac96:	7809      	ldrb	r1, [r1, #0]
 800ac98:	7019      	strb	r1, [r3, #0]
 800ac9a:	23fa      	movs	r3, #250	@ 0xfa
 800ac9c:	009b      	lsls	r3, r3, #2
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d906      	bls.n	800acb0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800aca2:	183b      	adds	r3, r7, r0
 800aca4:	2203      	movs	r2, #3
 800aca6:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2229      	movs	r2, #41	@ 0x29
 800acac:	2103      	movs	r1, #3
 800acae:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	2240      	movs	r2, #64	@ 0x40
 800acb8:	4013      	ands	r3, r2
 800acba:	d104      	bne.n	800acc6 <RTC_EnterInitMode+0x76>
 800acbc:	230f      	movs	r3, #15
 800acbe:	18fb      	adds	r3, r7, r3
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	2b03      	cmp	r3, #3
 800acc4:	d1df      	bne.n	800ac86 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800acc6:	230f      	movs	r3, #15
 800acc8:	18fb      	adds	r3, r7, r3
 800acca:	781b      	ldrb	r3, [r3, #0]
}
 800accc:	0018      	movs	r0, r3
 800acce:	46bd      	mov	sp, r7
 800acd0:	b004      	add	sp, #16
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800acd4:	b590      	push	{r4, r7, lr}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800acdc:	240f      	movs	r4, #15
 800acde:	193b      	adds	r3, r7, r4
 800ace0:	2200      	movs	r2, #0
 800ace2:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800ace4:	4b1c      	ldr	r3, [pc, #112]	@ (800ad58 <RTC_ExitInitMode+0x84>)
 800ace6:	68da      	ldr	r2, [r3, #12]
 800ace8:	4b1b      	ldr	r3, [pc, #108]	@ (800ad58 <RTC_ExitInitMode+0x84>)
 800acea:	2180      	movs	r1, #128	@ 0x80
 800acec:	438a      	bics	r2, r1
 800acee:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800acf0:	4b19      	ldr	r3, [pc, #100]	@ (800ad58 <RTC_ExitInitMode+0x84>)
 800acf2:	699b      	ldr	r3, [r3, #24]
 800acf4:	2220      	movs	r2, #32
 800acf6:	4013      	ands	r3, r2
 800acf8:	d10d      	bne.n	800ad16 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	0018      	movs	r0, r3
 800acfe:	f7ff ff81 	bl	800ac04 <HAL_RTC_WaitForSynchro>
 800ad02:	1e03      	subs	r3, r0, #0
 800ad04:	d021      	beq.n	800ad4a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2229      	movs	r2, #41	@ 0x29
 800ad0a:	2103      	movs	r1, #3
 800ad0c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800ad0e:	193b      	adds	r3, r7, r4
 800ad10:	2203      	movs	r2, #3
 800ad12:	701a      	strb	r2, [r3, #0]
 800ad14:	e019      	b.n	800ad4a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ad16:	4b10      	ldr	r3, [pc, #64]	@ (800ad58 <RTC_ExitInitMode+0x84>)
 800ad18:	699a      	ldr	r2, [r3, #24]
 800ad1a:	4b0f      	ldr	r3, [pc, #60]	@ (800ad58 <RTC_ExitInitMode+0x84>)
 800ad1c:	2120      	movs	r1, #32
 800ad1e:	438a      	bics	r2, r1
 800ad20:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	0018      	movs	r0, r3
 800ad26:	f7ff ff6d 	bl	800ac04 <HAL_RTC_WaitForSynchro>
 800ad2a:	1e03      	subs	r3, r0, #0
 800ad2c:	d007      	beq.n	800ad3e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2229      	movs	r2, #41	@ 0x29
 800ad32:	2103      	movs	r1, #3
 800ad34:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800ad36:	230f      	movs	r3, #15
 800ad38:	18fb      	adds	r3, r7, r3
 800ad3a:	2203      	movs	r2, #3
 800ad3c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ad3e:	4b06      	ldr	r3, [pc, #24]	@ (800ad58 <RTC_ExitInitMode+0x84>)
 800ad40:	699a      	ldr	r2, [r3, #24]
 800ad42:	4b05      	ldr	r3, [pc, #20]	@ (800ad58 <RTC_ExitInitMode+0x84>)
 800ad44:	2120      	movs	r1, #32
 800ad46:	430a      	orrs	r2, r1
 800ad48:	619a      	str	r2, [r3, #24]
  }

  return status;
 800ad4a:	230f      	movs	r3, #15
 800ad4c:	18fb      	adds	r3, r7, r3
 800ad4e:	781b      	ldrb	r3, [r3, #0]
}
 800ad50:	0018      	movs	r0, r3
 800ad52:	46bd      	mov	sp, r7
 800ad54:	b005      	add	sp, #20
 800ad56:	bd90      	pop	{r4, r7, pc}
 800ad58:	40002800 	.word	0x40002800

0800ad5c <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b086      	sub	sp, #24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	60b9      	str	r1, [r7, #8]
 800ad66:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	001a      	movs	r2, r3
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	18d3      	adds	r3, r2, r3
 800ad74:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	33ff      	adds	r3, #255	@ 0xff
 800ad7c:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	693a      	ldr	r2, [r7, #16]
 800ad84:	18d3      	adds	r3, r2, r3
 800ad86:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	601a      	str	r2, [r3, #0]
}
 800ad8e:	46c0      	nop			@ (mov r8, r8)
 800ad90:	46bd      	mov	sp, r7
 800ad92:	b006      	add	sp, #24
 800ad94:	bd80      	pop	{r7, pc}

0800ad96 <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800ad96:	b580      	push	{r7, lr}
 800ad98:	b084      	sub	sp, #16
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	6078      	str	r0, [r7, #4]
 800ad9e:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	001a      	movs	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	18d3      	adds	r3, r2, r3
 800adac:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	3301      	adds	r3, #1
 800adb2:	33ff      	adds	r3, #255	@ 0xff
 800adb4:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	68ba      	ldr	r2, [r7, #8]
 800adbc:	18d3      	adds	r3, r2, r3
 800adbe:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	681b      	ldr	r3, [r3, #0]
}
 800adc4:	0018      	movs	r0, r3
 800adc6:	46bd      	mov	sp, r7
 800adc8:	b004      	add	sp, #16
 800adca:	bd80      	pop	{r7, pc}

0800adcc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d101      	bne.n	800adde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800adda:	2301      	movs	r3, #1
 800addc:	e0a8      	b.n	800af30 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d109      	bne.n	800adfa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	685a      	ldr	r2, [r3, #4]
 800adea:	2382      	movs	r3, #130	@ 0x82
 800adec:	005b      	lsls	r3, r3, #1
 800adee:	429a      	cmp	r2, r3
 800adf0:	d009      	beq.n	800ae06 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2200      	movs	r2, #0
 800adf6:	61da      	str	r2, [r3, #28]
 800adf8:	e005      	b.n	800ae06 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2200      	movs	r2, #0
 800adfe:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	225d      	movs	r2, #93	@ 0x5d
 800ae10:	5c9b      	ldrb	r3, [r3, r2]
 800ae12:	b2db      	uxtb	r3, r3
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d107      	bne.n	800ae28 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	225c      	movs	r2, #92	@ 0x5c
 800ae1c:	2100      	movs	r1, #0
 800ae1e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	0018      	movs	r0, r3
 800ae24:	f7fb feec 	bl	8006c00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	225d      	movs	r2, #93	@ 0x5d
 800ae2c:	2102      	movs	r1, #2
 800ae2e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	2140      	movs	r1, #64	@ 0x40
 800ae3c:	438a      	bics	r2, r1
 800ae3e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	68da      	ldr	r2, [r3, #12]
 800ae44:	23e0      	movs	r3, #224	@ 0xe0
 800ae46:	00db      	lsls	r3, r3, #3
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d902      	bls.n	800ae52 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	60fb      	str	r3, [r7, #12]
 800ae50:	e002      	b.n	800ae58 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ae52:	2380      	movs	r3, #128	@ 0x80
 800ae54:	015b      	lsls	r3, r3, #5
 800ae56:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	68da      	ldr	r2, [r3, #12]
 800ae5c:	23f0      	movs	r3, #240	@ 0xf0
 800ae5e:	011b      	lsls	r3, r3, #4
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d008      	beq.n	800ae76 <HAL_SPI_Init+0xaa>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	68da      	ldr	r2, [r3, #12]
 800ae68:	23e0      	movs	r3, #224	@ 0xe0
 800ae6a:	00db      	lsls	r3, r3, #3
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d002      	beq.n	800ae76 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2200      	movs	r2, #0
 800ae74:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	685a      	ldr	r2, [r3, #4]
 800ae7a:	2382      	movs	r3, #130	@ 0x82
 800ae7c:	005b      	lsls	r3, r3, #1
 800ae7e:	401a      	ands	r2, r3
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6899      	ldr	r1, [r3, #8]
 800ae84:	2384      	movs	r3, #132	@ 0x84
 800ae86:	021b      	lsls	r3, r3, #8
 800ae88:	400b      	ands	r3, r1
 800ae8a:	431a      	orrs	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	691b      	ldr	r3, [r3, #16]
 800ae90:	2102      	movs	r1, #2
 800ae92:	400b      	ands	r3, r1
 800ae94:	431a      	orrs	r2, r3
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	695b      	ldr	r3, [r3, #20]
 800ae9a:	2101      	movs	r1, #1
 800ae9c:	400b      	ands	r3, r1
 800ae9e:	431a      	orrs	r2, r3
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6999      	ldr	r1, [r3, #24]
 800aea4:	2380      	movs	r3, #128	@ 0x80
 800aea6:	009b      	lsls	r3, r3, #2
 800aea8:	400b      	ands	r3, r1
 800aeaa:	431a      	orrs	r2, r3
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	69db      	ldr	r3, [r3, #28]
 800aeb0:	2138      	movs	r1, #56	@ 0x38
 800aeb2:	400b      	ands	r3, r1
 800aeb4:	431a      	orrs	r2, r3
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6a1b      	ldr	r3, [r3, #32]
 800aeba:	2180      	movs	r1, #128	@ 0x80
 800aebc:	400b      	ands	r3, r1
 800aebe:	431a      	orrs	r2, r3
 800aec0:	0011      	movs	r1, r2
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aec6:	2380      	movs	r3, #128	@ 0x80
 800aec8:	019b      	lsls	r3, r3, #6
 800aeca:	401a      	ands	r2, r3
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	430a      	orrs	r2, r1
 800aed2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	699b      	ldr	r3, [r3, #24]
 800aed8:	0c1b      	lsrs	r3, r3, #16
 800aeda:	2204      	movs	r2, #4
 800aedc:	401a      	ands	r2, r3
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aee2:	2110      	movs	r1, #16
 800aee4:	400b      	ands	r3, r1
 800aee6:	431a      	orrs	r2, r3
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aeec:	2108      	movs	r1, #8
 800aeee:	400b      	ands	r3, r1
 800aef0:	431a      	orrs	r2, r3
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	68d9      	ldr	r1, [r3, #12]
 800aef6:	23f0      	movs	r3, #240	@ 0xf0
 800aef8:	011b      	lsls	r3, r3, #4
 800aefa:	400b      	ands	r3, r1
 800aefc:	431a      	orrs	r2, r3
 800aefe:	0011      	movs	r1, r2
 800af00:	68fa      	ldr	r2, [r7, #12]
 800af02:	2380      	movs	r3, #128	@ 0x80
 800af04:	015b      	lsls	r3, r3, #5
 800af06:	401a      	ands	r2, r3
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	430a      	orrs	r2, r1
 800af0e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	69da      	ldr	r2, [r3, #28]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	4907      	ldr	r1, [pc, #28]	@ (800af38 <HAL_SPI_Init+0x16c>)
 800af1c:	400a      	ands	r2, r1
 800af1e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2200      	movs	r2, #0
 800af24:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	225d      	movs	r2, #93	@ 0x5d
 800af2a:	2101      	movs	r1, #1
 800af2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800af2e:	2300      	movs	r3, #0
}
 800af30:	0018      	movs	r0, r3
 800af32:	46bd      	mov	sp, r7
 800af34:	b004      	add	sp, #16
 800af36:	bd80      	pop	{r7, pc}
 800af38:	fffff7ff 	.word	0xfffff7ff

0800af3c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b088      	sub	sp, #32
 800af40:	af00      	add	r7, sp, #0
 800af42:	60f8      	str	r0, [r7, #12]
 800af44:	60b9      	str	r1, [r7, #8]
 800af46:	603b      	str	r3, [r7, #0]
 800af48:	1dbb      	adds	r3, r7, #6
 800af4a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800af4c:	231f      	movs	r3, #31
 800af4e:	18fb      	adds	r3, r7, r3
 800af50:	2200      	movs	r2, #0
 800af52:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	225c      	movs	r2, #92	@ 0x5c
 800af58:	5c9b      	ldrb	r3, [r3, r2]
 800af5a:	2b01      	cmp	r3, #1
 800af5c:	d101      	bne.n	800af62 <HAL_SPI_Transmit+0x26>
 800af5e:	2302      	movs	r3, #2
 800af60:	e147      	b.n	800b1f2 <HAL_SPI_Transmit+0x2b6>
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	225c      	movs	r2, #92	@ 0x5c
 800af66:	2101      	movs	r1, #1
 800af68:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800af6a:	f7fc fd35 	bl	80079d8 <HAL_GetTick>
 800af6e:	0003      	movs	r3, r0
 800af70:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800af72:	2316      	movs	r3, #22
 800af74:	18fb      	adds	r3, r7, r3
 800af76:	1dba      	adds	r2, r7, #6
 800af78:	8812      	ldrh	r2, [r2, #0]
 800af7a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	225d      	movs	r2, #93	@ 0x5d
 800af80:	5c9b      	ldrb	r3, [r3, r2]
 800af82:	b2db      	uxtb	r3, r3
 800af84:	2b01      	cmp	r3, #1
 800af86:	d004      	beq.n	800af92 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800af88:	231f      	movs	r3, #31
 800af8a:	18fb      	adds	r3, r7, r3
 800af8c:	2202      	movs	r2, #2
 800af8e:	701a      	strb	r2, [r3, #0]
    goto error;
 800af90:	e128      	b.n	800b1e4 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d003      	beq.n	800afa0 <HAL_SPI_Transmit+0x64>
 800af98:	1dbb      	adds	r3, r7, #6
 800af9a:	881b      	ldrh	r3, [r3, #0]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d104      	bne.n	800afaa <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800afa0:	231f      	movs	r3, #31
 800afa2:	18fb      	adds	r3, r7, r3
 800afa4:	2201      	movs	r2, #1
 800afa6:	701a      	strb	r2, [r3, #0]
    goto error;
 800afa8:	e11c      	b.n	800b1e4 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	225d      	movs	r2, #93	@ 0x5d
 800afae:	2103      	movs	r1, #3
 800afb0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	2200      	movs	r2, #0
 800afb6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	68ba      	ldr	r2, [r7, #8]
 800afbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	1dba      	adds	r2, r7, #6
 800afc2:	8812      	ldrh	r2, [r2, #0]
 800afc4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	1dba      	adds	r2, r7, #6
 800afca:	8812      	ldrh	r2, [r2, #0]
 800afcc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	2200      	movs	r2, #0
 800afd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2244      	movs	r2, #68	@ 0x44
 800afd8:	2100      	movs	r1, #0
 800afda:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2246      	movs	r2, #70	@ 0x46
 800afe0:	2100      	movs	r1, #0
 800afe2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	2200      	movs	r2, #0
 800afe8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	2200      	movs	r2, #0
 800afee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	689a      	ldr	r2, [r3, #8]
 800aff4:	2380      	movs	r3, #128	@ 0x80
 800aff6:	021b      	lsls	r3, r3, #8
 800aff8:	429a      	cmp	r2, r3
 800affa:	d110      	bne.n	800b01e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	681a      	ldr	r2, [r3, #0]
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2140      	movs	r1, #64	@ 0x40
 800b008:	438a      	bics	r2, r1
 800b00a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	2180      	movs	r1, #128	@ 0x80
 800b018:	01c9      	lsls	r1, r1, #7
 800b01a:	430a      	orrs	r2, r1
 800b01c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	2240      	movs	r2, #64	@ 0x40
 800b026:	4013      	ands	r3, r2
 800b028:	2b40      	cmp	r3, #64	@ 0x40
 800b02a:	d007      	beq.n	800b03c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	681a      	ldr	r2, [r3, #0]
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2140      	movs	r1, #64	@ 0x40
 800b038:	430a      	orrs	r2, r1
 800b03a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	68da      	ldr	r2, [r3, #12]
 800b040:	23e0      	movs	r3, #224	@ 0xe0
 800b042:	00db      	lsls	r3, r3, #3
 800b044:	429a      	cmp	r2, r3
 800b046:	d952      	bls.n	800b0ee <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d004      	beq.n	800b05a <HAL_SPI_Transmit+0x11e>
 800b050:	2316      	movs	r3, #22
 800b052:	18fb      	adds	r3, r7, r3
 800b054:	881b      	ldrh	r3, [r3, #0]
 800b056:	2b01      	cmp	r3, #1
 800b058:	d143      	bne.n	800b0e2 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05e:	881a      	ldrh	r2, [r3, #0]
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b06a:	1c9a      	adds	r2, r3, #2
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b074:	b29b      	uxth	r3, r3
 800b076:	3b01      	subs	r3, #1
 800b078:	b29a      	uxth	r2, r3
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b07e:	e030      	b.n	800b0e2 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	689b      	ldr	r3, [r3, #8]
 800b086:	2202      	movs	r2, #2
 800b088:	4013      	ands	r3, r2
 800b08a:	2b02      	cmp	r3, #2
 800b08c:	d112      	bne.n	800b0b4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b092:	881a      	ldrh	r2, [r3, #0]
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b09e:	1c9a      	adds	r2, r3, #2
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	3b01      	subs	r3, #1
 800b0ac:	b29a      	uxth	r2, r3
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b0b2:	e016      	b.n	800b0e2 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b0b4:	f7fc fc90 	bl	80079d8 <HAL_GetTick>
 800b0b8:	0002      	movs	r2, r0
 800b0ba:	69bb      	ldr	r3, [r7, #24]
 800b0bc:	1ad3      	subs	r3, r2, r3
 800b0be:	683a      	ldr	r2, [r7, #0]
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d802      	bhi.n	800b0ca <HAL_SPI_Transmit+0x18e>
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	d102      	bne.n	800b0d0 <HAL_SPI_Transmit+0x194>
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d108      	bne.n	800b0e2 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800b0d0:	231f      	movs	r3, #31
 800b0d2:	18fb      	adds	r3, r7, r3
 800b0d4:	2203      	movs	r2, #3
 800b0d6:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	225d      	movs	r2, #93	@ 0x5d
 800b0dc:	2101      	movs	r1, #1
 800b0de:	5499      	strb	r1, [r3, r2]
          goto error;
 800b0e0:	e080      	b.n	800b1e4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0e6:	b29b      	uxth	r3, r3
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d1c9      	bne.n	800b080 <HAL_SPI_Transmit+0x144>
 800b0ec:	e053      	b.n	800b196 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d004      	beq.n	800b100 <HAL_SPI_Transmit+0x1c4>
 800b0f6:	2316      	movs	r3, #22
 800b0f8:	18fb      	adds	r3, r7, r3
 800b0fa:	881b      	ldrh	r3, [r3, #0]
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	d145      	bne.n	800b18c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	330c      	adds	r3, #12
 800b10a:	7812      	ldrb	r2, [r2, #0]
 800b10c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b112:	1c5a      	adds	r2, r3, #1
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	3b01      	subs	r3, #1
 800b120:	b29a      	uxth	r2, r3
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800b126:	e031      	b.n	800b18c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	2202      	movs	r2, #2
 800b130:	4013      	ands	r3, r2
 800b132:	2b02      	cmp	r3, #2
 800b134:	d113      	bne.n	800b15e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	330c      	adds	r3, #12
 800b140:	7812      	ldrb	r2, [r2, #0]
 800b142:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b148:	1c5a      	adds	r2, r3, #1
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b152:	b29b      	uxth	r3, r3
 800b154:	3b01      	subs	r3, #1
 800b156:	b29a      	uxth	r2, r3
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b15c:	e016      	b.n	800b18c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b15e:	f7fc fc3b 	bl	80079d8 <HAL_GetTick>
 800b162:	0002      	movs	r2, r0
 800b164:	69bb      	ldr	r3, [r7, #24]
 800b166:	1ad3      	subs	r3, r2, r3
 800b168:	683a      	ldr	r2, [r7, #0]
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d802      	bhi.n	800b174 <HAL_SPI_Transmit+0x238>
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	3301      	adds	r3, #1
 800b172:	d102      	bne.n	800b17a <HAL_SPI_Transmit+0x23e>
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d108      	bne.n	800b18c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800b17a:	231f      	movs	r3, #31
 800b17c:	18fb      	adds	r3, r7, r3
 800b17e:	2203      	movs	r2, #3
 800b180:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	225d      	movs	r2, #93	@ 0x5d
 800b186:	2101      	movs	r1, #1
 800b188:	5499      	strb	r1, [r3, r2]
          goto error;
 800b18a:	e02b      	b.n	800b1e4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b190:	b29b      	uxth	r3, r3
 800b192:	2b00      	cmp	r3, #0
 800b194:	d1c8      	bne.n	800b128 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b196:	69ba      	ldr	r2, [r7, #24]
 800b198:	6839      	ldr	r1, [r7, #0]
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	0018      	movs	r0, r3
 800b19e:	f000 fcef 	bl	800bb80 <SPI_EndRxTxTransaction>
 800b1a2:	1e03      	subs	r3, r0, #0
 800b1a4:	d002      	beq.n	800b1ac <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2220      	movs	r2, #32
 800b1aa:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d10a      	bne.n	800b1ca <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	613b      	str	r3, [r7, #16]
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	68db      	ldr	r3, [r3, #12]
 800b1be:	613b      	str	r3, [r7, #16]
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	689b      	ldr	r3, [r3, #8]
 800b1c6:	613b      	str	r3, [r7, #16]
 800b1c8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d004      	beq.n	800b1dc <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800b1d2:	231f      	movs	r3, #31
 800b1d4:	18fb      	adds	r3, r7, r3
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	701a      	strb	r2, [r3, #0]
 800b1da:	e003      	b.n	800b1e4 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	225d      	movs	r2, #93	@ 0x5d
 800b1e0:	2101      	movs	r1, #1
 800b1e2:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	225c      	movs	r2, #92	@ 0x5c
 800b1e8:	2100      	movs	r1, #0
 800b1ea:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b1ec:	231f      	movs	r3, #31
 800b1ee:	18fb      	adds	r3, r7, r3
 800b1f0:	781b      	ldrb	r3, [r3, #0]
}
 800b1f2:	0018      	movs	r0, r3
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	b008      	add	sp, #32
 800b1f8:	bd80      	pop	{r7, pc}
	...

0800b1fc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b1fc:	b590      	push	{r4, r7, lr}
 800b1fe:	b089      	sub	sp, #36	@ 0x24
 800b200:	af02      	add	r7, sp, #8
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	60b9      	str	r1, [r7, #8]
 800b206:	603b      	str	r3, [r7, #0]
 800b208:	1dbb      	adds	r3, r7, #6
 800b20a:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b20c:	2117      	movs	r1, #23
 800b20e:	187b      	adds	r3, r7, r1
 800b210:	2200      	movs	r2, #0
 800b212:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	225d      	movs	r2, #93	@ 0x5d
 800b218:	5c9b      	ldrb	r3, [r3, r2]
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	2b01      	cmp	r3, #1
 800b21e:	d003      	beq.n	800b228 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 800b220:	187b      	adds	r3, r7, r1
 800b222:	2202      	movs	r2, #2
 800b224:	701a      	strb	r2, [r3, #0]
    goto error;
 800b226:	e12b      	b.n	800b480 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	685a      	ldr	r2, [r3, #4]
 800b22c:	2382      	movs	r3, #130	@ 0x82
 800b22e:	005b      	lsls	r3, r3, #1
 800b230:	429a      	cmp	r2, r3
 800b232:	d113      	bne.n	800b25c <HAL_SPI_Receive+0x60>
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d10f      	bne.n	800b25c <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	225d      	movs	r2, #93	@ 0x5d
 800b240:	2104      	movs	r1, #4
 800b242:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b244:	1dbb      	adds	r3, r7, #6
 800b246:	881c      	ldrh	r4, [r3, #0]
 800b248:	68ba      	ldr	r2, [r7, #8]
 800b24a:	68b9      	ldr	r1, [r7, #8]
 800b24c:	68f8      	ldr	r0, [r7, #12]
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	9300      	str	r3, [sp, #0]
 800b252:	0023      	movs	r3, r4
 800b254:	f000 f924 	bl	800b4a0 <HAL_SPI_TransmitReceive>
 800b258:	0003      	movs	r3, r0
 800b25a:	e118      	b.n	800b48e <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	225c      	movs	r2, #92	@ 0x5c
 800b260:	5c9b      	ldrb	r3, [r3, r2]
 800b262:	2b01      	cmp	r3, #1
 800b264:	d101      	bne.n	800b26a <HAL_SPI_Receive+0x6e>
 800b266:	2302      	movs	r3, #2
 800b268:	e111      	b.n	800b48e <HAL_SPI_Receive+0x292>
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	225c      	movs	r2, #92	@ 0x5c
 800b26e:	2101      	movs	r1, #1
 800b270:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b272:	f7fc fbb1 	bl	80079d8 <HAL_GetTick>
 800b276:	0003      	movs	r3, r0
 800b278:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d003      	beq.n	800b288 <HAL_SPI_Receive+0x8c>
 800b280:	1dbb      	adds	r3, r7, #6
 800b282:	881b      	ldrh	r3, [r3, #0]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d104      	bne.n	800b292 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800b288:	2317      	movs	r3, #23
 800b28a:	18fb      	adds	r3, r7, r3
 800b28c:	2201      	movs	r2, #1
 800b28e:	701a      	strb	r2, [r3, #0]
    goto error;
 800b290:	e0f6      	b.n	800b480 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	225d      	movs	r2, #93	@ 0x5d
 800b296:	2104      	movs	r1, #4
 800b298:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	2200      	movs	r2, #0
 800b29e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	68ba      	ldr	r2, [r7, #8]
 800b2a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	1dba      	adds	r2, r7, #6
 800b2aa:	2144      	movs	r1, #68	@ 0x44
 800b2ac:	8812      	ldrh	r2, [r2, #0]
 800b2ae:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	1dba      	adds	r2, r7, #6
 800b2b4:	2146      	movs	r1, #70	@ 0x46
 800b2b6:	8812      	ldrh	r2, [r2, #0]
 800b2b8:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	68da      	ldr	r2, [r3, #12]
 800b2dc:	23e0      	movs	r3, #224	@ 0xe0
 800b2de:	00db      	lsls	r3, r3, #3
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d908      	bls.n	800b2f6 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	685a      	ldr	r2, [r3, #4]
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	496a      	ldr	r1, [pc, #424]	@ (800b498 <HAL_SPI_Receive+0x29c>)
 800b2f0:	400a      	ands	r2, r1
 800b2f2:	605a      	str	r2, [r3, #4]
 800b2f4:	e008      	b.n	800b308 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	685a      	ldr	r2, [r3, #4]
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2180      	movs	r1, #128	@ 0x80
 800b302:	0149      	lsls	r1, r1, #5
 800b304:	430a      	orrs	r2, r1
 800b306:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	689a      	ldr	r2, [r3, #8]
 800b30c:	2380      	movs	r3, #128	@ 0x80
 800b30e:	021b      	lsls	r3, r3, #8
 800b310:	429a      	cmp	r2, r3
 800b312:	d10f      	bne.n	800b334 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	681a      	ldr	r2, [r3, #0]
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	2140      	movs	r1, #64	@ 0x40
 800b320:	438a      	bics	r2, r1
 800b322:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	681a      	ldr	r2, [r3, #0]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	495b      	ldr	r1, [pc, #364]	@ (800b49c <HAL_SPI_Receive+0x2a0>)
 800b330:	400a      	ands	r2, r1
 800b332:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	2240      	movs	r2, #64	@ 0x40
 800b33c:	4013      	ands	r3, r2
 800b33e:	2b40      	cmp	r3, #64	@ 0x40
 800b340:	d007      	beq.n	800b352 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	681a      	ldr	r2, [r3, #0]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	2140      	movs	r1, #64	@ 0x40
 800b34e:	430a      	orrs	r2, r1
 800b350:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	68da      	ldr	r2, [r3, #12]
 800b356:	23e0      	movs	r3, #224	@ 0xe0
 800b358:	00db      	lsls	r3, r3, #3
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d900      	bls.n	800b360 <HAL_SPI_Receive+0x164>
 800b35e:	e071      	b.n	800b444 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b360:	e035      	b.n	800b3ce <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	689b      	ldr	r3, [r3, #8]
 800b368:	2201      	movs	r2, #1
 800b36a:	4013      	ands	r3, r2
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d117      	bne.n	800b3a0 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	330c      	adds	r3, #12
 800b376:	001a      	movs	r2, r3
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b37c:	7812      	ldrb	r2, [r2, #0]
 800b37e:	b2d2      	uxtb	r2, r2
 800b380:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b386:	1c5a      	adds	r2, r3, #1
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2246      	movs	r2, #70	@ 0x46
 800b390:	5a9b      	ldrh	r3, [r3, r2]
 800b392:	b29b      	uxth	r3, r3
 800b394:	3b01      	subs	r3, #1
 800b396:	b299      	uxth	r1, r3
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2246      	movs	r2, #70	@ 0x46
 800b39c:	5299      	strh	r1, [r3, r2]
 800b39e:	e016      	b.n	800b3ce <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3a0:	f7fc fb1a 	bl	80079d8 <HAL_GetTick>
 800b3a4:	0002      	movs	r2, r0
 800b3a6:	693b      	ldr	r3, [r7, #16]
 800b3a8:	1ad3      	subs	r3, r2, r3
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	d802      	bhi.n	800b3b6 <HAL_SPI_Receive+0x1ba>
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	d102      	bne.n	800b3bc <HAL_SPI_Receive+0x1c0>
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d108      	bne.n	800b3ce <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 800b3bc:	2317      	movs	r3, #23
 800b3be:	18fb      	adds	r3, r7, r3
 800b3c0:	2203      	movs	r2, #3
 800b3c2:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	225d      	movs	r2, #93	@ 0x5d
 800b3c8:	2101      	movs	r1, #1
 800b3ca:	5499      	strb	r1, [r3, r2]
          goto error;
 800b3cc:	e058      	b.n	800b480 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	2246      	movs	r2, #70	@ 0x46
 800b3d2:	5a9b      	ldrh	r3, [r3, r2]
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d1c3      	bne.n	800b362 <HAL_SPI_Receive+0x166>
 800b3da:	e039      	b.n	800b450 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	689b      	ldr	r3, [r3, #8]
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	4013      	ands	r3, r2
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	d115      	bne.n	800b416 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	68da      	ldr	r2, [r3, #12]
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3f4:	b292      	uxth	r2, r2
 800b3f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3fc:	1c9a      	adds	r2, r3, #2
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	2246      	movs	r2, #70	@ 0x46
 800b406:	5a9b      	ldrh	r3, [r3, r2]
 800b408:	b29b      	uxth	r3, r3
 800b40a:	3b01      	subs	r3, #1
 800b40c:	b299      	uxth	r1, r3
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	2246      	movs	r2, #70	@ 0x46
 800b412:	5299      	strh	r1, [r3, r2]
 800b414:	e016      	b.n	800b444 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b416:	f7fc fadf 	bl	80079d8 <HAL_GetTick>
 800b41a:	0002      	movs	r2, r0
 800b41c:	693b      	ldr	r3, [r7, #16]
 800b41e:	1ad3      	subs	r3, r2, r3
 800b420:	683a      	ldr	r2, [r7, #0]
 800b422:	429a      	cmp	r2, r3
 800b424:	d802      	bhi.n	800b42c <HAL_SPI_Receive+0x230>
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	3301      	adds	r3, #1
 800b42a:	d102      	bne.n	800b432 <HAL_SPI_Receive+0x236>
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d108      	bne.n	800b444 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 800b432:	2317      	movs	r3, #23
 800b434:	18fb      	adds	r3, r7, r3
 800b436:	2203      	movs	r2, #3
 800b438:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	225d      	movs	r2, #93	@ 0x5d
 800b43e:	2101      	movs	r1, #1
 800b440:	5499      	strb	r1, [r3, r2]
          goto error;
 800b442:	e01d      	b.n	800b480 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2246      	movs	r2, #70	@ 0x46
 800b448:	5a9b      	ldrh	r3, [r3, r2]
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d1c5      	bne.n	800b3dc <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b450:	693a      	ldr	r2, [r7, #16]
 800b452:	6839      	ldr	r1, [r7, #0]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	0018      	movs	r0, r3
 800b458:	f000 fb34 	bl	800bac4 <SPI_EndRxTransaction>
 800b45c:	1e03      	subs	r3, r0, #0
 800b45e:	d002      	beq.n	800b466 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2220      	movs	r2, #32
 800b464:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d004      	beq.n	800b478 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 800b46e:	2317      	movs	r3, #23
 800b470:	18fb      	adds	r3, r7, r3
 800b472:	2201      	movs	r2, #1
 800b474:	701a      	strb	r2, [r3, #0]
 800b476:	e003      	b.n	800b480 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	225d      	movs	r2, #93	@ 0x5d
 800b47c:	2101      	movs	r1, #1
 800b47e:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	225c      	movs	r2, #92	@ 0x5c
 800b484:	2100      	movs	r1, #0
 800b486:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b488:	2317      	movs	r3, #23
 800b48a:	18fb      	adds	r3, r7, r3
 800b48c:	781b      	ldrb	r3, [r3, #0]
}
 800b48e:	0018      	movs	r0, r3
 800b490:	46bd      	mov	sp, r7
 800b492:	b007      	add	sp, #28
 800b494:	bd90      	pop	{r4, r7, pc}
 800b496:	46c0      	nop			@ (mov r8, r8)
 800b498:	ffffefff 	.word	0xffffefff
 800b49c:	ffffbfff 	.word	0xffffbfff

0800b4a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b08a      	sub	sp, #40	@ 0x28
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
 800b4ac:	001a      	movs	r2, r3
 800b4ae:	1cbb      	adds	r3, r7, #2
 800b4b0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b4b6:	2323      	movs	r3, #35	@ 0x23
 800b4b8:	18fb      	adds	r3, r7, r3
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	225c      	movs	r2, #92	@ 0x5c
 800b4c2:	5c9b      	ldrb	r3, [r3, r2]
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	d101      	bne.n	800b4cc <HAL_SPI_TransmitReceive+0x2c>
 800b4c8:	2302      	movs	r3, #2
 800b4ca:	e1c4      	b.n	800b856 <HAL_SPI_TransmitReceive+0x3b6>
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	225c      	movs	r2, #92	@ 0x5c
 800b4d0:	2101      	movs	r1, #1
 800b4d2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b4d4:	f7fc fa80 	bl	80079d8 <HAL_GetTick>
 800b4d8:	0003      	movs	r3, r0
 800b4da:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b4dc:	201b      	movs	r0, #27
 800b4de:	183b      	adds	r3, r7, r0
 800b4e0:	68fa      	ldr	r2, [r7, #12]
 800b4e2:	215d      	movs	r1, #93	@ 0x5d
 800b4e4:	5c52      	ldrb	r2, [r2, r1]
 800b4e6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b4ee:	2312      	movs	r3, #18
 800b4f0:	18fb      	adds	r3, r7, r3
 800b4f2:	1cba      	adds	r2, r7, #2
 800b4f4:	8812      	ldrh	r2, [r2, #0]
 800b4f6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b4f8:	183b      	adds	r3, r7, r0
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d011      	beq.n	800b524 <HAL_SPI_TransmitReceive+0x84>
 800b500:	697a      	ldr	r2, [r7, #20]
 800b502:	2382      	movs	r3, #130	@ 0x82
 800b504:	005b      	lsls	r3, r3, #1
 800b506:	429a      	cmp	r2, r3
 800b508:	d107      	bne.n	800b51a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d103      	bne.n	800b51a <HAL_SPI_TransmitReceive+0x7a>
 800b512:	183b      	adds	r3, r7, r0
 800b514:	781b      	ldrb	r3, [r3, #0]
 800b516:	2b04      	cmp	r3, #4
 800b518:	d004      	beq.n	800b524 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800b51a:	2323      	movs	r3, #35	@ 0x23
 800b51c:	18fb      	adds	r3, r7, r3
 800b51e:	2202      	movs	r2, #2
 800b520:	701a      	strb	r2, [r3, #0]
    goto error;
 800b522:	e191      	b.n	800b848 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d006      	beq.n	800b538 <HAL_SPI_TransmitReceive+0x98>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d003      	beq.n	800b538 <HAL_SPI_TransmitReceive+0x98>
 800b530:	1cbb      	adds	r3, r7, #2
 800b532:	881b      	ldrh	r3, [r3, #0]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d104      	bne.n	800b542 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800b538:	2323      	movs	r3, #35	@ 0x23
 800b53a:	18fb      	adds	r3, r7, r3
 800b53c:	2201      	movs	r2, #1
 800b53e:	701a      	strb	r2, [r3, #0]
    goto error;
 800b540:	e182      	b.n	800b848 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	225d      	movs	r2, #93	@ 0x5d
 800b546:	5c9b      	ldrb	r3, [r3, r2]
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	2b04      	cmp	r3, #4
 800b54c:	d003      	beq.n	800b556 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	225d      	movs	r2, #93	@ 0x5d
 800b552:	2105      	movs	r1, #5
 800b554:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2200      	movs	r2, #0
 800b55a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	1cba      	adds	r2, r7, #2
 800b566:	2146      	movs	r1, #70	@ 0x46
 800b568:	8812      	ldrh	r2, [r2, #0]
 800b56a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	1cba      	adds	r2, r7, #2
 800b570:	2144      	movs	r1, #68	@ 0x44
 800b572:	8812      	ldrh	r2, [r2, #0]
 800b574:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	68ba      	ldr	r2, [r7, #8]
 800b57a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	1cba      	adds	r2, r7, #2
 800b580:	8812      	ldrh	r2, [r2, #0]
 800b582:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	1cba      	adds	r2, r7, #2
 800b588:	8812      	ldrh	r2, [r2, #0]
 800b58a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2200      	movs	r2, #0
 800b590:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	2200      	movs	r2, #0
 800b596:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	68da      	ldr	r2, [r3, #12]
 800b59c:	23e0      	movs	r3, #224	@ 0xe0
 800b59e:	00db      	lsls	r3, r3, #3
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d908      	bls.n	800b5b6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	685a      	ldr	r2, [r3, #4]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	49ac      	ldr	r1, [pc, #688]	@ (800b860 <HAL_SPI_TransmitReceive+0x3c0>)
 800b5b0:	400a      	ands	r2, r1
 800b5b2:	605a      	str	r2, [r3, #4]
 800b5b4:	e008      	b.n	800b5c8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	685a      	ldr	r2, [r3, #4]
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	2180      	movs	r1, #128	@ 0x80
 800b5c2:	0149      	lsls	r1, r1, #5
 800b5c4:	430a      	orrs	r2, r1
 800b5c6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	2240      	movs	r2, #64	@ 0x40
 800b5d0:	4013      	ands	r3, r2
 800b5d2:	2b40      	cmp	r3, #64	@ 0x40
 800b5d4:	d007      	beq.n	800b5e6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	681a      	ldr	r2, [r3, #0]
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2140      	movs	r1, #64	@ 0x40
 800b5e2:	430a      	orrs	r2, r1
 800b5e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	68da      	ldr	r2, [r3, #12]
 800b5ea:	23e0      	movs	r3, #224	@ 0xe0
 800b5ec:	00db      	lsls	r3, r3, #3
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d800      	bhi.n	800b5f4 <HAL_SPI_TransmitReceive+0x154>
 800b5f2:	e083      	b.n	800b6fc <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d005      	beq.n	800b608 <HAL_SPI_TransmitReceive+0x168>
 800b5fc:	2312      	movs	r3, #18
 800b5fe:	18fb      	adds	r3, r7, r3
 800b600:	881b      	ldrh	r3, [r3, #0]
 800b602:	2b01      	cmp	r3, #1
 800b604:	d000      	beq.n	800b608 <HAL_SPI_TransmitReceive+0x168>
 800b606:	e06d      	b.n	800b6e4 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b60c:	881a      	ldrh	r2, [r3, #0]
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b618:	1c9a      	adds	r2, r3, #2
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b622:	b29b      	uxth	r3, r3
 800b624:	3b01      	subs	r3, #1
 800b626:	b29a      	uxth	r2, r3
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b62c:	e05a      	b.n	800b6e4 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	2202      	movs	r2, #2
 800b636:	4013      	ands	r3, r2
 800b638:	2b02      	cmp	r3, #2
 800b63a:	d11b      	bne.n	800b674 <HAL_SPI_TransmitReceive+0x1d4>
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b640:	b29b      	uxth	r3, r3
 800b642:	2b00      	cmp	r3, #0
 800b644:	d016      	beq.n	800b674 <HAL_SPI_TransmitReceive+0x1d4>
 800b646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d113      	bne.n	800b674 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b650:	881a      	ldrh	r2, [r3, #0]
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b65c:	1c9a      	adds	r2, r3, #2
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b666:	b29b      	uxth	r3, r3
 800b668:	3b01      	subs	r3, #1
 800b66a:	b29a      	uxth	r2, r3
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b670:	2300      	movs	r3, #0
 800b672:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	2201      	movs	r2, #1
 800b67c:	4013      	ands	r3, r2
 800b67e:	2b01      	cmp	r3, #1
 800b680:	d11c      	bne.n	800b6bc <HAL_SPI_TransmitReceive+0x21c>
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	2246      	movs	r2, #70	@ 0x46
 800b686:	5a9b      	ldrh	r3, [r3, r2]
 800b688:	b29b      	uxth	r3, r3
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d016      	beq.n	800b6bc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	68da      	ldr	r2, [r3, #12]
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b698:	b292      	uxth	r2, r2
 800b69a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6a0:	1c9a      	adds	r2, r3, #2
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2246      	movs	r2, #70	@ 0x46
 800b6aa:	5a9b      	ldrh	r3, [r3, r2]
 800b6ac:	b29b      	uxth	r3, r3
 800b6ae:	3b01      	subs	r3, #1
 800b6b0:	b299      	uxth	r1, r3
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2246      	movs	r2, #70	@ 0x46
 800b6b6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b6bc:	f7fc f98c 	bl	80079d8 <HAL_GetTick>
 800b6c0:	0002      	movs	r2, r0
 800b6c2:	69fb      	ldr	r3, [r7, #28]
 800b6c4:	1ad3      	subs	r3, r2, r3
 800b6c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d80b      	bhi.n	800b6e4 <HAL_SPI_TransmitReceive+0x244>
 800b6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	d008      	beq.n	800b6e4 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 800b6d2:	2323      	movs	r3, #35	@ 0x23
 800b6d4:	18fb      	adds	r3, r7, r3
 800b6d6:	2203      	movs	r2, #3
 800b6d8:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	225d      	movs	r2, #93	@ 0x5d
 800b6de:	2101      	movs	r1, #1
 800b6e0:	5499      	strb	r1, [r3, r2]
        goto error;
 800b6e2:	e0b1      	b.n	800b848 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b6e8:	b29b      	uxth	r3, r3
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d19f      	bne.n	800b62e <HAL_SPI_TransmitReceive+0x18e>
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2246      	movs	r2, #70	@ 0x46
 800b6f2:	5a9b      	ldrh	r3, [r3, r2]
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d199      	bne.n	800b62e <HAL_SPI_TransmitReceive+0x18e>
 800b6fa:	e089      	b.n	800b810 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d005      	beq.n	800b710 <HAL_SPI_TransmitReceive+0x270>
 800b704:	2312      	movs	r3, #18
 800b706:	18fb      	adds	r3, r7, r3
 800b708:	881b      	ldrh	r3, [r3, #0]
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d000      	beq.n	800b710 <HAL_SPI_TransmitReceive+0x270>
 800b70e:	e074      	b.n	800b7fa <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	330c      	adds	r3, #12
 800b71a:	7812      	ldrb	r2, [r2, #0]
 800b71c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b722:	1c5a      	adds	r2, r3, #1
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b72c:	b29b      	uxth	r3, r3
 800b72e:	3b01      	subs	r3, #1
 800b730:	b29a      	uxth	r2, r3
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b736:	e060      	b.n	800b7fa <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	2202      	movs	r2, #2
 800b740:	4013      	ands	r3, r2
 800b742:	2b02      	cmp	r3, #2
 800b744:	d11c      	bne.n	800b780 <HAL_SPI_TransmitReceive+0x2e0>
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d017      	beq.n	800b780 <HAL_SPI_TransmitReceive+0x2e0>
 800b750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b752:	2b01      	cmp	r3, #1
 800b754:	d114      	bne.n	800b780 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	330c      	adds	r3, #12
 800b760:	7812      	ldrb	r2, [r2, #0]
 800b762:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b768:	1c5a      	adds	r2, r3, #1
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b772:	b29b      	uxth	r3, r3
 800b774:	3b01      	subs	r3, #1
 800b776:	b29a      	uxth	r2, r3
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b77c:	2300      	movs	r3, #0
 800b77e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	689b      	ldr	r3, [r3, #8]
 800b786:	2201      	movs	r2, #1
 800b788:	4013      	ands	r3, r2
 800b78a:	2b01      	cmp	r3, #1
 800b78c:	d11e      	bne.n	800b7cc <HAL_SPI_TransmitReceive+0x32c>
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2246      	movs	r2, #70	@ 0x46
 800b792:	5a9b      	ldrh	r3, [r3, r2]
 800b794:	b29b      	uxth	r3, r3
 800b796:	2b00      	cmp	r3, #0
 800b798:	d018      	beq.n	800b7cc <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	330c      	adds	r3, #12
 800b7a0:	001a      	movs	r2, r3
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7a6:	7812      	ldrb	r2, [r2, #0]
 800b7a8:	b2d2      	uxtb	r2, r2
 800b7aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7b0:	1c5a      	adds	r2, r3, #1
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	2246      	movs	r2, #70	@ 0x46
 800b7ba:	5a9b      	ldrh	r3, [r3, r2]
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	3b01      	subs	r3, #1
 800b7c0:	b299      	uxth	r1, r3
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	2246      	movs	r2, #70	@ 0x46
 800b7c6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b7cc:	f7fc f904 	bl	80079d8 <HAL_GetTick>
 800b7d0:	0002      	movs	r2, r0
 800b7d2:	69fb      	ldr	r3, [r7, #28]
 800b7d4:	1ad3      	subs	r3, r2, r3
 800b7d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d802      	bhi.n	800b7e2 <HAL_SPI_TransmitReceive+0x342>
 800b7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7de:	3301      	adds	r3, #1
 800b7e0:	d102      	bne.n	800b7e8 <HAL_SPI_TransmitReceive+0x348>
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d108      	bne.n	800b7fa <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 800b7e8:	2323      	movs	r3, #35	@ 0x23
 800b7ea:	18fb      	adds	r3, r7, r3
 800b7ec:	2203      	movs	r2, #3
 800b7ee:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	225d      	movs	r2, #93	@ 0x5d
 800b7f4:	2101      	movs	r1, #1
 800b7f6:	5499      	strb	r1, [r3, r2]
        goto error;
 800b7f8:	e026      	b.n	800b848 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	2b00      	cmp	r3, #0
 800b802:	d199      	bne.n	800b738 <HAL_SPI_TransmitReceive+0x298>
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	2246      	movs	r2, #70	@ 0x46
 800b808:	5a9b      	ldrh	r3, [r3, r2]
 800b80a:	b29b      	uxth	r3, r3
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d193      	bne.n	800b738 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b810:	69fa      	ldr	r2, [r7, #28]
 800b812:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	0018      	movs	r0, r3
 800b818:	f000 f9b2 	bl	800bb80 <SPI_EndRxTxTransaction>
 800b81c:	1e03      	subs	r3, r0, #0
 800b81e:	d006      	beq.n	800b82e <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 800b820:	2323      	movs	r3, #35	@ 0x23
 800b822:	18fb      	adds	r3, r7, r3
 800b824:	2201      	movs	r2, #1
 800b826:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	2220      	movs	r2, #32
 800b82c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b832:	2b00      	cmp	r3, #0
 800b834:	d004      	beq.n	800b840 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 800b836:	2323      	movs	r3, #35	@ 0x23
 800b838:	18fb      	adds	r3, r7, r3
 800b83a:	2201      	movs	r2, #1
 800b83c:	701a      	strb	r2, [r3, #0]
 800b83e:	e003      	b.n	800b848 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	225d      	movs	r2, #93	@ 0x5d
 800b844:	2101      	movs	r1, #1
 800b846:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	225c      	movs	r2, #92	@ 0x5c
 800b84c:	2100      	movs	r1, #0
 800b84e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b850:	2323      	movs	r3, #35	@ 0x23
 800b852:	18fb      	adds	r3, r7, r3
 800b854:	781b      	ldrb	r3, [r3, #0]
}
 800b856:	0018      	movs	r0, r3
 800b858:	46bd      	mov	sp, r7
 800b85a:	b00a      	add	sp, #40	@ 0x28
 800b85c:	bd80      	pop	{r7, pc}
 800b85e:	46c0      	nop			@ (mov r8, r8)
 800b860:	ffffefff 	.word	0xffffefff

0800b864 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b088      	sub	sp, #32
 800b868:	af00      	add	r7, sp, #0
 800b86a:	60f8      	str	r0, [r7, #12]
 800b86c:	60b9      	str	r1, [r7, #8]
 800b86e:	603b      	str	r3, [r7, #0]
 800b870:	1dfb      	adds	r3, r7, #7
 800b872:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b874:	f7fc f8b0 	bl	80079d8 <HAL_GetTick>
 800b878:	0002      	movs	r2, r0
 800b87a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b87c:	1a9b      	subs	r3, r3, r2
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	18d3      	adds	r3, r2, r3
 800b882:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b884:	f7fc f8a8 	bl	80079d8 <HAL_GetTick>
 800b888:	0003      	movs	r3, r0
 800b88a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b88c:	4b3a      	ldr	r3, [pc, #232]	@ (800b978 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	015b      	lsls	r3, r3, #5
 800b892:	0d1b      	lsrs	r3, r3, #20
 800b894:	69fa      	ldr	r2, [r7, #28]
 800b896:	4353      	muls	r3, r2
 800b898:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b89a:	e058      	b.n	800b94e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	3301      	adds	r3, #1
 800b8a0:	d055      	beq.n	800b94e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b8a2:	f7fc f899 	bl	80079d8 <HAL_GetTick>
 800b8a6:	0002      	movs	r2, r0
 800b8a8:	69bb      	ldr	r3, [r7, #24]
 800b8aa:	1ad3      	subs	r3, r2, r3
 800b8ac:	69fa      	ldr	r2, [r7, #28]
 800b8ae:	429a      	cmp	r2, r3
 800b8b0:	d902      	bls.n	800b8b8 <SPI_WaitFlagStateUntilTimeout+0x54>
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d142      	bne.n	800b93e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	685a      	ldr	r2, [r3, #4]
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	21e0      	movs	r1, #224	@ 0xe0
 800b8c4:	438a      	bics	r2, r1
 800b8c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	685a      	ldr	r2, [r3, #4]
 800b8cc:	2382      	movs	r3, #130	@ 0x82
 800b8ce:	005b      	lsls	r3, r3, #1
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	d113      	bne.n	800b8fc <SPI_WaitFlagStateUntilTimeout+0x98>
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	689a      	ldr	r2, [r3, #8]
 800b8d8:	2380      	movs	r3, #128	@ 0x80
 800b8da:	021b      	lsls	r3, r3, #8
 800b8dc:	429a      	cmp	r2, r3
 800b8de:	d005      	beq.n	800b8ec <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	689a      	ldr	r2, [r3, #8]
 800b8e4:	2380      	movs	r3, #128	@ 0x80
 800b8e6:	00db      	lsls	r3, r3, #3
 800b8e8:	429a      	cmp	r2, r3
 800b8ea:	d107      	bne.n	800b8fc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	681a      	ldr	r2, [r3, #0]
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	2140      	movs	r1, #64	@ 0x40
 800b8f8:	438a      	bics	r2, r1
 800b8fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b900:	2380      	movs	r3, #128	@ 0x80
 800b902:	019b      	lsls	r3, r3, #6
 800b904:	429a      	cmp	r2, r3
 800b906:	d110      	bne.n	800b92a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	681a      	ldr	r2, [r3, #0]
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	491a      	ldr	r1, [pc, #104]	@ (800b97c <SPI_WaitFlagStateUntilTimeout+0x118>)
 800b914:	400a      	ands	r2, r1
 800b916:	601a      	str	r2, [r3, #0]
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	681a      	ldr	r2, [r3, #0]
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	2180      	movs	r1, #128	@ 0x80
 800b924:	0189      	lsls	r1, r1, #6
 800b926:	430a      	orrs	r2, r1
 800b928:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	225d      	movs	r2, #93	@ 0x5d
 800b92e:	2101      	movs	r1, #1
 800b930:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	225c      	movs	r2, #92	@ 0x5c
 800b936:	2100      	movs	r1, #0
 800b938:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b93a:	2303      	movs	r3, #3
 800b93c:	e017      	b.n	800b96e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b93e:	697b      	ldr	r3, [r7, #20]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d101      	bne.n	800b948 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800b944:	2300      	movs	r3, #0
 800b946:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	3b01      	subs	r3, #1
 800b94c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	689b      	ldr	r3, [r3, #8]
 800b954:	68ba      	ldr	r2, [r7, #8]
 800b956:	4013      	ands	r3, r2
 800b958:	68ba      	ldr	r2, [r7, #8]
 800b95a:	1ad3      	subs	r3, r2, r3
 800b95c:	425a      	negs	r2, r3
 800b95e:	4153      	adcs	r3, r2
 800b960:	b2db      	uxtb	r3, r3
 800b962:	001a      	movs	r2, r3
 800b964:	1dfb      	adds	r3, r7, #7
 800b966:	781b      	ldrb	r3, [r3, #0]
 800b968:	429a      	cmp	r2, r3
 800b96a:	d197      	bne.n	800b89c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b96c:	2300      	movs	r3, #0
}
 800b96e:	0018      	movs	r0, r3
 800b970:	46bd      	mov	sp, r7
 800b972:	b008      	add	sp, #32
 800b974:	bd80      	pop	{r7, pc}
 800b976:	46c0      	nop			@ (mov r8, r8)
 800b978:	20000068 	.word	0x20000068
 800b97c:	ffffdfff 	.word	0xffffdfff

0800b980 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b08a      	sub	sp, #40	@ 0x28
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	607a      	str	r2, [r7, #4]
 800b98c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b98e:	2317      	movs	r3, #23
 800b990:	18fb      	adds	r3, r7, r3
 800b992:	2200      	movs	r2, #0
 800b994:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b996:	f7fc f81f 	bl	80079d8 <HAL_GetTick>
 800b99a:	0002      	movs	r2, r0
 800b99c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b99e:	1a9b      	subs	r3, r3, r2
 800b9a0:	683a      	ldr	r2, [r7, #0]
 800b9a2:	18d3      	adds	r3, r2, r3
 800b9a4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b9a6:	f7fc f817 	bl	80079d8 <HAL_GetTick>
 800b9aa:	0003      	movs	r3, r0
 800b9ac:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	330c      	adds	r3, #12
 800b9b4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b9b6:	4b41      	ldr	r3, [pc, #260]	@ (800babc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800b9b8:	681a      	ldr	r2, [r3, #0]
 800b9ba:	0013      	movs	r3, r2
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	189b      	adds	r3, r3, r2
 800b9c0:	00da      	lsls	r2, r3, #3
 800b9c2:	1ad3      	subs	r3, r2, r3
 800b9c4:	0d1b      	lsrs	r3, r3, #20
 800b9c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9c8:	4353      	muls	r3, r2
 800b9ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b9cc:	e068      	b.n	800baa0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b9ce:	68ba      	ldr	r2, [r7, #8]
 800b9d0:	23c0      	movs	r3, #192	@ 0xc0
 800b9d2:	00db      	lsls	r3, r3, #3
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d10a      	bne.n	800b9ee <SPI_WaitFifoStateUntilTimeout+0x6e>
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d107      	bne.n	800b9ee <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b9de:	69fb      	ldr	r3, [r7, #28]
 800b9e0:	781b      	ldrb	r3, [r3, #0]
 800b9e2:	b2da      	uxtb	r2, r3
 800b9e4:	2117      	movs	r1, #23
 800b9e6:	187b      	adds	r3, r7, r1
 800b9e8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b9ea:	187b      	adds	r3, r7, r1
 800b9ec:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	d055      	beq.n	800baa0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b9f4:	f7fb fff0 	bl	80079d8 <HAL_GetTick>
 800b9f8:	0002      	movs	r2, r0
 800b9fa:	6a3b      	ldr	r3, [r7, #32]
 800b9fc:	1ad3      	subs	r3, r2, r3
 800b9fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba00:	429a      	cmp	r2, r3
 800ba02:	d902      	bls.n	800ba0a <SPI_WaitFifoStateUntilTimeout+0x8a>
 800ba04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d142      	bne.n	800ba90 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	685a      	ldr	r2, [r3, #4]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	21e0      	movs	r1, #224	@ 0xe0
 800ba16:	438a      	bics	r2, r1
 800ba18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	685a      	ldr	r2, [r3, #4]
 800ba1e:	2382      	movs	r3, #130	@ 0x82
 800ba20:	005b      	lsls	r3, r3, #1
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d113      	bne.n	800ba4e <SPI_WaitFifoStateUntilTimeout+0xce>
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	689a      	ldr	r2, [r3, #8]
 800ba2a:	2380      	movs	r3, #128	@ 0x80
 800ba2c:	021b      	lsls	r3, r3, #8
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d005      	beq.n	800ba3e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	689a      	ldr	r2, [r3, #8]
 800ba36:	2380      	movs	r3, #128	@ 0x80
 800ba38:	00db      	lsls	r3, r3, #3
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d107      	bne.n	800ba4e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	681a      	ldr	r2, [r3, #0]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	2140      	movs	r1, #64	@ 0x40
 800ba4a:	438a      	bics	r2, r1
 800ba4c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ba52:	2380      	movs	r3, #128	@ 0x80
 800ba54:	019b      	lsls	r3, r3, #6
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d110      	bne.n	800ba7c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4916      	ldr	r1, [pc, #88]	@ (800bac0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800ba66:	400a      	ands	r2, r1
 800ba68:	601a      	str	r2, [r3, #0]
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	2180      	movs	r1, #128	@ 0x80
 800ba76:	0189      	lsls	r1, r1, #6
 800ba78:	430a      	orrs	r2, r1
 800ba7a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	225d      	movs	r2, #93	@ 0x5d
 800ba80:	2101      	movs	r1, #1
 800ba82:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	225c      	movs	r2, #92	@ 0x5c
 800ba88:	2100      	movs	r1, #0
 800ba8a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ba8c:	2303      	movs	r3, #3
 800ba8e:	e010      	b.n	800bab2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ba90:	69bb      	ldr	r3, [r7, #24]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d101      	bne.n	800ba9a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800ba96:	2300      	movs	r3, #0
 800ba98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ba9a:	69bb      	ldr	r3, [r7, #24]
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	689b      	ldr	r3, [r3, #8]
 800baa6:	68ba      	ldr	r2, [r7, #8]
 800baa8:	4013      	ands	r3, r2
 800baaa:	687a      	ldr	r2, [r7, #4]
 800baac:	429a      	cmp	r2, r3
 800baae:	d18e      	bne.n	800b9ce <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	0018      	movs	r0, r3
 800bab4:	46bd      	mov	sp, r7
 800bab6:	b00a      	add	sp, #40	@ 0x28
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	46c0      	nop			@ (mov r8, r8)
 800babc:	20000068 	.word	0x20000068
 800bac0:	ffffdfff 	.word	0xffffdfff

0800bac4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b086      	sub	sp, #24
 800bac8:	af02      	add	r7, sp, #8
 800baca:	60f8      	str	r0, [r7, #12]
 800bacc:	60b9      	str	r1, [r7, #8]
 800bace:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	685a      	ldr	r2, [r3, #4]
 800bad4:	2382      	movs	r3, #130	@ 0x82
 800bad6:	005b      	lsls	r3, r3, #1
 800bad8:	429a      	cmp	r2, r3
 800bada:	d113      	bne.n	800bb04 <SPI_EndRxTransaction+0x40>
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	689a      	ldr	r2, [r3, #8]
 800bae0:	2380      	movs	r3, #128	@ 0x80
 800bae2:	021b      	lsls	r3, r3, #8
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d005      	beq.n	800baf4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	689a      	ldr	r2, [r3, #8]
 800baec:	2380      	movs	r3, #128	@ 0x80
 800baee:	00db      	lsls	r3, r3, #3
 800baf0:	429a      	cmp	r2, r3
 800baf2:	d107      	bne.n	800bb04 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	681a      	ldr	r2, [r3, #0]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	2140      	movs	r1, #64	@ 0x40
 800bb00:	438a      	bics	r2, r1
 800bb02:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bb04:	68ba      	ldr	r2, [r7, #8]
 800bb06:	68f8      	ldr	r0, [r7, #12]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	9300      	str	r3, [sp, #0]
 800bb0c:	0013      	movs	r3, r2
 800bb0e:	2200      	movs	r2, #0
 800bb10:	2180      	movs	r1, #128	@ 0x80
 800bb12:	f7ff fea7 	bl	800b864 <SPI_WaitFlagStateUntilTimeout>
 800bb16:	1e03      	subs	r3, r0, #0
 800bb18:	d007      	beq.n	800bb2a <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb1e:	2220      	movs	r2, #32
 800bb20:	431a      	orrs	r2, r3
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bb26:	2303      	movs	r3, #3
 800bb28:	e026      	b.n	800bb78 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	685a      	ldr	r2, [r3, #4]
 800bb2e:	2382      	movs	r3, #130	@ 0x82
 800bb30:	005b      	lsls	r3, r3, #1
 800bb32:	429a      	cmp	r2, r3
 800bb34:	d11f      	bne.n	800bb76 <SPI_EndRxTransaction+0xb2>
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	689a      	ldr	r2, [r3, #8]
 800bb3a:	2380      	movs	r3, #128	@ 0x80
 800bb3c:	021b      	lsls	r3, r3, #8
 800bb3e:	429a      	cmp	r2, r3
 800bb40:	d005      	beq.n	800bb4e <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	689a      	ldr	r2, [r3, #8]
 800bb46:	2380      	movs	r3, #128	@ 0x80
 800bb48:	00db      	lsls	r3, r3, #3
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d113      	bne.n	800bb76 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bb4e:	68ba      	ldr	r2, [r7, #8]
 800bb50:	23c0      	movs	r3, #192	@ 0xc0
 800bb52:	00d9      	lsls	r1, r3, #3
 800bb54:	68f8      	ldr	r0, [r7, #12]
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	9300      	str	r3, [sp, #0]
 800bb5a:	0013      	movs	r3, r2
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	f7ff ff0f 	bl	800b980 <SPI_WaitFifoStateUntilTimeout>
 800bb62:	1e03      	subs	r3, r0, #0
 800bb64:	d007      	beq.n	800bb76 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb6a:	2220      	movs	r2, #32
 800bb6c:	431a      	orrs	r2, r3
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800bb72:	2303      	movs	r3, #3
 800bb74:	e000      	b.n	800bb78 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800bb76:	2300      	movs	r3, #0
}
 800bb78:	0018      	movs	r0, r3
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	b004      	add	sp, #16
 800bb7e:	bd80      	pop	{r7, pc}

0800bb80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b086      	sub	sp, #24
 800bb84:	af02      	add	r7, sp, #8
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bb8c:	68ba      	ldr	r2, [r7, #8]
 800bb8e:	23c0      	movs	r3, #192	@ 0xc0
 800bb90:	0159      	lsls	r1, r3, #5
 800bb92:	68f8      	ldr	r0, [r7, #12]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	9300      	str	r3, [sp, #0]
 800bb98:	0013      	movs	r3, r2
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f7ff fef0 	bl	800b980 <SPI_WaitFifoStateUntilTimeout>
 800bba0:	1e03      	subs	r3, r0, #0
 800bba2:	d007      	beq.n	800bbb4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bba8:	2220      	movs	r2, #32
 800bbaa:	431a      	orrs	r2, r3
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bbb0:	2303      	movs	r3, #3
 800bbb2:	e027      	b.n	800bc04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bbb4:	68ba      	ldr	r2, [r7, #8]
 800bbb6:	68f8      	ldr	r0, [r7, #12]
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	9300      	str	r3, [sp, #0]
 800bbbc:	0013      	movs	r3, r2
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	2180      	movs	r1, #128	@ 0x80
 800bbc2:	f7ff fe4f 	bl	800b864 <SPI_WaitFlagStateUntilTimeout>
 800bbc6:	1e03      	subs	r3, r0, #0
 800bbc8:	d007      	beq.n	800bbda <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbce:	2220      	movs	r2, #32
 800bbd0:	431a      	orrs	r2, r3
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bbd6:	2303      	movs	r3, #3
 800bbd8:	e014      	b.n	800bc04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bbda:	68ba      	ldr	r2, [r7, #8]
 800bbdc:	23c0      	movs	r3, #192	@ 0xc0
 800bbde:	00d9      	lsls	r1, r3, #3
 800bbe0:	68f8      	ldr	r0, [r7, #12]
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	9300      	str	r3, [sp, #0]
 800bbe6:	0013      	movs	r3, r2
 800bbe8:	2200      	movs	r2, #0
 800bbea:	f7ff fec9 	bl	800b980 <SPI_WaitFifoStateUntilTimeout>
 800bbee:	1e03      	subs	r3, r0, #0
 800bbf0:	d007      	beq.n	800bc02 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbf6:	2220      	movs	r2, #32
 800bbf8:	431a      	orrs	r2, r3
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bbfe:	2303      	movs	r3, #3
 800bc00:	e000      	b.n	800bc04 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bc02:	2300      	movs	r3, #0
}
 800bc04:	0018      	movs	r0, r3
 800bc06:	46bd      	mov	sp, r7
 800bc08:	b004      	add	sp, #16
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b082      	sub	sp, #8
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d101      	bne.n	800bc1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	e04a      	b.n	800bcb4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	223d      	movs	r2, #61	@ 0x3d
 800bc22:	5c9b      	ldrb	r3, [r3, r2]
 800bc24:	b2db      	uxtb	r3, r3
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d107      	bne.n	800bc3a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	223c      	movs	r2, #60	@ 0x3c
 800bc2e:	2100      	movs	r1, #0
 800bc30:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	0018      	movs	r0, r3
 800bc36:	f7fb fb7f 	bl	8007338 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	223d      	movs	r2, #61	@ 0x3d
 800bc3e:	2102      	movs	r1, #2
 800bc40:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681a      	ldr	r2, [r3, #0]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	3304      	adds	r3, #4
 800bc4a:	0019      	movs	r1, r3
 800bc4c:	0010      	movs	r0, r2
 800bc4e:	f000 fa8f 	bl	800c170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2248      	movs	r2, #72	@ 0x48
 800bc56:	2101      	movs	r1, #1
 800bc58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	223e      	movs	r2, #62	@ 0x3e
 800bc5e:	2101      	movs	r1, #1
 800bc60:	5499      	strb	r1, [r3, r2]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	223f      	movs	r2, #63	@ 0x3f
 800bc66:	2101      	movs	r1, #1
 800bc68:	5499      	strb	r1, [r3, r2]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2240      	movs	r2, #64	@ 0x40
 800bc6e:	2101      	movs	r1, #1
 800bc70:	5499      	strb	r1, [r3, r2]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2241      	movs	r2, #65	@ 0x41
 800bc76:	2101      	movs	r1, #1
 800bc78:	5499      	strb	r1, [r3, r2]
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2242      	movs	r2, #66	@ 0x42
 800bc7e:	2101      	movs	r1, #1
 800bc80:	5499      	strb	r1, [r3, r2]
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2243      	movs	r2, #67	@ 0x43
 800bc86:	2101      	movs	r1, #1
 800bc88:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2244      	movs	r2, #68	@ 0x44
 800bc8e:	2101      	movs	r1, #1
 800bc90:	5499      	strb	r1, [r3, r2]
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2245      	movs	r2, #69	@ 0x45
 800bc96:	2101      	movs	r1, #1
 800bc98:	5499      	strb	r1, [r3, r2]
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2246      	movs	r2, #70	@ 0x46
 800bc9e:	2101      	movs	r1, #1
 800bca0:	5499      	strb	r1, [r3, r2]
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2247      	movs	r2, #71	@ 0x47
 800bca6:	2101      	movs	r1, #1
 800bca8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	223d      	movs	r2, #61	@ 0x3d
 800bcae:	2101      	movs	r1, #1
 800bcb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bcb2:	2300      	movs	r3, #0
}
 800bcb4:	0018      	movs	r0, r3
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	b002      	add	sp, #8
 800bcba:	bd80      	pop	{r7, pc}

0800bcbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b084      	sub	sp, #16
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	223d      	movs	r2, #61	@ 0x3d
 800bcc8:	5c9b      	ldrb	r3, [r3, r2]
 800bcca:	b2db      	uxtb	r3, r3
 800bccc:	2b01      	cmp	r3, #1
 800bcce:	d001      	beq.n	800bcd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	e042      	b.n	800bd5a <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	223d      	movs	r2, #61	@ 0x3d
 800bcd8:	2102      	movs	r1, #2
 800bcda:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	68da      	ldr	r2, [r3, #12]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	2101      	movs	r1, #1
 800bce8:	430a      	orrs	r2, r1
 800bcea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	4a1c      	ldr	r2, [pc, #112]	@ (800bd64 <HAL_TIM_Base_Start_IT+0xa8>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d00f      	beq.n	800bd16 <HAL_TIM_Base_Start_IT+0x5a>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	2380      	movs	r3, #128	@ 0x80
 800bcfc:	05db      	lsls	r3, r3, #23
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d009      	beq.n	800bd16 <HAL_TIM_Base_Start_IT+0x5a>
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	4a18      	ldr	r2, [pc, #96]	@ (800bd68 <HAL_TIM_Base_Start_IT+0xac>)
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	d004      	beq.n	800bd16 <HAL_TIM_Base_Start_IT+0x5a>
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	4a16      	ldr	r2, [pc, #88]	@ (800bd6c <HAL_TIM_Base_Start_IT+0xb0>)
 800bd12:	4293      	cmp	r3, r2
 800bd14:	d116      	bne.n	800bd44 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	689b      	ldr	r3, [r3, #8]
 800bd1c:	4a14      	ldr	r2, [pc, #80]	@ (800bd70 <HAL_TIM_Base_Start_IT+0xb4>)
 800bd1e:	4013      	ands	r3, r2
 800bd20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2b06      	cmp	r3, #6
 800bd26:	d016      	beq.n	800bd56 <HAL_TIM_Base_Start_IT+0x9a>
 800bd28:	68fa      	ldr	r2, [r7, #12]
 800bd2a:	2380      	movs	r3, #128	@ 0x80
 800bd2c:	025b      	lsls	r3, r3, #9
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d011      	beq.n	800bd56 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	681a      	ldr	r2, [r3, #0]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2101      	movs	r1, #1
 800bd3e:	430a      	orrs	r2, r1
 800bd40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd42:	e008      	b.n	800bd56 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	681a      	ldr	r2, [r3, #0]
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	2101      	movs	r1, #1
 800bd50:	430a      	orrs	r2, r1
 800bd52:	601a      	str	r2, [r3, #0]
 800bd54:	e000      	b.n	800bd58 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd56:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800bd58:	2300      	movs	r3, #0
}
 800bd5a:	0018      	movs	r0, r3
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	b004      	add	sp, #16
 800bd60:	bd80      	pop	{r7, pc}
 800bd62:	46c0      	nop			@ (mov r8, r8)
 800bd64:	40012c00 	.word	0x40012c00
 800bd68:	40000400 	.word	0x40000400
 800bd6c:	40014000 	.word	0x40014000
 800bd70:	00010007 	.word	0x00010007

0800bd74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	68db      	ldr	r3, [r3, #12]
 800bd82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	691b      	ldr	r3, [r3, #16]
 800bd8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	2202      	movs	r2, #2
 800bd90:	4013      	ands	r3, r2
 800bd92:	d021      	beq.n	800bdd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	2202      	movs	r2, #2
 800bd98:	4013      	ands	r3, r2
 800bd9a:	d01d      	beq.n	800bdd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	2203      	movs	r2, #3
 800bda2:	4252      	negs	r2, r2
 800bda4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2201      	movs	r2, #1
 800bdaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	699b      	ldr	r3, [r3, #24]
 800bdb2:	2203      	movs	r2, #3
 800bdb4:	4013      	ands	r3, r2
 800bdb6:	d004      	beq.n	800bdc2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	0018      	movs	r0, r3
 800bdbc:	f000 f9c0 	bl	800c140 <HAL_TIM_IC_CaptureCallback>
 800bdc0:	e007      	b.n	800bdd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	0018      	movs	r0, r3
 800bdc6:	f000 f9b3 	bl	800c130 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	0018      	movs	r0, r3
 800bdce:	f000 f9bf 	bl	800c150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	2204      	movs	r2, #4
 800bddc:	4013      	ands	r3, r2
 800bdde:	d022      	beq.n	800be26 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	2204      	movs	r2, #4
 800bde4:	4013      	ands	r3, r2
 800bde6:	d01e      	beq.n	800be26 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	2205      	movs	r2, #5
 800bdee:	4252      	negs	r2, r2
 800bdf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2202      	movs	r2, #2
 800bdf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	699a      	ldr	r2, [r3, #24]
 800bdfe:	23c0      	movs	r3, #192	@ 0xc0
 800be00:	009b      	lsls	r3, r3, #2
 800be02:	4013      	ands	r3, r2
 800be04:	d004      	beq.n	800be10 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	0018      	movs	r0, r3
 800be0a:	f000 f999 	bl	800c140 <HAL_TIM_IC_CaptureCallback>
 800be0e:	e007      	b.n	800be20 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	0018      	movs	r0, r3
 800be14:	f000 f98c 	bl	800c130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	0018      	movs	r0, r3
 800be1c:	f000 f998 	bl	800c150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2200      	movs	r2, #0
 800be24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	2208      	movs	r2, #8
 800be2a:	4013      	ands	r3, r2
 800be2c:	d021      	beq.n	800be72 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2208      	movs	r2, #8
 800be32:	4013      	ands	r3, r2
 800be34:	d01d      	beq.n	800be72 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	2209      	movs	r2, #9
 800be3c:	4252      	negs	r2, r2
 800be3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2204      	movs	r2, #4
 800be44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	69db      	ldr	r3, [r3, #28]
 800be4c:	2203      	movs	r2, #3
 800be4e:	4013      	ands	r3, r2
 800be50:	d004      	beq.n	800be5c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	0018      	movs	r0, r3
 800be56:	f000 f973 	bl	800c140 <HAL_TIM_IC_CaptureCallback>
 800be5a:	e007      	b.n	800be6c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	0018      	movs	r0, r3
 800be60:	f000 f966 	bl	800c130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	0018      	movs	r0, r3
 800be68:	f000 f972 	bl	800c150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2200      	movs	r2, #0
 800be70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	2210      	movs	r2, #16
 800be76:	4013      	ands	r3, r2
 800be78:	d022      	beq.n	800bec0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2210      	movs	r2, #16
 800be7e:	4013      	ands	r3, r2
 800be80:	d01e      	beq.n	800bec0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	2211      	movs	r2, #17
 800be88:	4252      	negs	r2, r2
 800be8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2208      	movs	r2, #8
 800be90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	69da      	ldr	r2, [r3, #28]
 800be98:	23c0      	movs	r3, #192	@ 0xc0
 800be9a:	009b      	lsls	r3, r3, #2
 800be9c:	4013      	ands	r3, r2
 800be9e:	d004      	beq.n	800beaa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	0018      	movs	r0, r3
 800bea4:	f000 f94c 	bl	800c140 <HAL_TIM_IC_CaptureCallback>
 800bea8:	e007      	b.n	800beba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	0018      	movs	r0, r3
 800beae:	f000 f93f 	bl	800c130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	0018      	movs	r0, r3
 800beb6:	f000 f94b 	bl	800c150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2200      	movs	r2, #0
 800bebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	2201      	movs	r2, #1
 800bec4:	4013      	ands	r3, r2
 800bec6:	d00c      	beq.n	800bee2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	2201      	movs	r2, #1
 800becc:	4013      	ands	r3, r2
 800bece:	d008      	beq.n	800bee2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	2202      	movs	r2, #2
 800bed6:	4252      	negs	r2, r2
 800bed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	0018      	movs	r0, r3
 800bede:	f7fa fd5f 	bl	80069a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	2280      	movs	r2, #128	@ 0x80
 800bee6:	4013      	ands	r3, r2
 800bee8:	d104      	bne.n	800bef4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800beea:	68ba      	ldr	r2, [r7, #8]
 800beec:	2380      	movs	r3, #128	@ 0x80
 800beee:	019b      	lsls	r3, r3, #6
 800bef0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bef2:	d00b      	beq.n	800bf0c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	2280      	movs	r2, #128	@ 0x80
 800bef8:	4013      	ands	r3, r2
 800befa:	d007      	beq.n	800bf0c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	4a1e      	ldr	r2, [pc, #120]	@ (800bf7c <HAL_TIM_IRQHandler+0x208>)
 800bf02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	0018      	movs	r0, r3
 800bf08:	f000 fad2 	bl	800c4b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bf0c:	68ba      	ldr	r2, [r7, #8]
 800bf0e:	2380      	movs	r3, #128	@ 0x80
 800bf10:	005b      	lsls	r3, r3, #1
 800bf12:	4013      	ands	r3, r2
 800bf14:	d00b      	beq.n	800bf2e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	2280      	movs	r2, #128	@ 0x80
 800bf1a:	4013      	ands	r3, r2
 800bf1c:	d007      	beq.n	800bf2e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4a17      	ldr	r2, [pc, #92]	@ (800bf80 <HAL_TIM_IRQHandler+0x20c>)
 800bf24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	0018      	movs	r0, r3
 800bf2a:	f000 fac9 	bl	800c4c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	2240      	movs	r2, #64	@ 0x40
 800bf32:	4013      	ands	r3, r2
 800bf34:	d00c      	beq.n	800bf50 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	2240      	movs	r2, #64	@ 0x40
 800bf3a:	4013      	ands	r3, r2
 800bf3c:	d008      	beq.n	800bf50 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	2241      	movs	r2, #65	@ 0x41
 800bf44:	4252      	negs	r2, r2
 800bf46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	0018      	movs	r0, r3
 800bf4c:	f000 f908 	bl	800c160 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	2220      	movs	r2, #32
 800bf54:	4013      	ands	r3, r2
 800bf56:	d00c      	beq.n	800bf72 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	2220      	movs	r2, #32
 800bf5c:	4013      	ands	r3, r2
 800bf5e:	d008      	beq.n	800bf72 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	2221      	movs	r2, #33	@ 0x21
 800bf66:	4252      	negs	r2, r2
 800bf68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	0018      	movs	r0, r3
 800bf6e:	f000 fa97 	bl	800c4a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bf72:	46c0      	nop			@ (mov r8, r8)
 800bf74:	46bd      	mov	sp, r7
 800bf76:	b004      	add	sp, #16
 800bf78:	bd80      	pop	{r7, pc}
 800bf7a:	46c0      	nop			@ (mov r8, r8)
 800bf7c:	ffffdf7f 	.word	0xffffdf7f
 800bf80:	fffffeff 	.word	0xfffffeff

0800bf84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b084      	sub	sp, #16
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
 800bf8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bf8e:	230f      	movs	r3, #15
 800bf90:	18fb      	adds	r3, r7, r3
 800bf92:	2200      	movs	r2, #0
 800bf94:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	223c      	movs	r2, #60	@ 0x3c
 800bf9a:	5c9b      	ldrb	r3, [r3, r2]
 800bf9c:	2b01      	cmp	r3, #1
 800bf9e:	d101      	bne.n	800bfa4 <HAL_TIM_ConfigClockSource+0x20>
 800bfa0:	2302      	movs	r3, #2
 800bfa2:	e0bc      	b.n	800c11e <HAL_TIM_ConfigClockSource+0x19a>
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	223c      	movs	r2, #60	@ 0x3c
 800bfa8:	2101      	movs	r1, #1
 800bfaa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	223d      	movs	r2, #61	@ 0x3d
 800bfb0:	2102      	movs	r1, #2
 800bfb2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	689b      	ldr	r3, [r3, #8]
 800bfba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	4a5a      	ldr	r2, [pc, #360]	@ (800c128 <HAL_TIM_ConfigClockSource+0x1a4>)
 800bfc0:	4013      	ands	r3, r2
 800bfc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	4a59      	ldr	r2, [pc, #356]	@ (800c12c <HAL_TIM_ConfigClockSource+0x1a8>)
 800bfc8:	4013      	ands	r3, r2
 800bfca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	68ba      	ldr	r2, [r7, #8]
 800bfd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2280      	movs	r2, #128	@ 0x80
 800bfda:	0192      	lsls	r2, r2, #6
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	d040      	beq.n	800c062 <HAL_TIM_ConfigClockSource+0xde>
 800bfe0:	2280      	movs	r2, #128	@ 0x80
 800bfe2:	0192      	lsls	r2, r2, #6
 800bfe4:	4293      	cmp	r3, r2
 800bfe6:	d900      	bls.n	800bfea <HAL_TIM_ConfigClockSource+0x66>
 800bfe8:	e088      	b.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800bfea:	2280      	movs	r2, #128	@ 0x80
 800bfec:	0152      	lsls	r2, r2, #5
 800bfee:	4293      	cmp	r3, r2
 800bff0:	d100      	bne.n	800bff4 <HAL_TIM_ConfigClockSource+0x70>
 800bff2:	e088      	b.n	800c106 <HAL_TIM_ConfigClockSource+0x182>
 800bff4:	2280      	movs	r2, #128	@ 0x80
 800bff6:	0152      	lsls	r2, r2, #5
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d900      	bls.n	800bffe <HAL_TIM_ConfigClockSource+0x7a>
 800bffc:	e07e      	b.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800bffe:	2b70      	cmp	r3, #112	@ 0x70
 800c000:	d018      	beq.n	800c034 <HAL_TIM_ConfigClockSource+0xb0>
 800c002:	d900      	bls.n	800c006 <HAL_TIM_ConfigClockSource+0x82>
 800c004:	e07a      	b.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800c006:	2b60      	cmp	r3, #96	@ 0x60
 800c008:	d04f      	beq.n	800c0aa <HAL_TIM_ConfigClockSource+0x126>
 800c00a:	d900      	bls.n	800c00e <HAL_TIM_ConfigClockSource+0x8a>
 800c00c:	e076      	b.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800c00e:	2b50      	cmp	r3, #80	@ 0x50
 800c010:	d03b      	beq.n	800c08a <HAL_TIM_ConfigClockSource+0x106>
 800c012:	d900      	bls.n	800c016 <HAL_TIM_ConfigClockSource+0x92>
 800c014:	e072      	b.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800c016:	2b40      	cmp	r3, #64	@ 0x40
 800c018:	d057      	beq.n	800c0ca <HAL_TIM_ConfigClockSource+0x146>
 800c01a:	d900      	bls.n	800c01e <HAL_TIM_ConfigClockSource+0x9a>
 800c01c:	e06e      	b.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800c01e:	2b30      	cmp	r3, #48	@ 0x30
 800c020:	d063      	beq.n	800c0ea <HAL_TIM_ConfigClockSource+0x166>
 800c022:	d86b      	bhi.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800c024:	2b20      	cmp	r3, #32
 800c026:	d060      	beq.n	800c0ea <HAL_TIM_ConfigClockSource+0x166>
 800c028:	d868      	bhi.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d05d      	beq.n	800c0ea <HAL_TIM_ConfigClockSource+0x166>
 800c02e:	2b10      	cmp	r3, #16
 800c030:	d05b      	beq.n	800c0ea <HAL_TIM_ConfigClockSource+0x166>
 800c032:	e063      	b.n	800c0fc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c044:	f000 f99e 	bl	800c384 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	2277      	movs	r2, #119	@ 0x77
 800c054:	4313      	orrs	r3, r2
 800c056:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	68ba      	ldr	r2, [r7, #8]
 800c05e:	609a      	str	r2, [r3, #8]
      break;
 800c060:	e052      	b.n	800c108 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c072:	f000 f987 	bl	800c384 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	689a      	ldr	r2, [r3, #8]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	2180      	movs	r1, #128	@ 0x80
 800c082:	01c9      	lsls	r1, r1, #7
 800c084:	430a      	orrs	r2, r1
 800c086:	609a      	str	r2, [r3, #8]
      break;
 800c088:	e03e      	b.n	800c108 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c096:	001a      	movs	r2, r3
 800c098:	f000 f8f8 	bl	800c28c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2150      	movs	r1, #80	@ 0x50
 800c0a2:	0018      	movs	r0, r3
 800c0a4:	f000 f952 	bl	800c34c <TIM_ITRx_SetConfig>
      break;
 800c0a8:	e02e      	b.n	800c108 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c0b6:	001a      	movs	r2, r3
 800c0b8:	f000 f916 	bl	800c2e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	2160      	movs	r1, #96	@ 0x60
 800c0c2:	0018      	movs	r0, r3
 800c0c4:	f000 f942 	bl	800c34c <TIM_ITRx_SetConfig>
      break;
 800c0c8:	e01e      	b.n	800c108 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c0d6:	001a      	movs	r2, r3
 800c0d8:	f000 f8d8 	bl	800c28c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	2140      	movs	r1, #64	@ 0x40
 800c0e2:	0018      	movs	r0, r3
 800c0e4:	f000 f932 	bl	800c34c <TIM_ITRx_SetConfig>
      break;
 800c0e8:	e00e      	b.n	800c108 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681a      	ldr	r2, [r3, #0]
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	0019      	movs	r1, r3
 800c0f4:	0010      	movs	r0, r2
 800c0f6:	f000 f929 	bl	800c34c <TIM_ITRx_SetConfig>
      break;
 800c0fa:	e005      	b.n	800c108 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800c0fc:	230f      	movs	r3, #15
 800c0fe:	18fb      	adds	r3, r7, r3
 800c100:	2201      	movs	r2, #1
 800c102:	701a      	strb	r2, [r3, #0]
      break;
 800c104:	e000      	b.n	800c108 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800c106:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	223d      	movs	r2, #61	@ 0x3d
 800c10c:	2101      	movs	r1, #1
 800c10e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	223c      	movs	r2, #60	@ 0x3c
 800c114:	2100      	movs	r1, #0
 800c116:	5499      	strb	r1, [r3, r2]

  return status;
 800c118:	230f      	movs	r3, #15
 800c11a:	18fb      	adds	r3, r7, r3
 800c11c:	781b      	ldrb	r3, [r3, #0]
}
 800c11e:	0018      	movs	r0, r3
 800c120:	46bd      	mov	sp, r7
 800c122:	b004      	add	sp, #16
 800c124:	bd80      	pop	{r7, pc}
 800c126:	46c0      	nop			@ (mov r8, r8)
 800c128:	ffceff88 	.word	0xffceff88
 800c12c:	ffff00ff 	.word	0xffff00ff

0800c130 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b082      	sub	sp, #8
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c138:	46c0      	nop			@ (mov r8, r8)
 800c13a:	46bd      	mov	sp, r7
 800c13c:	b002      	add	sp, #8
 800c13e:	bd80      	pop	{r7, pc}

0800c140 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b082      	sub	sp, #8
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c148:	46c0      	nop			@ (mov r8, r8)
 800c14a:	46bd      	mov	sp, r7
 800c14c:	b002      	add	sp, #8
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c158:	46c0      	nop			@ (mov r8, r8)
 800c15a:	46bd      	mov	sp, r7
 800c15c:	b002      	add	sp, #8
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c168:	46c0      	nop			@ (mov r8, r8)
 800c16a:	46bd      	mov	sp, r7
 800c16c:	b002      	add	sp, #8
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	4a3b      	ldr	r2, [pc, #236]	@ (800c270 <TIM_Base_SetConfig+0x100>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d008      	beq.n	800c19a <TIM_Base_SetConfig+0x2a>
 800c188:	687a      	ldr	r2, [r7, #4]
 800c18a:	2380      	movs	r3, #128	@ 0x80
 800c18c:	05db      	lsls	r3, r3, #23
 800c18e:	429a      	cmp	r2, r3
 800c190:	d003      	beq.n	800c19a <TIM_Base_SetConfig+0x2a>
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	4a37      	ldr	r2, [pc, #220]	@ (800c274 <TIM_Base_SetConfig+0x104>)
 800c196:	4293      	cmp	r3, r2
 800c198:	d108      	bne.n	800c1ac <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2270      	movs	r2, #112	@ 0x70
 800c19e:	4393      	bics	r3, r2
 800c1a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	68fa      	ldr	r2, [r7, #12]
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	4a30      	ldr	r2, [pc, #192]	@ (800c270 <TIM_Base_SetConfig+0x100>)
 800c1b0:	4293      	cmp	r3, r2
 800c1b2:	d018      	beq.n	800c1e6 <TIM_Base_SetConfig+0x76>
 800c1b4:	687a      	ldr	r2, [r7, #4]
 800c1b6:	2380      	movs	r3, #128	@ 0x80
 800c1b8:	05db      	lsls	r3, r3, #23
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d013      	beq.n	800c1e6 <TIM_Base_SetConfig+0x76>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	4a2c      	ldr	r2, [pc, #176]	@ (800c274 <TIM_Base_SetConfig+0x104>)
 800c1c2:	4293      	cmp	r3, r2
 800c1c4:	d00f      	beq.n	800c1e6 <TIM_Base_SetConfig+0x76>
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	4a2b      	ldr	r2, [pc, #172]	@ (800c278 <TIM_Base_SetConfig+0x108>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d00b      	beq.n	800c1e6 <TIM_Base_SetConfig+0x76>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	4a2a      	ldr	r2, [pc, #168]	@ (800c27c <TIM_Base_SetConfig+0x10c>)
 800c1d2:	4293      	cmp	r3, r2
 800c1d4:	d007      	beq.n	800c1e6 <TIM_Base_SetConfig+0x76>
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	4a29      	ldr	r2, [pc, #164]	@ (800c280 <TIM_Base_SetConfig+0x110>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d003      	beq.n	800c1e6 <TIM_Base_SetConfig+0x76>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	4a28      	ldr	r2, [pc, #160]	@ (800c284 <TIM_Base_SetConfig+0x114>)
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d108      	bne.n	800c1f8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	4a27      	ldr	r2, [pc, #156]	@ (800c288 <TIM_Base_SetConfig+0x118>)
 800c1ea:	4013      	ands	r3, r2
 800c1ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	68db      	ldr	r3, [r3, #12]
 800c1f2:	68fa      	ldr	r2, [r7, #12]
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2280      	movs	r2, #128	@ 0x80
 800c1fc:	4393      	bics	r3, r2
 800c1fe:	001a      	movs	r2, r3
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	695b      	ldr	r3, [r3, #20]
 800c204:	4313      	orrs	r3, r2
 800c206:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	68fa      	ldr	r2, [r7, #12]
 800c20c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	689a      	ldr	r2, [r3, #8]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	681a      	ldr	r2, [r3, #0]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	4a13      	ldr	r2, [pc, #76]	@ (800c270 <TIM_Base_SetConfig+0x100>)
 800c222:	4293      	cmp	r3, r2
 800c224:	d00b      	beq.n	800c23e <TIM_Base_SetConfig+0xce>
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	4a14      	ldr	r2, [pc, #80]	@ (800c27c <TIM_Base_SetConfig+0x10c>)
 800c22a:	4293      	cmp	r3, r2
 800c22c:	d007      	beq.n	800c23e <TIM_Base_SetConfig+0xce>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	4a13      	ldr	r2, [pc, #76]	@ (800c280 <TIM_Base_SetConfig+0x110>)
 800c232:	4293      	cmp	r3, r2
 800c234:	d003      	beq.n	800c23e <TIM_Base_SetConfig+0xce>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	4a12      	ldr	r2, [pc, #72]	@ (800c284 <TIM_Base_SetConfig+0x114>)
 800c23a:	4293      	cmp	r3, r2
 800c23c:	d103      	bne.n	800c246 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	691a      	ldr	r2, [r3, #16]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2201      	movs	r2, #1
 800c24a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	691b      	ldr	r3, [r3, #16]
 800c250:	2201      	movs	r2, #1
 800c252:	4013      	ands	r3, r2
 800c254:	2b01      	cmp	r3, #1
 800c256:	d106      	bne.n	800c266 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	691b      	ldr	r3, [r3, #16]
 800c25c:	2201      	movs	r2, #1
 800c25e:	4393      	bics	r3, r2
 800c260:	001a      	movs	r2, r3
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	611a      	str	r2, [r3, #16]
  }
}
 800c266:	46c0      	nop			@ (mov r8, r8)
 800c268:	46bd      	mov	sp, r7
 800c26a:	b004      	add	sp, #16
 800c26c:	bd80      	pop	{r7, pc}
 800c26e:	46c0      	nop			@ (mov r8, r8)
 800c270:	40012c00 	.word	0x40012c00
 800c274:	40000400 	.word	0x40000400
 800c278:	40002000 	.word	0x40002000
 800c27c:	40014000 	.word	0x40014000
 800c280:	40014400 	.word	0x40014400
 800c284:	40014800 	.word	0x40014800
 800c288:	fffffcff 	.word	0xfffffcff

0800c28c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b086      	sub	sp, #24
 800c290:	af00      	add	r7, sp, #0
 800c292:	60f8      	str	r0, [r7, #12]
 800c294:	60b9      	str	r1, [r7, #8]
 800c296:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	6a1b      	ldr	r3, [r3, #32]
 800c29c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	6a1b      	ldr	r3, [r3, #32]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	4393      	bics	r3, r2
 800c2a6:	001a      	movs	r2, r3
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	699b      	ldr	r3, [r3, #24]
 800c2b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	22f0      	movs	r2, #240	@ 0xf0
 800c2b6:	4393      	bics	r3, r2
 800c2b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	011b      	lsls	r3, r3, #4
 800c2be:	693a      	ldr	r2, [r7, #16]
 800c2c0:	4313      	orrs	r3, r2
 800c2c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	220a      	movs	r2, #10
 800c2c8:	4393      	bics	r3, r2
 800c2ca:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c2cc:	697a      	ldr	r2, [r7, #20]
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	693a      	ldr	r2, [r7, #16]
 800c2d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	697a      	ldr	r2, [r7, #20]
 800c2de:	621a      	str	r2, [r3, #32]
}
 800c2e0:	46c0      	nop			@ (mov r8, r8)
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	b006      	add	sp, #24
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b086      	sub	sp, #24
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	60f8      	str	r0, [r7, #12]
 800c2f0:	60b9      	str	r1, [r7, #8]
 800c2f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	6a1b      	ldr	r3, [r3, #32]
 800c2f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	6a1b      	ldr	r3, [r3, #32]
 800c2fe:	2210      	movs	r2, #16
 800c300:	4393      	bics	r3, r2
 800c302:	001a      	movs	r2, r3
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	699b      	ldr	r3, [r3, #24]
 800c30c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c30e:	693b      	ldr	r3, [r7, #16]
 800c310:	4a0d      	ldr	r2, [pc, #52]	@ (800c348 <TIM_TI2_ConfigInputStage+0x60>)
 800c312:	4013      	ands	r3, r2
 800c314:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	031b      	lsls	r3, r3, #12
 800c31a:	693a      	ldr	r2, [r7, #16]
 800c31c:	4313      	orrs	r3, r2
 800c31e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c320:	697b      	ldr	r3, [r7, #20]
 800c322:	22a0      	movs	r2, #160	@ 0xa0
 800c324:	4393      	bics	r3, r2
 800c326:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	011b      	lsls	r3, r3, #4
 800c32c:	697a      	ldr	r2, [r7, #20]
 800c32e:	4313      	orrs	r3, r2
 800c330:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	693a      	ldr	r2, [r7, #16]
 800c336:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	697a      	ldr	r2, [r7, #20]
 800c33c:	621a      	str	r2, [r3, #32]
}
 800c33e:	46c0      	nop			@ (mov r8, r8)
 800c340:	46bd      	mov	sp, r7
 800c342:	b006      	add	sp, #24
 800c344:	bd80      	pop	{r7, pc}
 800c346:	46c0      	nop			@ (mov r8, r8)
 800c348:	ffff0fff 	.word	0xffff0fff

0800c34c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b084      	sub	sp, #16
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
 800c354:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	689b      	ldr	r3, [r3, #8]
 800c35a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	4a08      	ldr	r2, [pc, #32]	@ (800c380 <TIM_ITRx_SetConfig+0x34>)
 800c360:	4013      	ands	r3, r2
 800c362:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c364:	683a      	ldr	r2, [r7, #0]
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	4313      	orrs	r3, r2
 800c36a:	2207      	movs	r2, #7
 800c36c:	4313      	orrs	r3, r2
 800c36e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	68fa      	ldr	r2, [r7, #12]
 800c374:	609a      	str	r2, [r3, #8]
}
 800c376:	46c0      	nop			@ (mov r8, r8)
 800c378:	46bd      	mov	sp, r7
 800c37a:	b004      	add	sp, #16
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	46c0      	nop			@ (mov r8, r8)
 800c380:	ffcfff8f 	.word	0xffcfff8f

0800c384 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
 800c390:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	689b      	ldr	r3, [r3, #8]
 800c396:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	4a09      	ldr	r2, [pc, #36]	@ (800c3c0 <TIM_ETR_SetConfig+0x3c>)
 800c39c:	4013      	ands	r3, r2
 800c39e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	021a      	lsls	r2, r3, #8
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	431a      	orrs	r2, r3
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	697a      	ldr	r2, [r7, #20]
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	697a      	ldr	r2, [r7, #20]
 800c3b6:	609a      	str	r2, [r3, #8]
}
 800c3b8:	46c0      	nop			@ (mov r8, r8)
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	b006      	add	sp, #24
 800c3be:	bd80      	pop	{r7, pc}
 800c3c0:	ffff00ff 	.word	0xffff00ff

0800c3c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b084      	sub	sp, #16
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
 800c3cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	223c      	movs	r2, #60	@ 0x3c
 800c3d2:	5c9b      	ldrb	r3, [r3, r2]
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d101      	bne.n	800c3dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c3d8:	2302      	movs	r3, #2
 800c3da:	e055      	b.n	800c488 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	223c      	movs	r2, #60	@ 0x3c
 800c3e0:	2101      	movs	r1, #1
 800c3e2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	223d      	movs	r2, #61	@ 0x3d
 800c3e8:	2102      	movs	r1, #2
 800c3ea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	689b      	ldr	r3, [r3, #8]
 800c3fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	4a23      	ldr	r2, [pc, #140]	@ (800c490 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800c402:	4293      	cmp	r3, r2
 800c404:	d108      	bne.n	800c418 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	4a22      	ldr	r2, [pc, #136]	@ (800c494 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800c40a:	4013      	ands	r3, r2
 800c40c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	68fa      	ldr	r2, [r7, #12]
 800c414:	4313      	orrs	r3, r2
 800c416:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2270      	movs	r2, #112	@ 0x70
 800c41c:	4393      	bics	r3, r2
 800c41e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	68fa      	ldr	r2, [r7, #12]
 800c426:	4313      	orrs	r3, r2
 800c428:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	68fa      	ldr	r2, [r7, #12]
 800c430:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	4a16      	ldr	r2, [pc, #88]	@ (800c490 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800c438:	4293      	cmp	r3, r2
 800c43a:	d00f      	beq.n	800c45c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681a      	ldr	r2, [r3, #0]
 800c440:	2380      	movs	r3, #128	@ 0x80
 800c442:	05db      	lsls	r3, r3, #23
 800c444:	429a      	cmp	r2, r3
 800c446:	d009      	beq.n	800c45c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4a12      	ldr	r2, [pc, #72]	@ (800c498 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800c44e:	4293      	cmp	r3, r2
 800c450:	d004      	beq.n	800c45c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	4a11      	ldr	r2, [pc, #68]	@ (800c49c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800c458:	4293      	cmp	r3, r2
 800c45a:	d10c      	bne.n	800c476 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	2280      	movs	r2, #128	@ 0x80
 800c460:	4393      	bics	r3, r2
 800c462:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	689b      	ldr	r3, [r3, #8]
 800c468:	68ba      	ldr	r2, [r7, #8]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	68ba      	ldr	r2, [r7, #8]
 800c474:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	223d      	movs	r2, #61	@ 0x3d
 800c47a:	2101      	movs	r1, #1
 800c47c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	223c      	movs	r2, #60	@ 0x3c
 800c482:	2100      	movs	r1, #0
 800c484:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c486:	2300      	movs	r3, #0
}
 800c488:	0018      	movs	r0, r3
 800c48a:	46bd      	mov	sp, r7
 800c48c:	b004      	add	sp, #16
 800c48e:	bd80      	pop	{r7, pc}
 800c490:	40012c00 	.word	0x40012c00
 800c494:	ff0fffff 	.word	0xff0fffff
 800c498:	40000400 	.word	0x40000400
 800c49c:	40014000 	.word	0x40014000

0800c4a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b082      	sub	sp, #8
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c4a8:	46c0      	nop			@ (mov r8, r8)
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	b002      	add	sp, #8
 800c4ae:	bd80      	pop	{r7, pc}

0800c4b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b082      	sub	sp, #8
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c4b8:	46c0      	nop			@ (mov r8, r8)
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	b002      	add	sp, #8
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b082      	sub	sp, #8
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c4c8:	46c0      	nop			@ (mov r8, r8)
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	b002      	add	sp, #8
 800c4ce:	bd80      	pop	{r7, pc}

0800c4d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d101      	bne.n	800c4e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e046      	b.n	800c570 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2288      	movs	r2, #136	@ 0x88
 800c4e6:	589b      	ldr	r3, [r3, r2]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d107      	bne.n	800c4fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2284      	movs	r2, #132	@ 0x84
 800c4f0:	2100      	movs	r1, #0
 800c4f2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	0018      	movs	r0, r3
 800c4f8:	f7fb f87a 	bl	80075f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2288      	movs	r2, #136	@ 0x88
 800c500:	2124      	movs	r1, #36	@ 0x24
 800c502:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	681a      	ldr	r2, [r3, #0]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	2101      	movs	r1, #1
 800c510:	438a      	bics	r2, r1
 800c512:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d003      	beq.n	800c524 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	0018      	movs	r0, r3
 800c520:	f001 f882 	bl	800d628 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	0018      	movs	r0, r3
 800c528:	f000 fdc0 	bl	800d0ac <UART_SetConfig>
 800c52c:	0003      	movs	r3, r0
 800c52e:	2b01      	cmp	r3, #1
 800c530:	d101      	bne.n	800c536 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800c532:	2301      	movs	r3, #1
 800c534:	e01c      	b.n	800c570 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	685a      	ldr	r2, [r3, #4]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	490d      	ldr	r1, [pc, #52]	@ (800c578 <HAL_UART_Init+0xa8>)
 800c542:	400a      	ands	r2, r1
 800c544:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	689a      	ldr	r2, [r3, #8]
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	212a      	movs	r1, #42	@ 0x2a
 800c552:	438a      	bics	r2, r1
 800c554:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	681a      	ldr	r2, [r3, #0]
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	2101      	movs	r1, #1
 800c562:	430a      	orrs	r2, r1
 800c564:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	0018      	movs	r0, r3
 800c56a:	f001 f911 	bl	800d790 <UART_CheckIdleState>
 800c56e:	0003      	movs	r3, r0
}
 800c570:	0018      	movs	r0, r3
 800c572:	46bd      	mov	sp, r7
 800c574:	b002      	add	sp, #8
 800c576:	bd80      	pop	{r7, pc}
 800c578:	ffffb7ff 	.word	0xffffb7ff

0800c57c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b08a      	sub	sp, #40	@ 0x28
 800c580:	af02      	add	r7, sp, #8
 800c582:	60f8      	str	r0, [r7, #12]
 800c584:	60b9      	str	r1, [r7, #8]
 800c586:	603b      	str	r3, [r7, #0]
 800c588:	1dbb      	adds	r3, r7, #6
 800c58a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	2288      	movs	r2, #136	@ 0x88
 800c590:	589b      	ldr	r3, [r3, r2]
 800c592:	2b20      	cmp	r3, #32
 800c594:	d000      	beq.n	800c598 <HAL_UART_Transmit+0x1c>
 800c596:	e090      	b.n	800c6ba <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d003      	beq.n	800c5a6 <HAL_UART_Transmit+0x2a>
 800c59e:	1dbb      	adds	r3, r7, #6
 800c5a0:	881b      	ldrh	r3, [r3, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d101      	bne.n	800c5aa <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	e088      	b.n	800c6bc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	689a      	ldr	r2, [r3, #8]
 800c5ae:	2380      	movs	r3, #128	@ 0x80
 800c5b0:	015b      	lsls	r3, r3, #5
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	d109      	bne.n	800c5ca <HAL_UART_Transmit+0x4e>
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	691b      	ldr	r3, [r3, #16]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d105      	bne.n	800c5ca <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	2201      	movs	r2, #1
 800c5c2:	4013      	ands	r3, r2
 800c5c4:	d001      	beq.n	800c5ca <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	e078      	b.n	800c6bc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	2290      	movs	r2, #144	@ 0x90
 800c5ce:	2100      	movs	r1, #0
 800c5d0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	2288      	movs	r2, #136	@ 0x88
 800c5d6:	2121      	movs	r1, #33	@ 0x21
 800c5d8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c5da:	f7fb f9fd 	bl	80079d8 <HAL_GetTick>
 800c5de:	0003      	movs	r3, r0
 800c5e0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	1dba      	adds	r2, r7, #6
 800c5e6:	2154      	movs	r1, #84	@ 0x54
 800c5e8:	8812      	ldrh	r2, [r2, #0]
 800c5ea:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	1dba      	adds	r2, r7, #6
 800c5f0:	2156      	movs	r1, #86	@ 0x56
 800c5f2:	8812      	ldrh	r2, [r2, #0]
 800c5f4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	689a      	ldr	r2, [r3, #8]
 800c5fa:	2380      	movs	r3, #128	@ 0x80
 800c5fc:	015b      	lsls	r3, r3, #5
 800c5fe:	429a      	cmp	r2, r3
 800c600:	d108      	bne.n	800c614 <HAL_UART_Transmit+0x98>
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	691b      	ldr	r3, [r3, #16]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d104      	bne.n	800c614 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800c60a:	2300      	movs	r3, #0
 800c60c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	61bb      	str	r3, [r7, #24]
 800c612:	e003      	b.n	800c61c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800c614:	68bb      	ldr	r3, [r7, #8]
 800c616:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c618:	2300      	movs	r3, #0
 800c61a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c61c:	e030      	b.n	800c680 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c61e:	697a      	ldr	r2, [r7, #20]
 800c620:	68f8      	ldr	r0, [r7, #12]
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	9300      	str	r3, [sp, #0]
 800c626:	0013      	movs	r3, r2
 800c628:	2200      	movs	r2, #0
 800c62a:	2180      	movs	r1, #128	@ 0x80
 800c62c:	f001 f95a 	bl	800d8e4 <UART_WaitOnFlagUntilTimeout>
 800c630:	1e03      	subs	r3, r0, #0
 800c632:	d005      	beq.n	800c640 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	2288      	movs	r2, #136	@ 0x88
 800c638:	2120      	movs	r1, #32
 800c63a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c63c:	2303      	movs	r3, #3
 800c63e:	e03d      	b.n	800c6bc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d10b      	bne.n	800c65e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c646:	69bb      	ldr	r3, [r7, #24]
 800c648:	881b      	ldrh	r3, [r3, #0]
 800c64a:	001a      	movs	r2, r3
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	05d2      	lsls	r2, r2, #23
 800c652:	0dd2      	lsrs	r2, r2, #23
 800c654:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c656:	69bb      	ldr	r3, [r7, #24]
 800c658:	3302      	adds	r3, #2
 800c65a:	61bb      	str	r3, [r7, #24]
 800c65c:	e007      	b.n	800c66e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c65e:	69fb      	ldr	r3, [r7, #28]
 800c660:	781a      	ldrb	r2, [r3, #0]
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	3301      	adds	r3, #1
 800c66c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	2256      	movs	r2, #86	@ 0x56
 800c672:	5a9b      	ldrh	r3, [r3, r2]
 800c674:	b29b      	uxth	r3, r3
 800c676:	3b01      	subs	r3, #1
 800c678:	b299      	uxth	r1, r3
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	2256      	movs	r2, #86	@ 0x56
 800c67e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	2256      	movs	r2, #86	@ 0x56
 800c684:	5a9b      	ldrh	r3, [r3, r2]
 800c686:	b29b      	uxth	r3, r3
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d1c8      	bne.n	800c61e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c68c:	697a      	ldr	r2, [r7, #20]
 800c68e:	68f8      	ldr	r0, [r7, #12]
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	9300      	str	r3, [sp, #0]
 800c694:	0013      	movs	r3, r2
 800c696:	2200      	movs	r2, #0
 800c698:	2140      	movs	r1, #64	@ 0x40
 800c69a:	f001 f923 	bl	800d8e4 <UART_WaitOnFlagUntilTimeout>
 800c69e:	1e03      	subs	r3, r0, #0
 800c6a0:	d005      	beq.n	800c6ae <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2288      	movs	r2, #136	@ 0x88
 800c6a6:	2120      	movs	r1, #32
 800c6a8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800c6aa:	2303      	movs	r3, #3
 800c6ac:	e006      	b.n	800c6bc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	2288      	movs	r2, #136	@ 0x88
 800c6b2:	2120      	movs	r1, #32
 800c6b4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	e000      	b.n	800c6bc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800c6ba:	2302      	movs	r3, #2
  }
}
 800c6bc:	0018      	movs	r0, r3
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	b008      	add	sp, #32
 800c6c2:	bd80      	pop	{r7, pc}

0800c6c4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b08c      	sub	sp, #48	@ 0x30
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	60f8      	str	r0, [r7, #12]
 800c6cc:	60b9      	str	r1, [r7, #8]
 800c6ce:	1dbb      	adds	r3, r7, #6
 800c6d0:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	2288      	movs	r2, #136	@ 0x88
 800c6d6:	589b      	ldr	r3, [r3, r2]
 800c6d8:	2b20      	cmp	r3, #32
 800c6da:	d000      	beq.n	800c6de <HAL_UART_Transmit_IT+0x1a>
 800c6dc:	e08d      	b.n	800c7fa <HAL_UART_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d003      	beq.n	800c6ec <HAL_UART_Transmit_IT+0x28>
 800c6e4:	1dbb      	adds	r3, r7, #6
 800c6e6:	881b      	ldrh	r3, [r3, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d101      	bne.n	800c6f0 <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	e085      	b.n	800c7fc <HAL_UART_Transmit_IT+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	689a      	ldr	r2, [r3, #8]
 800c6f4:	2380      	movs	r3, #128	@ 0x80
 800c6f6:	015b      	lsls	r3, r3, #5
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d109      	bne.n	800c710 <HAL_UART_Transmit_IT+0x4c>
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	691b      	ldr	r3, [r3, #16]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d105      	bne.n	800c710 <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c704:	68bb      	ldr	r3, [r7, #8]
 800c706:	2201      	movs	r2, #1
 800c708:	4013      	ands	r3, r2
 800c70a:	d001      	beq.n	800c710 <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 800c70c:	2301      	movs	r3, #1
 800c70e:	e075      	b.n	800c7fc <HAL_UART_Transmit_IT+0x138>
      }
    }

    huart->pTxBuffPtr  = pData;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	68ba      	ldr	r2, [r7, #8]
 800c714:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	1dba      	adds	r2, r7, #6
 800c71a:	2154      	movs	r1, #84	@ 0x54
 800c71c:	8812      	ldrh	r2, [r2, #0]
 800c71e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	1dba      	adds	r2, r7, #6
 800c724:	2156      	movs	r1, #86	@ 0x56
 800c726:	8812      	ldrh	r2, [r2, #0]
 800c728:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2200      	movs	r2, #0
 800c72e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	2290      	movs	r2, #144	@ 0x90
 800c734:	2100      	movs	r1, #0
 800c736:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2288      	movs	r2, #136	@ 0x88
 800c73c:	2121      	movs	r1, #33	@ 0x21
 800c73e:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c744:	2380      	movs	r3, #128	@ 0x80
 800c746:	059b      	lsls	r3, r3, #22
 800c748:	429a      	cmp	r2, r3
 800c74a:	d12a      	bne.n	800c7a2 <HAL_UART_Transmit_IT+0xde>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	689a      	ldr	r2, [r3, #8]
 800c750:	2380      	movs	r3, #128	@ 0x80
 800c752:	015b      	lsls	r3, r3, #5
 800c754:	429a      	cmp	r2, r3
 800c756:	d107      	bne.n	800c768 <HAL_UART_Transmit_IT+0xa4>
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	691b      	ldr	r3, [r3, #16]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d103      	bne.n	800c768 <HAL_UART_Transmit_IT+0xa4>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	4a28      	ldr	r2, [pc, #160]	@ (800c804 <HAL_UART_Transmit_IT+0x140>)
 800c764:	679a      	str	r2, [r3, #120]	@ 0x78
 800c766:	e002      	b.n	800c76e <HAL_UART_Transmit_IT+0xaa>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	4a27      	ldr	r2, [pc, #156]	@ (800c808 <HAL_UART_Transmit_IT+0x144>)
 800c76c:	679a      	str	r2, [r3, #120]	@ 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c76e:	f3ef 8310 	mrs	r3, PRIMASK
 800c772:	61fb      	str	r3, [r7, #28]
  return(result);
 800c774:	69fb      	ldr	r3, [r7, #28]
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c776:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c778:	2301      	movs	r3, #1
 800c77a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c77c:	6a3b      	ldr	r3, [r7, #32]
 800c77e:	f383 8810 	msr	PRIMASK, r3
}
 800c782:	46c0      	nop			@ (mov r8, r8)
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	689a      	ldr	r2, [r3, #8]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2180      	movs	r1, #128	@ 0x80
 800c790:	0409      	lsls	r1, r1, #16
 800c792:	430a      	orrs	r2, r1
 800c794:	609a      	str	r2, [r3, #8]
 800c796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c798:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c79c:	f383 8810 	msr	PRIMASK, r3
}
 800c7a0:	e029      	b.n	800c7f6 <HAL_UART_Transmit_IT+0x132>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	689a      	ldr	r2, [r3, #8]
 800c7a6:	2380      	movs	r3, #128	@ 0x80
 800c7a8:	015b      	lsls	r3, r3, #5
 800c7aa:	429a      	cmp	r2, r3
 800c7ac:	d107      	bne.n	800c7be <HAL_UART_Transmit_IT+0xfa>
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	691b      	ldr	r3, [r3, #16]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d103      	bne.n	800c7be <HAL_UART_Transmit_IT+0xfa>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	4a14      	ldr	r2, [pc, #80]	@ (800c80c <HAL_UART_Transmit_IT+0x148>)
 800c7ba:	679a      	str	r2, [r3, #120]	@ 0x78
 800c7bc:	e002      	b.n	800c7c4 <HAL_UART_Transmit_IT+0x100>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	4a13      	ldr	r2, [pc, #76]	@ (800c810 <HAL_UART_Transmit_IT+0x14c>)
 800c7c2:	679a      	str	r2, [r3, #120]	@ 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7c4:	f3ef 8310 	mrs	r3, PRIMASK
 800c7c8:	613b      	str	r3, [r7, #16]
  return(result);
 800c7ca:	693b      	ldr	r3, [r7, #16]
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c7cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7d2:	697b      	ldr	r3, [r7, #20]
 800c7d4:	f383 8810 	msr	PRIMASK, r3
}
 800c7d8:	46c0      	nop			@ (mov r8, r8)
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	681a      	ldr	r2, [r3, #0]
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	2180      	movs	r1, #128	@ 0x80
 800c7e6:	430a      	orrs	r2, r1
 800c7e8:	601a      	str	r2, [r3, #0]
 800c7ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	f383 8810 	msr	PRIMASK, r3
}
 800c7f4:	46c0      	nop			@ (mov r8, r8)
    }

    return HAL_OK;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	e000      	b.n	800c7fc <HAL_UART_Transmit_IT+0x138>
  }
  else
  {
    return HAL_BUSY;
 800c7fa:	2302      	movs	r3, #2
  }
}
 800c7fc:	0018      	movs	r0, r3
 800c7fe:	46bd      	mov	sp, r7
 800c800:	b00c      	add	sp, #48	@ 0x30
 800c802:	bd80      	pop	{r7, pc}
 800c804:	0800df65 	.word	0x0800df65
 800c808:	0800de79 	.word	0x0800de79
 800c80c:	0800ddbb 	.word	0x0800ddbb
 800c810:	0800dd07 	.word	0x0800dd07

0800c814 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b088      	sub	sp, #32
 800c818:	af00      	add	r7, sp, #0
 800c81a:	60f8      	str	r0, [r7, #12]
 800c81c:	60b9      	str	r1, [r7, #8]
 800c81e:	1dbb      	adds	r3, r7, #6
 800c820:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	228c      	movs	r2, #140	@ 0x8c
 800c826:	589b      	ldr	r3, [r3, r2]
 800c828:	2b20      	cmp	r3, #32
 800c82a:	d14a      	bne.n	800c8c2 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d003      	beq.n	800c83a <HAL_UART_Receive_IT+0x26>
 800c832:	1dbb      	adds	r3, r7, #6
 800c834:	881b      	ldrh	r3, [r3, #0]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d101      	bne.n	800c83e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800c83a:	2301      	movs	r3, #1
 800c83c:	e042      	b.n	800c8c4 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	689a      	ldr	r2, [r3, #8]
 800c842:	2380      	movs	r3, #128	@ 0x80
 800c844:	015b      	lsls	r3, r3, #5
 800c846:	429a      	cmp	r2, r3
 800c848:	d109      	bne.n	800c85e <HAL_UART_Receive_IT+0x4a>
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	691b      	ldr	r3, [r3, #16]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d105      	bne.n	800c85e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c852:	68bb      	ldr	r3, [r7, #8]
 800c854:	2201      	movs	r2, #1
 800c856:	4013      	ands	r3, r2
 800c858:	d001      	beq.n	800c85e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800c85a:	2301      	movs	r3, #1
 800c85c:	e032      	b.n	800c8c4 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	2200      	movs	r2, #0
 800c862:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4a18      	ldr	r2, [pc, #96]	@ (800c8cc <HAL_UART_Receive_IT+0xb8>)
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d020      	beq.n	800c8b0 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	685a      	ldr	r2, [r3, #4]
 800c874:	2380      	movs	r3, #128	@ 0x80
 800c876:	041b      	lsls	r3, r3, #16
 800c878:	4013      	ands	r3, r2
 800c87a:	d019      	beq.n	800c8b0 <HAL_UART_Receive_IT+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c87c:	f3ef 8310 	mrs	r3, PRIMASK
 800c880:	613b      	str	r3, [r7, #16]
  return(result);
 800c882:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c884:	61fb      	str	r3, [r7, #28]
 800c886:	2301      	movs	r3, #1
 800c888:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	f383 8810 	msr	PRIMASK, r3
}
 800c890:	46c0      	nop			@ (mov r8, r8)
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	681a      	ldr	r2, [r3, #0]
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	2180      	movs	r1, #128	@ 0x80
 800c89e:	04c9      	lsls	r1, r1, #19
 800c8a0:	430a      	orrs	r2, r1
 800c8a2:	601a      	str	r2, [r3, #0]
 800c8a4:	69fb      	ldr	r3, [r7, #28]
 800c8a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c8a8:	69bb      	ldr	r3, [r7, #24]
 800c8aa:	f383 8810 	msr	PRIMASK, r3
}
 800c8ae:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c8b0:	1dbb      	adds	r3, r7, #6
 800c8b2:	881a      	ldrh	r2, [r3, #0]
 800c8b4:	68b9      	ldr	r1, [r7, #8]
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	0018      	movs	r0, r3
 800c8ba:	f001 f883 	bl	800d9c4 <UART_Start_Receive_IT>
 800c8be:	0003      	movs	r3, r0
 800c8c0:	e000      	b.n	800c8c4 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800c8c2:	2302      	movs	r3, #2
  }
}
 800c8c4:	0018      	movs	r0, r3
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	b008      	add	sp, #32
 800c8ca:	bd80      	pop	{r7, pc}
 800c8cc:	40008000 	.word	0x40008000

0800c8d0 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b092      	sub	sp, #72	@ 0x48
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c8d8:	f3ef 8310 	mrs	r3, PRIMASK
 800c8dc:	623b      	str	r3, [r7, #32]
  return(result);
 800c8de:	6a3b      	ldr	r3, [r7, #32]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 800c8e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e8:	f383 8810 	msr	PRIMASK, r3
}
 800c8ec:	46c0      	nop			@ (mov r8, r8)
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	681a      	ldr	r2, [r3, #0]
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	494d      	ldr	r1, [pc, #308]	@ (800ca30 <HAL_UART_AbortReceive+0x160>)
 800c8fa:	400a      	ands	r2, r1
 800c8fc:	601a      	str	r2, [r3, #0]
 800c8fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c900:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c904:	f383 8810 	msr	PRIMASK, r3
}
 800c908:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c90a:	f3ef 8310 	mrs	r3, PRIMASK
 800c90e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800c910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800c912:	643b      	str	r3, [r7, #64]	@ 0x40
 800c914:	2301      	movs	r3, #1
 800c916:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c91a:	f383 8810 	msr	PRIMASK, r3
}
 800c91e:	46c0      	nop			@ (mov r8, r8)
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	689a      	ldr	r2, [r3, #8]
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4942      	ldr	r1, [pc, #264]	@ (800ca34 <HAL_UART_AbortReceive+0x164>)
 800c92c:	400a      	ands	r2, r1
 800c92e:	609a      	str	r2, [r3, #8]
 800c930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c932:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c936:	f383 8810 	msr	PRIMASK, r3
}
 800c93a:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c940:	2b01      	cmp	r3, #1
 800c942:	d118      	bne.n	800c976 <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c944:	f3ef 8310 	mrs	r3, PRIMASK
 800c948:	617b      	str	r3, [r7, #20]
  return(result);
 800c94a:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800c94c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c94e:	2301      	movs	r3, #1
 800c950:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c952:	69bb      	ldr	r3, [r7, #24]
 800c954:	f383 8810 	msr	PRIMASK, r3
}
 800c958:	46c0      	nop			@ (mov r8, r8)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	681a      	ldr	r2, [r3, #0]
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	2110      	movs	r1, #16
 800c966:	438a      	bics	r2, r1
 800c968:	601a      	str	r2, [r3, #0]
 800c96a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c96c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c96e:	69fb      	ldr	r3, [r7, #28]
 800c970:	f383 8810 	msr	PRIMASK, r3
}
 800c974:	46c0      	nop			@ (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	689b      	ldr	r3, [r3, #8]
 800c97c:	2240      	movs	r2, #64	@ 0x40
 800c97e:	4013      	ands	r3, r2
 800c980:	2b40      	cmp	r3, #64	@ 0x40
 800c982:	d139      	bne.n	800c9f8 <HAL_UART_AbortReceive+0x128>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c984:	f3ef 8310 	mrs	r3, PRIMASK
 800c988:	60bb      	str	r3, [r7, #8]
  return(result);
 800c98a:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c98c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c98e:	2301      	movs	r3, #1
 800c990:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	f383 8810 	msr	PRIMASK, r3
}
 800c998:	46c0      	nop			@ (mov r8, r8)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	689a      	ldr	r2, [r3, #8]
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	2140      	movs	r1, #64	@ 0x40
 800c9a6:	438a      	bics	r2, r1
 800c9a8:	609a      	str	r2, [r3, #8]
 800c9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	f383 8810 	msr	PRIMASK, r3
}
 800c9b4:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2280      	movs	r2, #128	@ 0x80
 800c9ba:	589b      	ldr	r3, [r3, r2]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d01b      	beq.n	800c9f8 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	2280      	movs	r2, #128	@ 0x80
 800c9c4:	589b      	ldr	r3, [r3, r2]
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2280      	movs	r2, #128	@ 0x80
 800c9ce:	589b      	ldr	r3, [r3, r2]
 800c9d0:	0018      	movs	r0, r3
 800c9d2:	f7fb f993 	bl	8007cfc <HAL_DMA_Abort>
 800c9d6:	1e03      	subs	r3, r0, #0
 800c9d8:	d00e      	beq.n	800c9f8 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2280      	movs	r2, #128	@ 0x80
 800c9de:	589b      	ldr	r3, [r3, r2]
 800c9e0:	0018      	movs	r0, r3
 800c9e2:	f7fb fb09 	bl	8007ff8 <HAL_DMA_GetError>
 800c9e6:	0003      	movs	r3, r0
 800c9e8:	2b20      	cmp	r3, #32
 800c9ea:	d105      	bne.n	800c9f8 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2290      	movs	r2, #144	@ 0x90
 800c9f0:	2110      	movs	r1, #16
 800c9f2:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 800c9f4:	2303      	movs	r3, #3
 800c9f6:	e017      	b.n	800ca28 <HAL_UART_AbortReceive+0x158>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	225e      	movs	r2, #94	@ 0x5e
 800c9fc:	2100      	movs	r1, #0
 800c9fe:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	220f      	movs	r2, #15
 800ca06:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	699a      	ldr	r2, [r3, #24]
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	2108      	movs	r1, #8
 800ca14:	430a      	orrs	r2, r1
 800ca16:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	228c      	movs	r2, #140	@ 0x8c
 800ca1c:	2120      	movs	r1, #32
 800ca1e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2200      	movs	r2, #0
 800ca24:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 800ca26:	2300      	movs	r3, #0
}
 800ca28:	0018      	movs	r0, r3
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	b012      	add	sp, #72	@ 0x48
 800ca2e:	bd80      	pop	{r7, pc}
 800ca30:	fffffedf 	.word	0xfffffedf
 800ca34:	effffffe 	.word	0xeffffffe

0800ca38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ca38:	b5b0      	push	{r4, r5, r7, lr}
 800ca3a:	b0aa      	sub	sp, #168	@ 0xa8
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	69db      	ldr	r3, [r3, #28]
 800ca46:	22a4      	movs	r2, #164	@ 0xa4
 800ca48:	18b9      	adds	r1, r7, r2
 800ca4a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	20a0      	movs	r0, #160	@ 0xa0
 800ca54:	1839      	adds	r1, r7, r0
 800ca56:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	689b      	ldr	r3, [r3, #8]
 800ca5e:	249c      	movs	r4, #156	@ 0x9c
 800ca60:	1939      	adds	r1, r7, r4
 800ca62:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ca64:	0011      	movs	r1, r2
 800ca66:	18bb      	adds	r3, r7, r2
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4aa2      	ldr	r2, [pc, #648]	@ (800ccf4 <HAL_UART_IRQHandler+0x2bc>)
 800ca6c:	4013      	ands	r3, r2
 800ca6e:	2298      	movs	r2, #152	@ 0x98
 800ca70:	18bd      	adds	r5, r7, r2
 800ca72:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800ca74:	18bb      	adds	r3, r7, r2
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d11a      	bne.n	800cab2 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ca7c:	187b      	adds	r3, r7, r1
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	2220      	movs	r2, #32
 800ca82:	4013      	ands	r3, r2
 800ca84:	d015      	beq.n	800cab2 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ca86:	183b      	adds	r3, r7, r0
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2220      	movs	r2, #32
 800ca8c:	4013      	ands	r3, r2
 800ca8e:	d105      	bne.n	800ca9c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ca90:	193b      	adds	r3, r7, r4
 800ca92:	681a      	ldr	r2, [r3, #0]
 800ca94:	2380      	movs	r3, #128	@ 0x80
 800ca96:	055b      	lsls	r3, r3, #21
 800ca98:	4013      	ands	r3, r2
 800ca9a:	d00a      	beq.n	800cab2 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d100      	bne.n	800caa6 <HAL_UART_IRQHandler+0x6e>
 800caa4:	e2dc      	b.n	800d060 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800caaa:	687a      	ldr	r2, [r7, #4]
 800caac:	0010      	movs	r0, r2
 800caae:	4798      	blx	r3
      }
      return;
 800cab0:	e2d6      	b.n	800d060 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cab2:	2398      	movs	r3, #152	@ 0x98
 800cab4:	18fb      	adds	r3, r7, r3
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d100      	bne.n	800cabe <HAL_UART_IRQHandler+0x86>
 800cabc:	e122      	b.n	800cd04 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cabe:	239c      	movs	r3, #156	@ 0x9c
 800cac0:	18fb      	adds	r3, r7, r3
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a8c      	ldr	r2, [pc, #560]	@ (800ccf8 <HAL_UART_IRQHandler+0x2c0>)
 800cac6:	4013      	ands	r3, r2
 800cac8:	d106      	bne.n	800cad8 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800caca:	23a0      	movs	r3, #160	@ 0xa0
 800cacc:	18fb      	adds	r3, r7, r3
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	4a8a      	ldr	r2, [pc, #552]	@ (800ccfc <HAL_UART_IRQHandler+0x2c4>)
 800cad2:	4013      	ands	r3, r2
 800cad4:	d100      	bne.n	800cad8 <HAL_UART_IRQHandler+0xa0>
 800cad6:	e115      	b.n	800cd04 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cad8:	23a4      	movs	r3, #164	@ 0xa4
 800cada:	18fb      	adds	r3, r7, r3
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	2201      	movs	r2, #1
 800cae0:	4013      	ands	r3, r2
 800cae2:	d012      	beq.n	800cb0a <HAL_UART_IRQHandler+0xd2>
 800cae4:	23a0      	movs	r3, #160	@ 0xa0
 800cae6:	18fb      	adds	r3, r7, r3
 800cae8:	681a      	ldr	r2, [r3, #0]
 800caea:	2380      	movs	r3, #128	@ 0x80
 800caec:	005b      	lsls	r3, r3, #1
 800caee:	4013      	ands	r3, r2
 800caf0:	d00b      	beq.n	800cb0a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	2201      	movs	r2, #1
 800caf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2290      	movs	r2, #144	@ 0x90
 800cafe:	589b      	ldr	r3, [r3, r2]
 800cb00:	2201      	movs	r2, #1
 800cb02:	431a      	orrs	r2, r3
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2190      	movs	r1, #144	@ 0x90
 800cb08:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb0a:	23a4      	movs	r3, #164	@ 0xa4
 800cb0c:	18fb      	adds	r3, r7, r3
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	2202      	movs	r2, #2
 800cb12:	4013      	ands	r3, r2
 800cb14:	d011      	beq.n	800cb3a <HAL_UART_IRQHandler+0x102>
 800cb16:	239c      	movs	r3, #156	@ 0x9c
 800cb18:	18fb      	adds	r3, r7, r3
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	2201      	movs	r2, #1
 800cb1e:	4013      	ands	r3, r2
 800cb20:	d00b      	beq.n	800cb3a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	2202      	movs	r2, #2
 800cb28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2290      	movs	r2, #144	@ 0x90
 800cb2e:	589b      	ldr	r3, [r3, r2]
 800cb30:	2204      	movs	r2, #4
 800cb32:	431a      	orrs	r2, r3
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2190      	movs	r1, #144	@ 0x90
 800cb38:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb3a:	23a4      	movs	r3, #164	@ 0xa4
 800cb3c:	18fb      	adds	r3, r7, r3
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	2204      	movs	r2, #4
 800cb42:	4013      	ands	r3, r2
 800cb44:	d011      	beq.n	800cb6a <HAL_UART_IRQHandler+0x132>
 800cb46:	239c      	movs	r3, #156	@ 0x9c
 800cb48:	18fb      	adds	r3, r7, r3
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	4013      	ands	r3, r2
 800cb50:	d00b      	beq.n	800cb6a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	2204      	movs	r2, #4
 800cb58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2290      	movs	r2, #144	@ 0x90
 800cb5e:	589b      	ldr	r3, [r3, r2]
 800cb60:	2202      	movs	r2, #2
 800cb62:	431a      	orrs	r2, r3
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2190      	movs	r1, #144	@ 0x90
 800cb68:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cb6a:	23a4      	movs	r3, #164	@ 0xa4
 800cb6c:	18fb      	adds	r3, r7, r3
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	2208      	movs	r2, #8
 800cb72:	4013      	ands	r3, r2
 800cb74:	d017      	beq.n	800cba6 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cb76:	23a0      	movs	r3, #160	@ 0xa0
 800cb78:	18fb      	adds	r3, r7, r3
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	2220      	movs	r2, #32
 800cb7e:	4013      	ands	r3, r2
 800cb80:	d105      	bne.n	800cb8e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cb82:	239c      	movs	r3, #156	@ 0x9c
 800cb84:	18fb      	adds	r3, r7, r3
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	4a5b      	ldr	r2, [pc, #364]	@ (800ccf8 <HAL_UART_IRQHandler+0x2c0>)
 800cb8a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cb8c:	d00b      	beq.n	800cba6 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	2208      	movs	r2, #8
 800cb94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2290      	movs	r2, #144	@ 0x90
 800cb9a:	589b      	ldr	r3, [r3, r2]
 800cb9c:	2208      	movs	r2, #8
 800cb9e:	431a      	orrs	r2, r3
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2190      	movs	r1, #144	@ 0x90
 800cba4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cba6:	23a4      	movs	r3, #164	@ 0xa4
 800cba8:	18fb      	adds	r3, r7, r3
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	2380      	movs	r3, #128	@ 0x80
 800cbae:	011b      	lsls	r3, r3, #4
 800cbb0:	4013      	ands	r3, r2
 800cbb2:	d013      	beq.n	800cbdc <HAL_UART_IRQHandler+0x1a4>
 800cbb4:	23a0      	movs	r3, #160	@ 0xa0
 800cbb6:	18fb      	adds	r3, r7, r3
 800cbb8:	681a      	ldr	r2, [r3, #0]
 800cbba:	2380      	movs	r3, #128	@ 0x80
 800cbbc:	04db      	lsls	r3, r3, #19
 800cbbe:	4013      	ands	r3, r2
 800cbc0:	d00c      	beq.n	800cbdc <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2280      	movs	r2, #128	@ 0x80
 800cbc8:	0112      	lsls	r2, r2, #4
 800cbca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2290      	movs	r2, #144	@ 0x90
 800cbd0:	589b      	ldr	r3, [r3, r2]
 800cbd2:	2220      	movs	r2, #32
 800cbd4:	431a      	orrs	r2, r3
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2190      	movs	r1, #144	@ 0x90
 800cbda:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2290      	movs	r2, #144	@ 0x90
 800cbe0:	589b      	ldr	r3, [r3, r2]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d100      	bne.n	800cbe8 <HAL_UART_IRQHandler+0x1b0>
 800cbe6:	e23d      	b.n	800d064 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cbe8:	23a4      	movs	r3, #164	@ 0xa4
 800cbea:	18fb      	adds	r3, r7, r3
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	2220      	movs	r2, #32
 800cbf0:	4013      	ands	r3, r2
 800cbf2:	d015      	beq.n	800cc20 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cbf4:	23a0      	movs	r3, #160	@ 0xa0
 800cbf6:	18fb      	adds	r3, r7, r3
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2220      	movs	r2, #32
 800cbfc:	4013      	ands	r3, r2
 800cbfe:	d106      	bne.n	800cc0e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cc00:	239c      	movs	r3, #156	@ 0x9c
 800cc02:	18fb      	adds	r3, r7, r3
 800cc04:	681a      	ldr	r2, [r3, #0]
 800cc06:	2380      	movs	r3, #128	@ 0x80
 800cc08:	055b      	lsls	r3, r3, #21
 800cc0a:	4013      	ands	r3, r2
 800cc0c:	d008      	beq.n	800cc20 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d004      	beq.n	800cc20 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc1a:	687a      	ldr	r2, [r7, #4]
 800cc1c:	0010      	movs	r0, r2
 800cc1e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2290      	movs	r2, #144	@ 0x90
 800cc24:	589b      	ldr	r3, [r3, r2]
 800cc26:	2194      	movs	r1, #148	@ 0x94
 800cc28:	187a      	adds	r2, r7, r1
 800cc2a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	689b      	ldr	r3, [r3, #8]
 800cc32:	2240      	movs	r2, #64	@ 0x40
 800cc34:	4013      	ands	r3, r2
 800cc36:	2b40      	cmp	r3, #64	@ 0x40
 800cc38:	d004      	beq.n	800cc44 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cc3a:	187b      	adds	r3, r7, r1
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	2228      	movs	r2, #40	@ 0x28
 800cc40:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cc42:	d04c      	beq.n	800ccde <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	0018      	movs	r0, r3
 800cc48:	f000 ffe0 	bl	800dc0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	689b      	ldr	r3, [r3, #8]
 800cc52:	2240      	movs	r2, #64	@ 0x40
 800cc54:	4013      	ands	r3, r2
 800cc56:	2b40      	cmp	r3, #64	@ 0x40
 800cc58:	d13c      	bne.n	800ccd4 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc5a:	f3ef 8310 	mrs	r3, PRIMASK
 800cc5e:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800cc60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc62:	2090      	movs	r0, #144	@ 0x90
 800cc64:	183a      	adds	r2, r7, r0
 800cc66:	6013      	str	r3, [r2, #0]
 800cc68:	2301      	movs	r3, #1
 800cc6a:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc6e:	f383 8810 	msr	PRIMASK, r3
}
 800cc72:	46c0      	nop			@ (mov r8, r8)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	689a      	ldr	r2, [r3, #8]
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	2140      	movs	r1, #64	@ 0x40
 800cc80:	438a      	bics	r2, r1
 800cc82:	609a      	str	r2, [r3, #8]
 800cc84:	183b      	adds	r3, r7, r0
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc8c:	f383 8810 	msr	PRIMASK, r3
}
 800cc90:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2280      	movs	r2, #128	@ 0x80
 800cc96:	589b      	ldr	r3, [r3, r2]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d016      	beq.n	800ccca <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2280      	movs	r2, #128	@ 0x80
 800cca0:	589b      	ldr	r3, [r3, r2]
 800cca2:	4a17      	ldr	r2, [pc, #92]	@ (800cd00 <HAL_UART_IRQHandler+0x2c8>)
 800cca4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2280      	movs	r2, #128	@ 0x80
 800ccaa:	589b      	ldr	r3, [r3, r2]
 800ccac:	0018      	movs	r0, r3
 800ccae:	f7fb f887 	bl	8007dc0 <HAL_DMA_Abort_IT>
 800ccb2:	1e03      	subs	r3, r0, #0
 800ccb4:	d01c      	beq.n	800ccf0 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2280      	movs	r2, #128	@ 0x80
 800ccba:	589b      	ldr	r3, [r3, r2]
 800ccbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccbe:	687a      	ldr	r2, [r7, #4]
 800ccc0:	2180      	movs	r1, #128	@ 0x80
 800ccc2:	5852      	ldr	r2, [r2, r1]
 800ccc4:	0010      	movs	r0, r2
 800ccc6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccc8:	e012      	b.n	800ccf0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	0018      	movs	r0, r3
 800ccce:	f000 f9d9 	bl	800d084 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccd2:	e00d      	b.n	800ccf0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	0018      	movs	r0, r3
 800ccd8:	f000 f9d4 	bl	800d084 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccdc:	e008      	b.n	800ccf0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	0018      	movs	r0, r3
 800cce2:	f000 f9cf 	bl	800d084 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2290      	movs	r2, #144	@ 0x90
 800ccea:	2100      	movs	r1, #0
 800ccec:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800ccee:	e1b9      	b.n	800d064 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccf0:	46c0      	nop			@ (mov r8, r8)
    return;
 800ccf2:	e1b7      	b.n	800d064 <HAL_UART_IRQHandler+0x62c>
 800ccf4:	0000080f 	.word	0x0000080f
 800ccf8:	10000001 	.word	0x10000001
 800ccfc:	04000120 	.word	0x04000120
 800cd00:	0800dcd9 	.word	0x0800dcd9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd08:	2b01      	cmp	r3, #1
 800cd0a:	d000      	beq.n	800cd0e <HAL_UART_IRQHandler+0x2d6>
 800cd0c:	e13e      	b.n	800cf8c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cd0e:	23a4      	movs	r3, #164	@ 0xa4
 800cd10:	18fb      	adds	r3, r7, r3
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	2210      	movs	r2, #16
 800cd16:	4013      	ands	r3, r2
 800cd18:	d100      	bne.n	800cd1c <HAL_UART_IRQHandler+0x2e4>
 800cd1a:	e137      	b.n	800cf8c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cd1c:	23a0      	movs	r3, #160	@ 0xa0
 800cd1e:	18fb      	adds	r3, r7, r3
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	2210      	movs	r2, #16
 800cd24:	4013      	ands	r3, r2
 800cd26:	d100      	bne.n	800cd2a <HAL_UART_IRQHandler+0x2f2>
 800cd28:	e130      	b.n	800cf8c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	2210      	movs	r2, #16
 800cd30:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	689b      	ldr	r3, [r3, #8]
 800cd38:	2240      	movs	r2, #64	@ 0x40
 800cd3a:	4013      	ands	r3, r2
 800cd3c:	2b40      	cmp	r3, #64	@ 0x40
 800cd3e:	d000      	beq.n	800cd42 <HAL_UART_IRQHandler+0x30a>
 800cd40:	e0a4      	b.n	800ce8c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2280      	movs	r2, #128	@ 0x80
 800cd46:	589b      	ldr	r3, [r3, r2]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	685a      	ldr	r2, [r3, #4]
 800cd4c:	217e      	movs	r1, #126	@ 0x7e
 800cd4e:	187b      	adds	r3, r7, r1
 800cd50:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800cd52:	187b      	adds	r3, r7, r1
 800cd54:	881b      	ldrh	r3, [r3, #0]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d100      	bne.n	800cd5c <HAL_UART_IRQHandler+0x324>
 800cd5a:	e185      	b.n	800d068 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	225c      	movs	r2, #92	@ 0x5c
 800cd60:	5a9b      	ldrh	r3, [r3, r2]
 800cd62:	187a      	adds	r2, r7, r1
 800cd64:	8812      	ldrh	r2, [r2, #0]
 800cd66:	429a      	cmp	r2, r3
 800cd68:	d300      	bcc.n	800cd6c <HAL_UART_IRQHandler+0x334>
 800cd6a:	e17d      	b.n	800d068 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	187a      	adds	r2, r7, r1
 800cd70:	215e      	movs	r1, #94	@ 0x5e
 800cd72:	8812      	ldrh	r2, [r2, #0]
 800cd74:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2280      	movs	r2, #128	@ 0x80
 800cd7a:	589b      	ldr	r3, [r3, r2]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	2220      	movs	r2, #32
 800cd82:	4013      	ands	r3, r2
 800cd84:	d170      	bne.n	800ce68 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd86:	f3ef 8310 	mrs	r3, PRIMASK
 800cd8a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800cd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cd90:	2301      	movs	r3, #1
 800cd92:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd96:	f383 8810 	msr	PRIMASK, r3
}
 800cd9a:	46c0      	nop			@ (mov r8, r8)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	681a      	ldr	r2, [r3, #0]
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	49b4      	ldr	r1, [pc, #720]	@ (800d078 <HAL_UART_IRQHandler+0x640>)
 800cda8:	400a      	ands	r2, r1
 800cdaa:	601a      	str	r2, [r3, #0]
 800cdac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cdae:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdb2:	f383 8810 	msr	PRIMASK, r3
}
 800cdb6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cdb8:	f3ef 8310 	mrs	r3, PRIMASK
 800cdbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800cdbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdc0:	677b      	str	r3, [r7, #116]	@ 0x74
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdc8:	f383 8810 	msr	PRIMASK, r3
}
 800cdcc:	46c0      	nop			@ (mov r8, r8)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	689a      	ldr	r2, [r3, #8]
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	2101      	movs	r1, #1
 800cdda:	438a      	bics	r2, r1
 800cddc:	609a      	str	r2, [r3, #8]
 800cdde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cde0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cde2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cde4:	f383 8810 	msr	PRIMASK, r3
}
 800cde8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cdea:	f3ef 8310 	mrs	r3, PRIMASK
 800cdee:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800cdf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cdf2:	673b      	str	r3, [r7, #112]	@ 0x70
 800cdf4:	2301      	movs	r3, #1
 800cdf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdfa:	f383 8810 	msr	PRIMASK, r3
}
 800cdfe:	46c0      	nop			@ (mov r8, r8)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	689a      	ldr	r2, [r3, #8]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	2140      	movs	r1, #64	@ 0x40
 800ce0c:	438a      	bics	r2, r1
 800ce0e:	609a      	str	r2, [r3, #8]
 800ce10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce12:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce16:	f383 8810 	msr	PRIMASK, r3
}
 800ce1a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	228c      	movs	r2, #140	@ 0x8c
 800ce20:	2120      	movs	r1, #32
 800ce22:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2200      	movs	r2, #0
 800ce28:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ce2a:	f3ef 8310 	mrs	r3, PRIMASK
 800ce2e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800ce30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ce34:	2301      	movs	r3, #1
 800ce36:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce3a:	f383 8810 	msr	PRIMASK, r3
}
 800ce3e:	46c0      	nop			@ (mov r8, r8)
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	681a      	ldr	r2, [r3, #0]
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	2110      	movs	r1, #16
 800ce4c:	438a      	bics	r2, r1
 800ce4e:	601a      	str	r2, [r3, #0]
 800ce50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce52:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce56:	f383 8810 	msr	PRIMASK, r3
}
 800ce5a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2280      	movs	r2, #128	@ 0x80
 800ce60:	589b      	ldr	r3, [r3, r2]
 800ce62:	0018      	movs	r0, r3
 800ce64:	f7fa ff4a 	bl	8007cfc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2202      	movs	r2, #2
 800ce6c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	225c      	movs	r2, #92	@ 0x5c
 800ce72:	5a9a      	ldrh	r2, [r3, r2]
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	215e      	movs	r1, #94	@ 0x5e
 800ce78:	5a5b      	ldrh	r3, [r3, r1]
 800ce7a:	b29b      	uxth	r3, r3
 800ce7c:	1ad3      	subs	r3, r2, r3
 800ce7e:	b29a      	uxth	r2, r3
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	0011      	movs	r1, r2
 800ce84:	0018      	movs	r0, r3
 800ce86:	f000 f905 	bl	800d094 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ce8a:	e0ed      	b.n	800d068 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	225c      	movs	r2, #92	@ 0x5c
 800ce90:	5a99      	ldrh	r1, [r3, r2]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	225e      	movs	r2, #94	@ 0x5e
 800ce96:	5a9b      	ldrh	r3, [r3, r2]
 800ce98:	b29a      	uxth	r2, r3
 800ce9a:	208e      	movs	r0, #142	@ 0x8e
 800ce9c:	183b      	adds	r3, r7, r0
 800ce9e:	1a8a      	subs	r2, r1, r2
 800cea0:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	225e      	movs	r2, #94	@ 0x5e
 800cea6:	5a9b      	ldrh	r3, [r3, r2]
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d100      	bne.n	800ceb0 <HAL_UART_IRQHandler+0x478>
 800ceae:	e0dd      	b.n	800d06c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800ceb0:	183b      	adds	r3, r7, r0
 800ceb2:	881b      	ldrh	r3, [r3, #0]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d100      	bne.n	800ceba <HAL_UART_IRQHandler+0x482>
 800ceb8:	e0d8      	b.n	800d06c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ceba:	f3ef 8310 	mrs	r3, PRIMASK
 800cebe:	60fb      	str	r3, [r7, #12]
  return(result);
 800cec0:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cec2:	2488      	movs	r4, #136	@ 0x88
 800cec4:	193a      	adds	r2, r7, r4
 800cec6:	6013      	str	r3, [r2, #0]
 800cec8:	2301      	movs	r3, #1
 800ceca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	f383 8810 	msr	PRIMASK, r3
}
 800ced2:	46c0      	nop			@ (mov r8, r8)
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	681a      	ldr	r2, [r3, #0]
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	4967      	ldr	r1, [pc, #412]	@ (800d07c <HAL_UART_IRQHandler+0x644>)
 800cee0:	400a      	ands	r2, r1
 800cee2:	601a      	str	r2, [r3, #0]
 800cee4:	193b      	adds	r3, r7, r4
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	f383 8810 	msr	PRIMASK, r3
}
 800cef0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cef2:	f3ef 8310 	mrs	r3, PRIMASK
 800cef6:	61bb      	str	r3, [r7, #24]
  return(result);
 800cef8:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cefa:	2484      	movs	r4, #132	@ 0x84
 800cefc:	193a      	adds	r2, r7, r4
 800cefe:	6013      	str	r3, [r2, #0]
 800cf00:	2301      	movs	r3, #1
 800cf02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf04:	69fb      	ldr	r3, [r7, #28]
 800cf06:	f383 8810 	msr	PRIMASK, r3
}
 800cf0a:	46c0      	nop			@ (mov r8, r8)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	689a      	ldr	r2, [r3, #8]
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	495a      	ldr	r1, [pc, #360]	@ (800d080 <HAL_UART_IRQHandler+0x648>)
 800cf18:	400a      	ands	r2, r1
 800cf1a:	609a      	str	r2, [r3, #8]
 800cf1c:	193b      	adds	r3, r7, r4
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf22:	6a3b      	ldr	r3, [r7, #32]
 800cf24:	f383 8810 	msr	PRIMASK, r3
}
 800cf28:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	228c      	movs	r2, #140	@ 0x8c
 800cf2e:	2120      	movs	r1, #32
 800cf30:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	2200      	movs	r2, #0
 800cf36:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf3e:	f3ef 8310 	mrs	r3, PRIMASK
 800cf42:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800cf44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf46:	2480      	movs	r4, #128	@ 0x80
 800cf48:	193a      	adds	r2, r7, r4
 800cf4a:	6013      	str	r3, [r2, #0]
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf52:	f383 8810 	msr	PRIMASK, r3
}
 800cf56:	46c0      	nop			@ (mov r8, r8)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2110      	movs	r1, #16
 800cf64:	438a      	bics	r2, r1
 800cf66:	601a      	str	r2, [r3, #0]
 800cf68:	193b      	adds	r3, r7, r4
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf70:	f383 8810 	msr	PRIMASK, r3
}
 800cf74:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2202      	movs	r2, #2
 800cf7a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cf7c:	183b      	adds	r3, r7, r0
 800cf7e:	881a      	ldrh	r2, [r3, #0]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	0011      	movs	r1, r2
 800cf84:	0018      	movs	r0, r3
 800cf86:	f000 f885 	bl	800d094 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cf8a:	e06f      	b.n	800d06c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cf8c:	23a4      	movs	r3, #164	@ 0xa4
 800cf8e:	18fb      	adds	r3, r7, r3
 800cf90:	681a      	ldr	r2, [r3, #0]
 800cf92:	2380      	movs	r3, #128	@ 0x80
 800cf94:	035b      	lsls	r3, r3, #13
 800cf96:	4013      	ands	r3, r2
 800cf98:	d010      	beq.n	800cfbc <HAL_UART_IRQHandler+0x584>
 800cf9a:	239c      	movs	r3, #156	@ 0x9c
 800cf9c:	18fb      	adds	r3, r7, r3
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	2380      	movs	r3, #128	@ 0x80
 800cfa2:	03db      	lsls	r3, r3, #15
 800cfa4:	4013      	ands	r3, r2
 800cfa6:	d009      	beq.n	800cfbc <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	2280      	movs	r2, #128	@ 0x80
 800cfae:	0352      	lsls	r2, r2, #13
 800cfb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	0018      	movs	r0, r3
 800cfb6:	f001 fdfd 	bl	800ebb4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cfba:	e05a      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cfbc:	23a4      	movs	r3, #164	@ 0xa4
 800cfbe:	18fb      	adds	r3, r7, r3
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2280      	movs	r2, #128	@ 0x80
 800cfc4:	4013      	ands	r3, r2
 800cfc6:	d016      	beq.n	800cff6 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cfc8:	23a0      	movs	r3, #160	@ 0xa0
 800cfca:	18fb      	adds	r3, r7, r3
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	2280      	movs	r2, #128	@ 0x80
 800cfd0:	4013      	ands	r3, r2
 800cfd2:	d106      	bne.n	800cfe2 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cfd4:	239c      	movs	r3, #156	@ 0x9c
 800cfd6:	18fb      	adds	r3, r7, r3
 800cfd8:	681a      	ldr	r2, [r3, #0]
 800cfda:	2380      	movs	r3, #128	@ 0x80
 800cfdc:	041b      	lsls	r3, r3, #16
 800cfde:	4013      	ands	r3, r2
 800cfe0:	d009      	beq.n	800cff6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d042      	beq.n	800d070 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cfee:	687a      	ldr	r2, [r7, #4]
 800cff0:	0010      	movs	r0, r2
 800cff2:	4798      	blx	r3
    }
    return;
 800cff4:	e03c      	b.n	800d070 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cff6:	23a4      	movs	r3, #164	@ 0xa4
 800cff8:	18fb      	adds	r3, r7, r3
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	2240      	movs	r2, #64	@ 0x40
 800cffe:	4013      	ands	r3, r2
 800d000:	d00a      	beq.n	800d018 <HAL_UART_IRQHandler+0x5e0>
 800d002:	23a0      	movs	r3, #160	@ 0xa0
 800d004:	18fb      	adds	r3, r7, r3
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	2240      	movs	r2, #64	@ 0x40
 800d00a:	4013      	ands	r3, r2
 800d00c:	d004      	beq.n	800d018 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	0018      	movs	r0, r3
 800d012:	f001 f821 	bl	800e058 <UART_EndTransmit_IT>
    return;
 800d016:	e02c      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d018:	23a4      	movs	r3, #164	@ 0xa4
 800d01a:	18fb      	adds	r3, r7, r3
 800d01c:	681a      	ldr	r2, [r3, #0]
 800d01e:	2380      	movs	r3, #128	@ 0x80
 800d020:	041b      	lsls	r3, r3, #16
 800d022:	4013      	ands	r3, r2
 800d024:	d00b      	beq.n	800d03e <HAL_UART_IRQHandler+0x606>
 800d026:	23a0      	movs	r3, #160	@ 0xa0
 800d028:	18fb      	adds	r3, r7, r3
 800d02a:	681a      	ldr	r2, [r3, #0]
 800d02c:	2380      	movs	r3, #128	@ 0x80
 800d02e:	05db      	lsls	r3, r3, #23
 800d030:	4013      	ands	r3, r2
 800d032:	d004      	beq.n	800d03e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	0018      	movs	r0, r3
 800d038:	f001 fdcc 	bl	800ebd4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d03c:	e019      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d03e:	23a4      	movs	r3, #164	@ 0xa4
 800d040:	18fb      	adds	r3, r7, r3
 800d042:	681a      	ldr	r2, [r3, #0]
 800d044:	2380      	movs	r3, #128	@ 0x80
 800d046:	045b      	lsls	r3, r3, #17
 800d048:	4013      	ands	r3, r2
 800d04a:	d012      	beq.n	800d072 <HAL_UART_IRQHandler+0x63a>
 800d04c:	23a0      	movs	r3, #160	@ 0xa0
 800d04e:	18fb      	adds	r3, r7, r3
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	2b00      	cmp	r3, #0
 800d054:	da0d      	bge.n	800d072 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	0018      	movs	r0, r3
 800d05a:	f001 fdb3 	bl	800ebc4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d05e:	e008      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
      return;
 800d060:	46c0      	nop			@ (mov r8, r8)
 800d062:	e006      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
    return;
 800d064:	46c0      	nop			@ (mov r8, r8)
 800d066:	e004      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
      return;
 800d068:	46c0      	nop			@ (mov r8, r8)
 800d06a:	e002      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
      return;
 800d06c:	46c0      	nop			@ (mov r8, r8)
 800d06e:	e000      	b.n	800d072 <HAL_UART_IRQHandler+0x63a>
    return;
 800d070:	46c0      	nop			@ (mov r8, r8)
  }
}
 800d072:	46bd      	mov	sp, r7
 800d074:	b02a      	add	sp, #168	@ 0xa8
 800d076:	bdb0      	pop	{r4, r5, r7, pc}
 800d078:	fffffeff 	.word	0xfffffeff
 800d07c:	fffffedf 	.word	0xfffffedf
 800d080:	effffffe 	.word	0xeffffffe

0800d084 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b082      	sub	sp, #8
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d08c:	46c0      	nop			@ (mov r8, r8)
 800d08e:	46bd      	mov	sp, r7
 800d090:	b002      	add	sp, #8
 800d092:	bd80      	pop	{r7, pc}

0800d094 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b082      	sub	sp, #8
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	000a      	movs	r2, r1
 800d09e:	1cbb      	adds	r3, r7, #2
 800d0a0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d0a2:	46c0      	nop			@ (mov r8, r8)
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	b002      	add	sp, #8
 800d0a8:	bd80      	pop	{r7, pc}
	...

0800d0ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d0ac:	b5b0      	push	{r4, r5, r7, lr}
 800d0ae:	b090      	sub	sp, #64	@ 0x40
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d0b4:	231a      	movs	r3, #26
 800d0b6:	2220      	movs	r2, #32
 800d0b8:	189b      	adds	r3, r3, r2
 800d0ba:	19db      	adds	r3, r3, r7
 800d0bc:	2200      	movs	r2, #0
 800d0be:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c2:	689a      	ldr	r2, [r3, #8]
 800d0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c6:	691b      	ldr	r3, [r3, #16]
 800d0c8:	431a      	orrs	r2, r3
 800d0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0cc:	695b      	ldr	r3, [r3, #20]
 800d0ce:	431a      	orrs	r2, r3
 800d0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d2:	69db      	ldr	r3, [r3, #28]
 800d0d4:	4313      	orrs	r3, r2
 800d0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	4aaf      	ldr	r2, [pc, #700]	@ (800d39c <UART_SetConfig+0x2f0>)
 800d0e0:	4013      	ands	r3, r2
 800d0e2:	0019      	movs	r1, r3
 800d0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e6:	681a      	ldr	r2, [r3, #0]
 800d0e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0ea:	430b      	orrs	r3, r1
 800d0ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	685b      	ldr	r3, [r3, #4]
 800d0f4:	4aaa      	ldr	r2, [pc, #680]	@ (800d3a0 <UART_SetConfig+0x2f4>)
 800d0f6:	4013      	ands	r3, r2
 800d0f8:	0018      	movs	r0, r3
 800d0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0fc:	68d9      	ldr	r1, [r3, #12]
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d100:	681a      	ldr	r2, [r3, #0]
 800d102:	0003      	movs	r3, r0
 800d104:	430b      	orrs	r3, r1
 800d106:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d10a:	699b      	ldr	r3, [r3, #24]
 800d10c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	4aa4      	ldr	r2, [pc, #656]	@ (800d3a4 <UART_SetConfig+0x2f8>)
 800d114:	4293      	cmp	r3, r2
 800d116:	d004      	beq.n	800d122 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d11a:	6a1b      	ldr	r3, [r3, #32]
 800d11c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d11e:	4313      	orrs	r3, r2
 800d120:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	689b      	ldr	r3, [r3, #8]
 800d128:	4a9f      	ldr	r2, [pc, #636]	@ (800d3a8 <UART_SetConfig+0x2fc>)
 800d12a:	4013      	ands	r3, r2
 800d12c:	0019      	movs	r1, r3
 800d12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d134:	430b      	orrs	r3, r1
 800d136:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d13e:	220f      	movs	r2, #15
 800d140:	4393      	bics	r3, r2
 800d142:	0018      	movs	r0, r3
 800d144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d146:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d14a:	681a      	ldr	r2, [r3, #0]
 800d14c:	0003      	movs	r3, r0
 800d14e:	430b      	orrs	r3, r1
 800d150:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	4a95      	ldr	r2, [pc, #596]	@ (800d3ac <UART_SetConfig+0x300>)
 800d158:	4293      	cmp	r3, r2
 800d15a:	d131      	bne.n	800d1c0 <UART_SetConfig+0x114>
 800d15c:	4b94      	ldr	r3, [pc, #592]	@ (800d3b0 <UART_SetConfig+0x304>)
 800d15e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d160:	2203      	movs	r2, #3
 800d162:	4013      	ands	r3, r2
 800d164:	2b03      	cmp	r3, #3
 800d166:	d01d      	beq.n	800d1a4 <UART_SetConfig+0xf8>
 800d168:	d823      	bhi.n	800d1b2 <UART_SetConfig+0x106>
 800d16a:	2b02      	cmp	r3, #2
 800d16c:	d00c      	beq.n	800d188 <UART_SetConfig+0xdc>
 800d16e:	d820      	bhi.n	800d1b2 <UART_SetConfig+0x106>
 800d170:	2b00      	cmp	r3, #0
 800d172:	d002      	beq.n	800d17a <UART_SetConfig+0xce>
 800d174:	2b01      	cmp	r3, #1
 800d176:	d00e      	beq.n	800d196 <UART_SetConfig+0xea>
 800d178:	e01b      	b.n	800d1b2 <UART_SetConfig+0x106>
 800d17a:	231b      	movs	r3, #27
 800d17c:	2220      	movs	r2, #32
 800d17e:	189b      	adds	r3, r3, r2
 800d180:	19db      	adds	r3, r3, r7
 800d182:	2200      	movs	r2, #0
 800d184:	701a      	strb	r2, [r3, #0]
 800d186:	e0b4      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d188:	231b      	movs	r3, #27
 800d18a:	2220      	movs	r2, #32
 800d18c:	189b      	adds	r3, r3, r2
 800d18e:	19db      	adds	r3, r3, r7
 800d190:	2202      	movs	r2, #2
 800d192:	701a      	strb	r2, [r3, #0]
 800d194:	e0ad      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d196:	231b      	movs	r3, #27
 800d198:	2220      	movs	r2, #32
 800d19a:	189b      	adds	r3, r3, r2
 800d19c:	19db      	adds	r3, r3, r7
 800d19e:	2204      	movs	r2, #4
 800d1a0:	701a      	strb	r2, [r3, #0]
 800d1a2:	e0a6      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d1a4:	231b      	movs	r3, #27
 800d1a6:	2220      	movs	r2, #32
 800d1a8:	189b      	adds	r3, r3, r2
 800d1aa:	19db      	adds	r3, r3, r7
 800d1ac:	2208      	movs	r2, #8
 800d1ae:	701a      	strb	r2, [r3, #0]
 800d1b0:	e09f      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d1b2:	231b      	movs	r3, #27
 800d1b4:	2220      	movs	r2, #32
 800d1b6:	189b      	adds	r3, r3, r2
 800d1b8:	19db      	adds	r3, r3, r7
 800d1ba:	2210      	movs	r2, #16
 800d1bc:	701a      	strb	r2, [r3, #0]
 800d1be:	e098      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	4a7b      	ldr	r2, [pc, #492]	@ (800d3b4 <UART_SetConfig+0x308>)
 800d1c6:	4293      	cmp	r3, r2
 800d1c8:	d131      	bne.n	800d22e <UART_SetConfig+0x182>
 800d1ca:	4b79      	ldr	r3, [pc, #484]	@ (800d3b0 <UART_SetConfig+0x304>)
 800d1cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1ce:	220c      	movs	r2, #12
 800d1d0:	4013      	ands	r3, r2
 800d1d2:	2b0c      	cmp	r3, #12
 800d1d4:	d01d      	beq.n	800d212 <UART_SetConfig+0x166>
 800d1d6:	d823      	bhi.n	800d220 <UART_SetConfig+0x174>
 800d1d8:	2b08      	cmp	r3, #8
 800d1da:	d00c      	beq.n	800d1f6 <UART_SetConfig+0x14a>
 800d1dc:	d820      	bhi.n	800d220 <UART_SetConfig+0x174>
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d002      	beq.n	800d1e8 <UART_SetConfig+0x13c>
 800d1e2:	2b04      	cmp	r3, #4
 800d1e4:	d00e      	beq.n	800d204 <UART_SetConfig+0x158>
 800d1e6:	e01b      	b.n	800d220 <UART_SetConfig+0x174>
 800d1e8:	231b      	movs	r3, #27
 800d1ea:	2220      	movs	r2, #32
 800d1ec:	189b      	adds	r3, r3, r2
 800d1ee:	19db      	adds	r3, r3, r7
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	701a      	strb	r2, [r3, #0]
 800d1f4:	e07d      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d1f6:	231b      	movs	r3, #27
 800d1f8:	2220      	movs	r2, #32
 800d1fa:	189b      	adds	r3, r3, r2
 800d1fc:	19db      	adds	r3, r3, r7
 800d1fe:	2202      	movs	r2, #2
 800d200:	701a      	strb	r2, [r3, #0]
 800d202:	e076      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d204:	231b      	movs	r3, #27
 800d206:	2220      	movs	r2, #32
 800d208:	189b      	adds	r3, r3, r2
 800d20a:	19db      	adds	r3, r3, r7
 800d20c:	2204      	movs	r2, #4
 800d20e:	701a      	strb	r2, [r3, #0]
 800d210:	e06f      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d212:	231b      	movs	r3, #27
 800d214:	2220      	movs	r2, #32
 800d216:	189b      	adds	r3, r3, r2
 800d218:	19db      	adds	r3, r3, r7
 800d21a:	2208      	movs	r2, #8
 800d21c:	701a      	strb	r2, [r3, #0]
 800d21e:	e068      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d220:	231b      	movs	r3, #27
 800d222:	2220      	movs	r2, #32
 800d224:	189b      	adds	r3, r3, r2
 800d226:	19db      	adds	r3, r3, r7
 800d228:	2210      	movs	r2, #16
 800d22a:	701a      	strb	r2, [r3, #0]
 800d22c:	e061      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d22e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4a61      	ldr	r2, [pc, #388]	@ (800d3b8 <UART_SetConfig+0x30c>)
 800d234:	4293      	cmp	r3, r2
 800d236:	d106      	bne.n	800d246 <UART_SetConfig+0x19a>
 800d238:	231b      	movs	r3, #27
 800d23a:	2220      	movs	r2, #32
 800d23c:	189b      	adds	r3, r3, r2
 800d23e:	19db      	adds	r3, r3, r7
 800d240:	2200      	movs	r2, #0
 800d242:	701a      	strb	r2, [r3, #0]
 800d244:	e055      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	4a5c      	ldr	r2, [pc, #368]	@ (800d3bc <UART_SetConfig+0x310>)
 800d24c:	4293      	cmp	r3, r2
 800d24e:	d106      	bne.n	800d25e <UART_SetConfig+0x1b2>
 800d250:	231b      	movs	r3, #27
 800d252:	2220      	movs	r2, #32
 800d254:	189b      	adds	r3, r3, r2
 800d256:	19db      	adds	r3, r3, r7
 800d258:	2200      	movs	r2, #0
 800d25a:	701a      	strb	r2, [r3, #0]
 800d25c:	e049      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	4a50      	ldr	r2, [pc, #320]	@ (800d3a4 <UART_SetConfig+0x2f8>)
 800d264:	4293      	cmp	r3, r2
 800d266:	d13e      	bne.n	800d2e6 <UART_SetConfig+0x23a>
 800d268:	4b51      	ldr	r3, [pc, #324]	@ (800d3b0 <UART_SetConfig+0x304>)
 800d26a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d26c:	23c0      	movs	r3, #192	@ 0xc0
 800d26e:	011b      	lsls	r3, r3, #4
 800d270:	4013      	ands	r3, r2
 800d272:	22c0      	movs	r2, #192	@ 0xc0
 800d274:	0112      	lsls	r2, r2, #4
 800d276:	4293      	cmp	r3, r2
 800d278:	d027      	beq.n	800d2ca <UART_SetConfig+0x21e>
 800d27a:	22c0      	movs	r2, #192	@ 0xc0
 800d27c:	0112      	lsls	r2, r2, #4
 800d27e:	4293      	cmp	r3, r2
 800d280:	d82a      	bhi.n	800d2d8 <UART_SetConfig+0x22c>
 800d282:	2280      	movs	r2, #128	@ 0x80
 800d284:	0112      	lsls	r2, r2, #4
 800d286:	4293      	cmp	r3, r2
 800d288:	d011      	beq.n	800d2ae <UART_SetConfig+0x202>
 800d28a:	2280      	movs	r2, #128	@ 0x80
 800d28c:	0112      	lsls	r2, r2, #4
 800d28e:	4293      	cmp	r3, r2
 800d290:	d822      	bhi.n	800d2d8 <UART_SetConfig+0x22c>
 800d292:	2b00      	cmp	r3, #0
 800d294:	d004      	beq.n	800d2a0 <UART_SetConfig+0x1f4>
 800d296:	2280      	movs	r2, #128	@ 0x80
 800d298:	00d2      	lsls	r2, r2, #3
 800d29a:	4293      	cmp	r3, r2
 800d29c:	d00e      	beq.n	800d2bc <UART_SetConfig+0x210>
 800d29e:	e01b      	b.n	800d2d8 <UART_SetConfig+0x22c>
 800d2a0:	231b      	movs	r3, #27
 800d2a2:	2220      	movs	r2, #32
 800d2a4:	189b      	adds	r3, r3, r2
 800d2a6:	19db      	adds	r3, r3, r7
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	701a      	strb	r2, [r3, #0]
 800d2ac:	e021      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d2ae:	231b      	movs	r3, #27
 800d2b0:	2220      	movs	r2, #32
 800d2b2:	189b      	adds	r3, r3, r2
 800d2b4:	19db      	adds	r3, r3, r7
 800d2b6:	2202      	movs	r2, #2
 800d2b8:	701a      	strb	r2, [r3, #0]
 800d2ba:	e01a      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d2bc:	231b      	movs	r3, #27
 800d2be:	2220      	movs	r2, #32
 800d2c0:	189b      	adds	r3, r3, r2
 800d2c2:	19db      	adds	r3, r3, r7
 800d2c4:	2204      	movs	r2, #4
 800d2c6:	701a      	strb	r2, [r3, #0]
 800d2c8:	e013      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d2ca:	231b      	movs	r3, #27
 800d2cc:	2220      	movs	r2, #32
 800d2ce:	189b      	adds	r3, r3, r2
 800d2d0:	19db      	adds	r3, r3, r7
 800d2d2:	2208      	movs	r2, #8
 800d2d4:	701a      	strb	r2, [r3, #0]
 800d2d6:	e00c      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d2d8:	231b      	movs	r3, #27
 800d2da:	2220      	movs	r2, #32
 800d2dc:	189b      	adds	r3, r3, r2
 800d2de:	19db      	adds	r3, r3, r7
 800d2e0:	2210      	movs	r2, #16
 800d2e2:	701a      	strb	r2, [r3, #0]
 800d2e4:	e005      	b.n	800d2f2 <UART_SetConfig+0x246>
 800d2e6:	231b      	movs	r3, #27
 800d2e8:	2220      	movs	r2, #32
 800d2ea:	189b      	adds	r3, r3, r2
 800d2ec:	19db      	adds	r3, r3, r7
 800d2ee:	2210      	movs	r2, #16
 800d2f0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	4a2b      	ldr	r2, [pc, #172]	@ (800d3a4 <UART_SetConfig+0x2f8>)
 800d2f8:	4293      	cmp	r3, r2
 800d2fa:	d000      	beq.n	800d2fe <UART_SetConfig+0x252>
 800d2fc:	e0a9      	b.n	800d452 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d2fe:	231b      	movs	r3, #27
 800d300:	2220      	movs	r2, #32
 800d302:	189b      	adds	r3, r3, r2
 800d304:	19db      	adds	r3, r3, r7
 800d306:	781b      	ldrb	r3, [r3, #0]
 800d308:	2b08      	cmp	r3, #8
 800d30a:	d015      	beq.n	800d338 <UART_SetConfig+0x28c>
 800d30c:	dc18      	bgt.n	800d340 <UART_SetConfig+0x294>
 800d30e:	2b04      	cmp	r3, #4
 800d310:	d00d      	beq.n	800d32e <UART_SetConfig+0x282>
 800d312:	dc15      	bgt.n	800d340 <UART_SetConfig+0x294>
 800d314:	2b00      	cmp	r3, #0
 800d316:	d002      	beq.n	800d31e <UART_SetConfig+0x272>
 800d318:	2b02      	cmp	r3, #2
 800d31a:	d005      	beq.n	800d328 <UART_SetConfig+0x27c>
 800d31c:	e010      	b.n	800d340 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d31e:	f7fd f99f 	bl	800a660 <HAL_RCC_GetPCLK1Freq>
 800d322:	0003      	movs	r3, r0
 800d324:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d326:	e014      	b.n	800d352 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d328:	4b25      	ldr	r3, [pc, #148]	@ (800d3c0 <UART_SetConfig+0x314>)
 800d32a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d32c:	e011      	b.n	800d352 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d32e:	f7fd f90b 	bl	800a548 <HAL_RCC_GetSysClockFreq>
 800d332:	0003      	movs	r3, r0
 800d334:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d336:	e00c      	b.n	800d352 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d338:	2380      	movs	r3, #128	@ 0x80
 800d33a:	021b      	lsls	r3, r3, #8
 800d33c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d33e:	e008      	b.n	800d352 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800d340:	2300      	movs	r3, #0
 800d342:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d344:	231a      	movs	r3, #26
 800d346:	2220      	movs	r2, #32
 800d348:	189b      	adds	r3, r3, r2
 800d34a:	19db      	adds	r3, r3, r7
 800d34c:	2201      	movs	r2, #1
 800d34e:	701a      	strb	r2, [r3, #0]
        break;
 800d350:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d354:	2b00      	cmp	r3, #0
 800d356:	d100      	bne.n	800d35a <UART_SetConfig+0x2ae>
 800d358:	e14b      	b.n	800d5f2 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d35c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d35e:	4b19      	ldr	r3, [pc, #100]	@ (800d3c4 <UART_SetConfig+0x318>)
 800d360:	0052      	lsls	r2, r2, #1
 800d362:	5ad3      	ldrh	r3, [r2, r3]
 800d364:	0019      	movs	r1, r3
 800d366:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d368:	f7f2 feea 	bl	8000140 <__udivsi3>
 800d36c:	0003      	movs	r3, r0
 800d36e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d372:	685a      	ldr	r2, [r3, #4]
 800d374:	0013      	movs	r3, r2
 800d376:	005b      	lsls	r3, r3, #1
 800d378:	189b      	adds	r3, r3, r2
 800d37a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d305      	bcc.n	800d38c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d382:	685b      	ldr	r3, [r3, #4]
 800d384:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d386:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d388:	429a      	cmp	r2, r3
 800d38a:	d91d      	bls.n	800d3c8 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800d38c:	231a      	movs	r3, #26
 800d38e:	2220      	movs	r2, #32
 800d390:	189b      	adds	r3, r3, r2
 800d392:	19db      	adds	r3, r3, r7
 800d394:	2201      	movs	r2, #1
 800d396:	701a      	strb	r2, [r3, #0]
 800d398:	e12b      	b.n	800d5f2 <UART_SetConfig+0x546>
 800d39a:	46c0      	nop			@ (mov r8, r8)
 800d39c:	cfff69f3 	.word	0xcfff69f3
 800d3a0:	ffffcfff 	.word	0xffffcfff
 800d3a4:	40008000 	.word	0x40008000
 800d3a8:	11fff4ff 	.word	0x11fff4ff
 800d3ac:	40013800 	.word	0x40013800
 800d3b0:	40021000 	.word	0x40021000
 800d3b4:	40004400 	.word	0x40004400
 800d3b8:	40004800 	.word	0x40004800
 800d3bc:	40004c00 	.word	0x40004c00
 800d3c0:	00f42400 	.word	0x00f42400
 800d3c4:	080172b0 	.word	0x080172b0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ca:	61bb      	str	r3, [r7, #24]
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	61fb      	str	r3, [r7, #28]
 800d3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d3d4:	4b92      	ldr	r3, [pc, #584]	@ (800d620 <UART_SetConfig+0x574>)
 800d3d6:	0052      	lsls	r2, r2, #1
 800d3d8:	5ad3      	ldrh	r3, [r2, r3]
 800d3da:	613b      	str	r3, [r7, #16]
 800d3dc:	2300      	movs	r3, #0
 800d3de:	617b      	str	r3, [r7, #20]
 800d3e0:	693a      	ldr	r2, [r7, #16]
 800d3e2:	697b      	ldr	r3, [r7, #20]
 800d3e4:	69b8      	ldr	r0, [r7, #24]
 800d3e6:	69f9      	ldr	r1, [r7, #28]
 800d3e8:	f7f3 f898 	bl	800051c <__aeabi_uldivmod>
 800d3ec:	0002      	movs	r2, r0
 800d3ee:	000b      	movs	r3, r1
 800d3f0:	0e11      	lsrs	r1, r2, #24
 800d3f2:	021d      	lsls	r5, r3, #8
 800d3f4:	430d      	orrs	r5, r1
 800d3f6:	0214      	lsls	r4, r2, #8
 800d3f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3fa:	685b      	ldr	r3, [r3, #4]
 800d3fc:	085b      	lsrs	r3, r3, #1
 800d3fe:	60bb      	str	r3, [r7, #8]
 800d400:	2300      	movs	r3, #0
 800d402:	60fb      	str	r3, [r7, #12]
 800d404:	68b8      	ldr	r0, [r7, #8]
 800d406:	68f9      	ldr	r1, [r7, #12]
 800d408:	1900      	adds	r0, r0, r4
 800d40a:	4169      	adcs	r1, r5
 800d40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	603b      	str	r3, [r7, #0]
 800d412:	2300      	movs	r3, #0
 800d414:	607b      	str	r3, [r7, #4]
 800d416:	683a      	ldr	r2, [r7, #0]
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	f7f3 f87f 	bl	800051c <__aeabi_uldivmod>
 800d41e:	0002      	movs	r2, r0
 800d420:	000b      	movs	r3, r1
 800d422:	0013      	movs	r3, r2
 800d424:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d428:	23c0      	movs	r3, #192	@ 0xc0
 800d42a:	009b      	lsls	r3, r3, #2
 800d42c:	429a      	cmp	r2, r3
 800d42e:	d309      	bcc.n	800d444 <UART_SetConfig+0x398>
 800d430:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d432:	2380      	movs	r3, #128	@ 0x80
 800d434:	035b      	lsls	r3, r3, #13
 800d436:	429a      	cmp	r2, r3
 800d438:	d204      	bcs.n	800d444 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800d43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d440:	60da      	str	r2, [r3, #12]
 800d442:	e0d6      	b.n	800d5f2 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800d444:	231a      	movs	r3, #26
 800d446:	2220      	movs	r2, #32
 800d448:	189b      	adds	r3, r3, r2
 800d44a:	19db      	adds	r3, r3, r7
 800d44c:	2201      	movs	r2, #1
 800d44e:	701a      	strb	r2, [r3, #0]
 800d450:	e0cf      	b.n	800d5f2 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d454:	69da      	ldr	r2, [r3, #28]
 800d456:	2380      	movs	r3, #128	@ 0x80
 800d458:	021b      	lsls	r3, r3, #8
 800d45a:	429a      	cmp	r2, r3
 800d45c:	d000      	beq.n	800d460 <UART_SetConfig+0x3b4>
 800d45e:	e070      	b.n	800d542 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 800d460:	231b      	movs	r3, #27
 800d462:	2220      	movs	r2, #32
 800d464:	189b      	adds	r3, r3, r2
 800d466:	19db      	adds	r3, r3, r7
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	2b08      	cmp	r3, #8
 800d46c:	d015      	beq.n	800d49a <UART_SetConfig+0x3ee>
 800d46e:	dc18      	bgt.n	800d4a2 <UART_SetConfig+0x3f6>
 800d470:	2b04      	cmp	r3, #4
 800d472:	d00d      	beq.n	800d490 <UART_SetConfig+0x3e4>
 800d474:	dc15      	bgt.n	800d4a2 <UART_SetConfig+0x3f6>
 800d476:	2b00      	cmp	r3, #0
 800d478:	d002      	beq.n	800d480 <UART_SetConfig+0x3d4>
 800d47a:	2b02      	cmp	r3, #2
 800d47c:	d005      	beq.n	800d48a <UART_SetConfig+0x3de>
 800d47e:	e010      	b.n	800d4a2 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d480:	f7fd f8ee 	bl	800a660 <HAL_RCC_GetPCLK1Freq>
 800d484:	0003      	movs	r3, r0
 800d486:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d488:	e014      	b.n	800d4b4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d48a:	4b66      	ldr	r3, [pc, #408]	@ (800d624 <UART_SetConfig+0x578>)
 800d48c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d48e:	e011      	b.n	800d4b4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d490:	f7fd f85a 	bl	800a548 <HAL_RCC_GetSysClockFreq>
 800d494:	0003      	movs	r3, r0
 800d496:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d498:	e00c      	b.n	800d4b4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d49a:	2380      	movs	r3, #128	@ 0x80
 800d49c:	021b      	lsls	r3, r3, #8
 800d49e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d4a0:	e008      	b.n	800d4b4 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d4a6:	231a      	movs	r3, #26
 800d4a8:	2220      	movs	r2, #32
 800d4aa:	189b      	adds	r3, r3, r2
 800d4ac:	19db      	adds	r3, r3, r7
 800d4ae:	2201      	movs	r2, #1
 800d4b0:	701a      	strb	r2, [r3, #0]
        break;
 800d4b2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d4b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d100      	bne.n	800d4bc <UART_SetConfig+0x410>
 800d4ba:	e09a      	b.n	800d5f2 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d4c0:	4b57      	ldr	r3, [pc, #348]	@ (800d620 <UART_SetConfig+0x574>)
 800d4c2:	0052      	lsls	r2, r2, #1
 800d4c4:	5ad3      	ldrh	r3, [r2, r3]
 800d4c6:	0019      	movs	r1, r3
 800d4c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d4ca:	f7f2 fe39 	bl	8000140 <__udivsi3>
 800d4ce:	0003      	movs	r3, r0
 800d4d0:	005a      	lsls	r2, r3, #1
 800d4d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d4:	685b      	ldr	r3, [r3, #4]
 800d4d6:	085b      	lsrs	r3, r3, #1
 800d4d8:	18d2      	adds	r2, r2, r3
 800d4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4dc:	685b      	ldr	r3, [r3, #4]
 800d4de:	0019      	movs	r1, r3
 800d4e0:	0010      	movs	r0, r2
 800d4e2:	f7f2 fe2d 	bl	8000140 <__udivsi3>
 800d4e6:	0003      	movs	r3, r0
 800d4e8:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ec:	2b0f      	cmp	r3, #15
 800d4ee:	d921      	bls.n	800d534 <UART_SetConfig+0x488>
 800d4f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d4f2:	2380      	movs	r3, #128	@ 0x80
 800d4f4:	025b      	lsls	r3, r3, #9
 800d4f6:	429a      	cmp	r2, r3
 800d4f8:	d21c      	bcs.n	800d534 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4fc:	b29a      	uxth	r2, r3
 800d4fe:	200e      	movs	r0, #14
 800d500:	2420      	movs	r4, #32
 800d502:	1903      	adds	r3, r0, r4
 800d504:	19db      	adds	r3, r3, r7
 800d506:	210f      	movs	r1, #15
 800d508:	438a      	bics	r2, r1
 800d50a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d50c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d50e:	085b      	lsrs	r3, r3, #1
 800d510:	b29b      	uxth	r3, r3
 800d512:	2207      	movs	r2, #7
 800d514:	4013      	ands	r3, r2
 800d516:	b299      	uxth	r1, r3
 800d518:	1903      	adds	r3, r0, r4
 800d51a:	19db      	adds	r3, r3, r7
 800d51c:	1902      	adds	r2, r0, r4
 800d51e:	19d2      	adds	r2, r2, r7
 800d520:	8812      	ldrh	r2, [r2, #0]
 800d522:	430a      	orrs	r2, r1
 800d524:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800d526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	1902      	adds	r2, r0, r4
 800d52c:	19d2      	adds	r2, r2, r7
 800d52e:	8812      	ldrh	r2, [r2, #0]
 800d530:	60da      	str	r2, [r3, #12]
 800d532:	e05e      	b.n	800d5f2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800d534:	231a      	movs	r3, #26
 800d536:	2220      	movs	r2, #32
 800d538:	189b      	adds	r3, r3, r2
 800d53a:	19db      	adds	r3, r3, r7
 800d53c:	2201      	movs	r2, #1
 800d53e:	701a      	strb	r2, [r3, #0]
 800d540:	e057      	b.n	800d5f2 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d542:	231b      	movs	r3, #27
 800d544:	2220      	movs	r2, #32
 800d546:	189b      	adds	r3, r3, r2
 800d548:	19db      	adds	r3, r3, r7
 800d54a:	781b      	ldrb	r3, [r3, #0]
 800d54c:	2b08      	cmp	r3, #8
 800d54e:	d015      	beq.n	800d57c <UART_SetConfig+0x4d0>
 800d550:	dc18      	bgt.n	800d584 <UART_SetConfig+0x4d8>
 800d552:	2b04      	cmp	r3, #4
 800d554:	d00d      	beq.n	800d572 <UART_SetConfig+0x4c6>
 800d556:	dc15      	bgt.n	800d584 <UART_SetConfig+0x4d8>
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d002      	beq.n	800d562 <UART_SetConfig+0x4b6>
 800d55c:	2b02      	cmp	r3, #2
 800d55e:	d005      	beq.n	800d56c <UART_SetConfig+0x4c0>
 800d560:	e010      	b.n	800d584 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d562:	f7fd f87d 	bl	800a660 <HAL_RCC_GetPCLK1Freq>
 800d566:	0003      	movs	r3, r0
 800d568:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d56a:	e014      	b.n	800d596 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d56c:	4b2d      	ldr	r3, [pc, #180]	@ (800d624 <UART_SetConfig+0x578>)
 800d56e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d570:	e011      	b.n	800d596 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d572:	f7fc ffe9 	bl	800a548 <HAL_RCC_GetSysClockFreq>
 800d576:	0003      	movs	r3, r0
 800d578:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d57a:	e00c      	b.n	800d596 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d57c:	2380      	movs	r3, #128	@ 0x80
 800d57e:	021b      	lsls	r3, r3, #8
 800d580:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d582:	e008      	b.n	800d596 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800d584:	2300      	movs	r3, #0
 800d586:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d588:	231a      	movs	r3, #26
 800d58a:	2220      	movs	r2, #32
 800d58c:	189b      	adds	r3, r3, r2
 800d58e:	19db      	adds	r3, r3, r7
 800d590:	2201      	movs	r2, #1
 800d592:	701a      	strb	r2, [r3, #0]
        break;
 800d594:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800d596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d02a      	beq.n	800d5f2 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d59e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d5a0:	4b1f      	ldr	r3, [pc, #124]	@ (800d620 <UART_SetConfig+0x574>)
 800d5a2:	0052      	lsls	r2, r2, #1
 800d5a4:	5ad3      	ldrh	r3, [r2, r3]
 800d5a6:	0019      	movs	r1, r3
 800d5a8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d5aa:	f7f2 fdc9 	bl	8000140 <__udivsi3>
 800d5ae:	0003      	movs	r3, r0
 800d5b0:	001a      	movs	r2, r3
 800d5b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b4:	685b      	ldr	r3, [r3, #4]
 800d5b6:	085b      	lsrs	r3, r3, #1
 800d5b8:	18d2      	adds	r2, r2, r3
 800d5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5bc:	685b      	ldr	r3, [r3, #4]
 800d5be:	0019      	movs	r1, r3
 800d5c0:	0010      	movs	r0, r2
 800d5c2:	f7f2 fdbd 	bl	8000140 <__udivsi3>
 800d5c6:	0003      	movs	r3, r0
 800d5c8:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d5ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5cc:	2b0f      	cmp	r3, #15
 800d5ce:	d90a      	bls.n	800d5e6 <UART_SetConfig+0x53a>
 800d5d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5d2:	2380      	movs	r3, #128	@ 0x80
 800d5d4:	025b      	lsls	r3, r3, #9
 800d5d6:	429a      	cmp	r2, r3
 800d5d8:	d205      	bcs.n	800d5e6 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d5da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5dc:	b29a      	uxth	r2, r3
 800d5de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	60da      	str	r2, [r3, #12]
 800d5e4:	e005      	b.n	800d5f2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800d5e6:	231a      	movs	r3, #26
 800d5e8:	2220      	movs	r2, #32
 800d5ea:	189b      	adds	r3, r3, r2
 800d5ec:	19db      	adds	r3, r3, r7
 800d5ee:	2201      	movs	r2, #1
 800d5f0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5f4:	226a      	movs	r2, #106	@ 0x6a
 800d5f6:	2101      	movs	r1, #1
 800d5f8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800d5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5fc:	2268      	movs	r2, #104	@ 0x68
 800d5fe:	2101      	movs	r1, #1
 800d600:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d604:	2200      	movs	r2, #0
 800d606:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d60a:	2200      	movs	r2, #0
 800d60c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d60e:	231a      	movs	r3, #26
 800d610:	2220      	movs	r2, #32
 800d612:	189b      	adds	r3, r3, r2
 800d614:	19db      	adds	r3, r3, r7
 800d616:	781b      	ldrb	r3, [r3, #0]
}
 800d618:	0018      	movs	r0, r3
 800d61a:	46bd      	mov	sp, r7
 800d61c:	b010      	add	sp, #64	@ 0x40
 800d61e:	bdb0      	pop	{r4, r5, r7, pc}
 800d620:	080172b0 	.word	0x080172b0
 800d624:	00f42400 	.word	0x00f42400

0800d628 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d634:	2208      	movs	r2, #8
 800d636:	4013      	ands	r3, r2
 800d638:	d00b      	beq.n	800d652 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	685b      	ldr	r3, [r3, #4]
 800d640:	4a4a      	ldr	r2, [pc, #296]	@ (800d76c <UART_AdvFeatureConfig+0x144>)
 800d642:	4013      	ands	r3, r2
 800d644:	0019      	movs	r1, r3
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	430a      	orrs	r2, r1
 800d650:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d656:	2201      	movs	r2, #1
 800d658:	4013      	ands	r3, r2
 800d65a:	d00b      	beq.n	800d674 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	685b      	ldr	r3, [r3, #4]
 800d662:	4a43      	ldr	r2, [pc, #268]	@ (800d770 <UART_AdvFeatureConfig+0x148>)
 800d664:	4013      	ands	r3, r2
 800d666:	0019      	movs	r1, r3
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	430a      	orrs	r2, r1
 800d672:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d678:	2202      	movs	r2, #2
 800d67a:	4013      	ands	r3, r2
 800d67c:	d00b      	beq.n	800d696 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	685b      	ldr	r3, [r3, #4]
 800d684:	4a3b      	ldr	r2, [pc, #236]	@ (800d774 <UART_AdvFeatureConfig+0x14c>)
 800d686:	4013      	ands	r3, r2
 800d688:	0019      	movs	r1, r3
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	430a      	orrs	r2, r1
 800d694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d69a:	2204      	movs	r2, #4
 800d69c:	4013      	ands	r3, r2
 800d69e:	d00b      	beq.n	800d6b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	685b      	ldr	r3, [r3, #4]
 800d6a6:	4a34      	ldr	r2, [pc, #208]	@ (800d778 <UART_AdvFeatureConfig+0x150>)
 800d6a8:	4013      	ands	r3, r2
 800d6aa:	0019      	movs	r1, r3
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	430a      	orrs	r2, r1
 800d6b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6bc:	2210      	movs	r2, #16
 800d6be:	4013      	ands	r3, r2
 800d6c0:	d00b      	beq.n	800d6da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	689b      	ldr	r3, [r3, #8]
 800d6c8:	4a2c      	ldr	r2, [pc, #176]	@ (800d77c <UART_AdvFeatureConfig+0x154>)
 800d6ca:	4013      	ands	r3, r2
 800d6cc:	0019      	movs	r1, r3
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	430a      	orrs	r2, r1
 800d6d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6de:	2220      	movs	r2, #32
 800d6e0:	4013      	ands	r3, r2
 800d6e2:	d00b      	beq.n	800d6fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	689b      	ldr	r3, [r3, #8]
 800d6ea:	4a25      	ldr	r2, [pc, #148]	@ (800d780 <UART_AdvFeatureConfig+0x158>)
 800d6ec:	4013      	ands	r3, r2
 800d6ee:	0019      	movs	r1, r3
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	430a      	orrs	r2, r1
 800d6fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d700:	2240      	movs	r2, #64	@ 0x40
 800d702:	4013      	ands	r3, r2
 800d704:	d01d      	beq.n	800d742 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	685b      	ldr	r3, [r3, #4]
 800d70c:	4a1d      	ldr	r2, [pc, #116]	@ (800d784 <UART_AdvFeatureConfig+0x15c>)
 800d70e:	4013      	ands	r3, r2
 800d710:	0019      	movs	r1, r3
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	430a      	orrs	r2, r1
 800d71c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d722:	2380      	movs	r3, #128	@ 0x80
 800d724:	035b      	lsls	r3, r3, #13
 800d726:	429a      	cmp	r2, r3
 800d728:	d10b      	bne.n	800d742 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	685b      	ldr	r3, [r3, #4]
 800d730:	4a15      	ldr	r2, [pc, #84]	@ (800d788 <UART_AdvFeatureConfig+0x160>)
 800d732:	4013      	ands	r3, r2
 800d734:	0019      	movs	r1, r3
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	430a      	orrs	r2, r1
 800d740:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d746:	2280      	movs	r2, #128	@ 0x80
 800d748:	4013      	ands	r3, r2
 800d74a:	d00b      	beq.n	800d764 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	685b      	ldr	r3, [r3, #4]
 800d752:	4a0e      	ldr	r2, [pc, #56]	@ (800d78c <UART_AdvFeatureConfig+0x164>)
 800d754:	4013      	ands	r3, r2
 800d756:	0019      	movs	r1, r3
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	430a      	orrs	r2, r1
 800d762:	605a      	str	r2, [r3, #4]
  }
}
 800d764:	46c0      	nop			@ (mov r8, r8)
 800d766:	46bd      	mov	sp, r7
 800d768:	b002      	add	sp, #8
 800d76a:	bd80      	pop	{r7, pc}
 800d76c:	ffff7fff 	.word	0xffff7fff
 800d770:	fffdffff 	.word	0xfffdffff
 800d774:	fffeffff 	.word	0xfffeffff
 800d778:	fffbffff 	.word	0xfffbffff
 800d77c:	ffffefff 	.word	0xffffefff
 800d780:	ffffdfff 	.word	0xffffdfff
 800d784:	ffefffff 	.word	0xffefffff
 800d788:	ff9fffff 	.word	0xff9fffff
 800d78c:	fff7ffff 	.word	0xfff7ffff

0800d790 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b092      	sub	sp, #72	@ 0x48
 800d794:	af02      	add	r7, sp, #8
 800d796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2290      	movs	r2, #144	@ 0x90
 800d79c:	2100      	movs	r1, #0
 800d79e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d7a0:	f7fa f91a 	bl	80079d8 <HAL_GetTick>
 800d7a4:	0003      	movs	r3, r0
 800d7a6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	2208      	movs	r2, #8
 800d7b0:	4013      	ands	r3, r2
 800d7b2:	2b08      	cmp	r3, #8
 800d7b4:	d12d      	bne.n	800d812 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d7b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7b8:	2280      	movs	r2, #128	@ 0x80
 800d7ba:	0391      	lsls	r1, r2, #14
 800d7bc:	6878      	ldr	r0, [r7, #4]
 800d7be:	4a47      	ldr	r2, [pc, #284]	@ (800d8dc <UART_CheckIdleState+0x14c>)
 800d7c0:	9200      	str	r2, [sp, #0]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	f000 f88e 	bl	800d8e4 <UART_WaitOnFlagUntilTimeout>
 800d7c8:	1e03      	subs	r3, r0, #0
 800d7ca:	d022      	beq.n	800d812 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7cc:	f3ef 8310 	mrs	r3, PRIMASK
 800d7d0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800d7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d7d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7dc:	f383 8810 	msr	PRIMASK, r3
}
 800d7e0:	46c0      	nop			@ (mov r8, r8)
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	681a      	ldr	r2, [r3, #0]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	2180      	movs	r1, #128	@ 0x80
 800d7ee:	438a      	bics	r2, r1
 800d7f0:	601a      	str	r2, [r3, #0]
 800d7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d7f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7f8:	f383 8810 	msr	PRIMASK, r3
}
 800d7fc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	2288      	movs	r2, #136	@ 0x88
 800d802:	2120      	movs	r1, #32
 800d804:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2284      	movs	r2, #132	@ 0x84
 800d80a:	2100      	movs	r1, #0
 800d80c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d80e:	2303      	movs	r3, #3
 800d810:	e060      	b.n	800d8d4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	2204      	movs	r2, #4
 800d81a:	4013      	ands	r3, r2
 800d81c:	2b04      	cmp	r3, #4
 800d81e:	d146      	bne.n	800d8ae <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d822:	2280      	movs	r2, #128	@ 0x80
 800d824:	03d1      	lsls	r1, r2, #15
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	4a2c      	ldr	r2, [pc, #176]	@ (800d8dc <UART_CheckIdleState+0x14c>)
 800d82a:	9200      	str	r2, [sp, #0]
 800d82c:	2200      	movs	r2, #0
 800d82e:	f000 f859 	bl	800d8e4 <UART_WaitOnFlagUntilTimeout>
 800d832:	1e03      	subs	r3, r0, #0
 800d834:	d03b      	beq.n	800d8ae <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d836:	f3ef 8310 	mrs	r3, PRIMASK
 800d83a:	60fb      	str	r3, [r7, #12]
  return(result);
 800d83c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d83e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d840:	2301      	movs	r3, #1
 800d842:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d844:	693b      	ldr	r3, [r7, #16]
 800d846:	f383 8810 	msr	PRIMASK, r3
}
 800d84a:	46c0      	nop			@ (mov r8, r8)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	681a      	ldr	r2, [r3, #0]
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4922      	ldr	r1, [pc, #136]	@ (800d8e0 <UART_CheckIdleState+0x150>)
 800d858:	400a      	ands	r2, r1
 800d85a:	601a      	str	r2, [r3, #0]
 800d85c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d85e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	f383 8810 	msr	PRIMASK, r3
}
 800d866:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d868:	f3ef 8310 	mrs	r3, PRIMASK
 800d86c:	61bb      	str	r3, [r7, #24]
  return(result);
 800d86e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d870:	633b      	str	r3, [r7, #48]	@ 0x30
 800d872:	2301      	movs	r3, #1
 800d874:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d876:	69fb      	ldr	r3, [r7, #28]
 800d878:	f383 8810 	msr	PRIMASK, r3
}
 800d87c:	46c0      	nop			@ (mov r8, r8)
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	689a      	ldr	r2, [r3, #8]
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	2101      	movs	r1, #1
 800d88a:	438a      	bics	r2, r1
 800d88c:	609a      	str	r2, [r3, #8]
 800d88e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d890:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d892:	6a3b      	ldr	r3, [r7, #32]
 800d894:	f383 8810 	msr	PRIMASK, r3
}
 800d898:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	228c      	movs	r2, #140	@ 0x8c
 800d89e:	2120      	movs	r1, #32
 800d8a0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	2284      	movs	r2, #132	@ 0x84
 800d8a6:	2100      	movs	r1, #0
 800d8a8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d8aa:	2303      	movs	r3, #3
 800d8ac:	e012      	b.n	800d8d4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2288      	movs	r2, #136	@ 0x88
 800d8b2:	2120      	movs	r1, #32
 800d8b4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	228c      	movs	r2, #140	@ 0x8c
 800d8ba:	2120      	movs	r1, #32
 800d8bc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2284      	movs	r2, #132	@ 0x84
 800d8ce:	2100      	movs	r1, #0
 800d8d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d8d2:	2300      	movs	r3, #0
}
 800d8d4:	0018      	movs	r0, r3
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	b010      	add	sp, #64	@ 0x40
 800d8da:	bd80      	pop	{r7, pc}
 800d8dc:	01ffffff 	.word	0x01ffffff
 800d8e0:	fffffedf 	.word	0xfffffedf

0800d8e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b084      	sub	sp, #16
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	60f8      	str	r0, [r7, #12]
 800d8ec:	60b9      	str	r1, [r7, #8]
 800d8ee:	603b      	str	r3, [r7, #0]
 800d8f0:	1dfb      	adds	r3, r7, #7
 800d8f2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d8f4:	e051      	b.n	800d99a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d8f6:	69bb      	ldr	r3, [r7, #24]
 800d8f8:	3301      	adds	r3, #1
 800d8fa:	d04e      	beq.n	800d99a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d8fc:	f7fa f86c 	bl	80079d8 <HAL_GetTick>
 800d900:	0002      	movs	r2, r0
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	1ad3      	subs	r3, r2, r3
 800d906:	69ba      	ldr	r2, [r7, #24]
 800d908:	429a      	cmp	r2, r3
 800d90a:	d302      	bcc.n	800d912 <UART_WaitOnFlagUntilTimeout+0x2e>
 800d90c:	69bb      	ldr	r3, [r7, #24]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d101      	bne.n	800d916 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800d912:	2303      	movs	r3, #3
 800d914:	e051      	b.n	800d9ba <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	2204      	movs	r2, #4
 800d91e:	4013      	ands	r3, r2
 800d920:	d03b      	beq.n	800d99a <UART_WaitOnFlagUntilTimeout+0xb6>
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	2b80      	cmp	r3, #128	@ 0x80
 800d926:	d038      	beq.n	800d99a <UART_WaitOnFlagUntilTimeout+0xb6>
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	2b40      	cmp	r3, #64	@ 0x40
 800d92c:	d035      	beq.n	800d99a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	69db      	ldr	r3, [r3, #28]
 800d934:	2208      	movs	r2, #8
 800d936:	4013      	ands	r3, r2
 800d938:	2b08      	cmp	r3, #8
 800d93a:	d111      	bne.n	800d960 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	2208      	movs	r2, #8
 800d942:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	0018      	movs	r0, r3
 800d948:	f000 f960 	bl	800dc0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	2290      	movs	r2, #144	@ 0x90
 800d950:	2108      	movs	r1, #8
 800d952:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	2284      	movs	r2, #132	@ 0x84
 800d958:	2100      	movs	r1, #0
 800d95a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800d95c:	2301      	movs	r3, #1
 800d95e:	e02c      	b.n	800d9ba <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	69da      	ldr	r2, [r3, #28]
 800d966:	2380      	movs	r3, #128	@ 0x80
 800d968:	011b      	lsls	r3, r3, #4
 800d96a:	401a      	ands	r2, r3
 800d96c:	2380      	movs	r3, #128	@ 0x80
 800d96e:	011b      	lsls	r3, r3, #4
 800d970:	429a      	cmp	r2, r3
 800d972:	d112      	bne.n	800d99a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	2280      	movs	r2, #128	@ 0x80
 800d97a:	0112      	lsls	r2, r2, #4
 800d97c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	0018      	movs	r0, r3
 800d982:	f000 f943 	bl	800dc0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2290      	movs	r2, #144	@ 0x90
 800d98a:	2120      	movs	r1, #32
 800d98c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	2284      	movs	r2, #132	@ 0x84
 800d992:	2100      	movs	r1, #0
 800d994:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800d996:	2303      	movs	r3, #3
 800d998:	e00f      	b.n	800d9ba <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	69db      	ldr	r3, [r3, #28]
 800d9a0:	68ba      	ldr	r2, [r7, #8]
 800d9a2:	4013      	ands	r3, r2
 800d9a4:	68ba      	ldr	r2, [r7, #8]
 800d9a6:	1ad3      	subs	r3, r2, r3
 800d9a8:	425a      	negs	r2, r3
 800d9aa:	4153      	adcs	r3, r2
 800d9ac:	b2db      	uxtb	r3, r3
 800d9ae:	001a      	movs	r2, r3
 800d9b0:	1dfb      	adds	r3, r7, #7
 800d9b2:	781b      	ldrb	r3, [r3, #0]
 800d9b4:	429a      	cmp	r2, r3
 800d9b6:	d09e      	beq.n	800d8f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d9b8:	2300      	movs	r3, #0
}
 800d9ba:	0018      	movs	r0, r3
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	b004      	add	sp, #16
 800d9c0:	bd80      	pop	{r7, pc}
	...

0800d9c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b098      	sub	sp, #96	@ 0x60
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	60f8      	str	r0, [r7, #12]
 800d9cc:	60b9      	str	r1, [r7, #8]
 800d9ce:	1dbb      	adds	r3, r7, #6
 800d9d0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	68ba      	ldr	r2, [r7, #8]
 800d9d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	1dba      	adds	r2, r7, #6
 800d9dc:	215c      	movs	r1, #92	@ 0x5c
 800d9de:	8812      	ldrh	r2, [r2, #0]
 800d9e0:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	1dba      	adds	r2, r7, #6
 800d9e6:	215e      	movs	r1, #94	@ 0x5e
 800d9e8:	8812      	ldrh	r2, [r2, #0]
 800d9ea:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	689a      	ldr	r2, [r3, #8]
 800d9f6:	2380      	movs	r3, #128	@ 0x80
 800d9f8:	015b      	lsls	r3, r3, #5
 800d9fa:	429a      	cmp	r2, r3
 800d9fc:	d10d      	bne.n	800da1a <UART_Start_Receive_IT+0x56>
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	691b      	ldr	r3, [r3, #16]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d104      	bne.n	800da10 <UART_Start_Receive_IT+0x4c>
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2260      	movs	r2, #96	@ 0x60
 800da0a:	497b      	ldr	r1, [pc, #492]	@ (800dbf8 <UART_Start_Receive_IT+0x234>)
 800da0c:	5299      	strh	r1, [r3, r2]
 800da0e:	e02e      	b.n	800da6e <UART_Start_Receive_IT+0xaa>
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	2260      	movs	r2, #96	@ 0x60
 800da14:	21ff      	movs	r1, #255	@ 0xff
 800da16:	5299      	strh	r1, [r3, r2]
 800da18:	e029      	b.n	800da6e <UART_Start_Receive_IT+0xaa>
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	689b      	ldr	r3, [r3, #8]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d10d      	bne.n	800da3e <UART_Start_Receive_IT+0x7a>
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	691b      	ldr	r3, [r3, #16]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d104      	bne.n	800da34 <UART_Start_Receive_IT+0x70>
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	2260      	movs	r2, #96	@ 0x60
 800da2e:	21ff      	movs	r1, #255	@ 0xff
 800da30:	5299      	strh	r1, [r3, r2]
 800da32:	e01c      	b.n	800da6e <UART_Start_Receive_IT+0xaa>
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	2260      	movs	r2, #96	@ 0x60
 800da38:	217f      	movs	r1, #127	@ 0x7f
 800da3a:	5299      	strh	r1, [r3, r2]
 800da3c:	e017      	b.n	800da6e <UART_Start_Receive_IT+0xaa>
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	689a      	ldr	r2, [r3, #8]
 800da42:	2380      	movs	r3, #128	@ 0x80
 800da44:	055b      	lsls	r3, r3, #21
 800da46:	429a      	cmp	r2, r3
 800da48:	d10d      	bne.n	800da66 <UART_Start_Receive_IT+0xa2>
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	691b      	ldr	r3, [r3, #16]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d104      	bne.n	800da5c <UART_Start_Receive_IT+0x98>
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	2260      	movs	r2, #96	@ 0x60
 800da56:	217f      	movs	r1, #127	@ 0x7f
 800da58:	5299      	strh	r1, [r3, r2]
 800da5a:	e008      	b.n	800da6e <UART_Start_Receive_IT+0xaa>
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	2260      	movs	r2, #96	@ 0x60
 800da60:	213f      	movs	r1, #63	@ 0x3f
 800da62:	5299      	strh	r1, [r3, r2]
 800da64:	e003      	b.n	800da6e <UART_Start_Receive_IT+0xaa>
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	2260      	movs	r2, #96	@ 0x60
 800da6a:	2100      	movs	r1, #0
 800da6c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	2290      	movs	r2, #144	@ 0x90
 800da72:	2100      	movs	r1, #0
 800da74:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	228c      	movs	r2, #140	@ 0x8c
 800da7a:	2122      	movs	r1, #34	@ 0x22
 800da7c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da7e:	f3ef 8310 	mrs	r3, PRIMASK
 800da82:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 800da84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800da88:	2301      	movs	r3, #1
 800da8a:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da8e:	f383 8810 	msr	PRIMASK, r3
}
 800da92:	46c0      	nop			@ (mov r8, r8)
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	689a      	ldr	r2, [r3, #8]
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	2101      	movs	r1, #1
 800daa0:	430a      	orrs	r2, r1
 800daa2:	609a      	str	r2, [r3, #8]
 800daa4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800daa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800daa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800daaa:	f383 8810 	msr	PRIMASK, r3
}
 800daae:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800dab4:	2380      	movs	r3, #128	@ 0x80
 800dab6:	059b      	lsls	r3, r3, #22
 800dab8:	429a      	cmp	r2, r3
 800daba:	d150      	bne.n	800db5e <UART_Start_Receive_IT+0x19a>
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	2268      	movs	r2, #104	@ 0x68
 800dac0:	5a9b      	ldrh	r3, [r3, r2]
 800dac2:	1dba      	adds	r2, r7, #6
 800dac4:	8812      	ldrh	r2, [r2, #0]
 800dac6:	429a      	cmp	r2, r3
 800dac8:	d349      	bcc.n	800db5e <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	689a      	ldr	r2, [r3, #8]
 800dace:	2380      	movs	r3, #128	@ 0x80
 800dad0:	015b      	lsls	r3, r3, #5
 800dad2:	429a      	cmp	r2, r3
 800dad4:	d107      	bne.n	800dae6 <UART_Start_Receive_IT+0x122>
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	691b      	ldr	r3, [r3, #16]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d103      	bne.n	800dae6 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	4a46      	ldr	r2, [pc, #280]	@ (800dbfc <UART_Start_Receive_IT+0x238>)
 800dae2:	675a      	str	r2, [r3, #116]	@ 0x74
 800dae4:	e002      	b.n	800daec <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	4a45      	ldr	r2, [pc, #276]	@ (800dc00 <UART_Start_Receive_IT+0x23c>)
 800daea:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	691b      	ldr	r3, [r3, #16]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d019      	beq.n	800db28 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800daf4:	f3ef 8310 	mrs	r3, PRIMASK
 800daf8:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 800dafa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dafc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dafe:	2301      	movs	r3, #1
 800db00:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db04:	f383 8810 	msr	PRIMASK, r3
}
 800db08:	46c0      	nop			@ (mov r8, r8)
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	681a      	ldr	r2, [r3, #0]
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	2180      	movs	r1, #128	@ 0x80
 800db16:	0049      	lsls	r1, r1, #1
 800db18:	430a      	orrs	r2, r1
 800db1a:	601a      	str	r2, [r3, #0]
 800db1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db22:	f383 8810 	msr	PRIMASK, r3
}
 800db26:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db28:	f3ef 8310 	mrs	r3, PRIMASK
 800db2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800db2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800db30:	657b      	str	r3, [r7, #84]	@ 0x54
 800db32:	2301      	movs	r3, #1
 800db34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db38:	f383 8810 	msr	PRIMASK, r3
}
 800db3c:	46c0      	nop			@ (mov r8, r8)
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	689a      	ldr	r2, [r3, #8]
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	2180      	movs	r1, #128	@ 0x80
 800db4a:	0549      	lsls	r1, r1, #21
 800db4c:	430a      	orrs	r2, r1
 800db4e:	609a      	str	r2, [r3, #8]
 800db50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db52:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db56:	f383 8810 	msr	PRIMASK, r3
}
 800db5a:	46c0      	nop			@ (mov r8, r8)
 800db5c:	e047      	b.n	800dbee <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	689a      	ldr	r2, [r3, #8]
 800db62:	2380      	movs	r3, #128	@ 0x80
 800db64:	015b      	lsls	r3, r3, #5
 800db66:	429a      	cmp	r2, r3
 800db68:	d107      	bne.n	800db7a <UART_Start_Receive_IT+0x1b6>
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	691b      	ldr	r3, [r3, #16]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d103      	bne.n	800db7a <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	4a23      	ldr	r2, [pc, #140]	@ (800dc04 <UART_Start_Receive_IT+0x240>)
 800db76:	675a      	str	r2, [r3, #116]	@ 0x74
 800db78:	e002      	b.n	800db80 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	4a22      	ldr	r2, [pc, #136]	@ (800dc08 <UART_Start_Receive_IT+0x244>)
 800db7e:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	691b      	ldr	r3, [r3, #16]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d019      	beq.n	800dbbc <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db88:	f3ef 8310 	mrs	r3, PRIMASK
 800db8c:	61fb      	str	r3, [r7, #28]
  return(result);
 800db8e:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800db90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db92:	2301      	movs	r3, #1
 800db94:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db96:	6a3b      	ldr	r3, [r7, #32]
 800db98:	f383 8810 	msr	PRIMASK, r3
}
 800db9c:	46c0      	nop			@ (mov r8, r8)
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	681a      	ldr	r2, [r3, #0]
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	2190      	movs	r1, #144	@ 0x90
 800dbaa:	0049      	lsls	r1, r1, #1
 800dbac:	430a      	orrs	r2, r1
 800dbae:	601a      	str	r2, [r3, #0]
 800dbb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbb2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbb6:	f383 8810 	msr	PRIMASK, r3
}
 800dbba:	e018      	b.n	800dbee <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbbc:	f3ef 8310 	mrs	r3, PRIMASK
 800dbc0:	613b      	str	r3, [r7, #16]
  return(result);
 800dbc2:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dbc4:	653b      	str	r3, [r7, #80]	@ 0x50
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	f383 8810 	msr	PRIMASK, r3
}
 800dbd0:	46c0      	nop			@ (mov r8, r8)
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	681a      	ldr	r2, [r3, #0]
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	2120      	movs	r1, #32
 800dbde:	430a      	orrs	r2, r1
 800dbe0:	601a      	str	r2, [r3, #0]
 800dbe2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dbe4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbe6:	69bb      	ldr	r3, [r7, #24]
 800dbe8:	f383 8810 	msr	PRIMASK, r3
}
 800dbec:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 800dbee:	2300      	movs	r3, #0
}
 800dbf0:	0018      	movs	r0, r3
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	b018      	add	sp, #96	@ 0x60
 800dbf6:	bd80      	pop	{r7, pc}
 800dbf8:	000001ff 	.word	0x000001ff
 800dbfc:	0800e779 	.word	0x0800e779
 800dc00:	0800e439 	.word	0x0800e439
 800dc04:	0800e275 	.word	0x0800e275
 800dc08:	0800e0b1 	.word	0x0800e0b1

0800dc0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b08e      	sub	sp, #56	@ 0x38
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc14:	f3ef 8310 	mrs	r3, PRIMASK
 800dc18:	617b      	str	r3, [r7, #20]
  return(result);
 800dc1a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc1e:	2301      	movs	r3, #1
 800dc20:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc22:	69bb      	ldr	r3, [r7, #24]
 800dc24:	f383 8810 	msr	PRIMASK, r3
}
 800dc28:	46c0      	nop			@ (mov r8, r8)
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	681a      	ldr	r2, [r3, #0]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4926      	ldr	r1, [pc, #152]	@ (800dcd0 <UART_EndRxTransfer+0xc4>)
 800dc36:	400a      	ands	r2, r1
 800dc38:	601a      	str	r2, [r3, #0]
 800dc3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc3e:	69fb      	ldr	r3, [r7, #28]
 800dc40:	f383 8810 	msr	PRIMASK, r3
}
 800dc44:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc46:	f3ef 8310 	mrs	r3, PRIMASK
 800dc4a:	623b      	str	r3, [r7, #32]
  return(result);
 800dc4c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc50:	2301      	movs	r3, #1
 800dc52:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc56:	f383 8810 	msr	PRIMASK, r3
}
 800dc5a:	46c0      	nop			@ (mov r8, r8)
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	689a      	ldr	r2, [r3, #8]
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	491b      	ldr	r1, [pc, #108]	@ (800dcd4 <UART_EndRxTransfer+0xc8>)
 800dc68:	400a      	ands	r2, r1
 800dc6a:	609a      	str	r2, [r3, #8]
 800dc6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc72:	f383 8810 	msr	PRIMASK, r3
}
 800dc76:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc7c:	2b01      	cmp	r3, #1
 800dc7e:	d118      	bne.n	800dcb2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc80:	f3ef 8310 	mrs	r3, PRIMASK
 800dc84:	60bb      	str	r3, [r7, #8]
  return(result);
 800dc86:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	f383 8810 	msr	PRIMASK, r3
}
 800dc94:	46c0      	nop			@ (mov r8, r8)
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	681a      	ldr	r2, [r3, #0]
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	2110      	movs	r1, #16
 800dca2:	438a      	bics	r2, r1
 800dca4:	601a      	str	r2, [r3, #0]
 800dca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dca8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	f383 8810 	msr	PRIMASK, r3
}
 800dcb0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	228c      	movs	r2, #140	@ 0x8c
 800dcb6:	2120      	movs	r1, #32
 800dcb8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dcc6:	46c0      	nop			@ (mov r8, r8)
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	b00e      	add	sp, #56	@ 0x38
 800dccc:	bd80      	pop	{r7, pc}
 800dcce:	46c0      	nop			@ (mov r8, r8)
 800dcd0:	fffffedf 	.word	0xfffffedf
 800dcd4:	effffffe 	.word	0xeffffffe

0800dcd8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dce4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	225e      	movs	r2, #94	@ 0x5e
 800dcea:	2100      	movs	r1, #0
 800dcec:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2256      	movs	r2, #86	@ 0x56
 800dcf2:	2100      	movs	r1, #0
 800dcf4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	0018      	movs	r0, r3
 800dcfa:	f7ff f9c3 	bl	800d084 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dcfe:	46c0      	nop			@ (mov r8, r8)
 800dd00:	46bd      	mov	sp, r7
 800dd02:	b004      	add	sp, #16
 800dd04:	bd80      	pop	{r7, pc}

0800dd06 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800dd06:	b580      	push	{r7, lr}
 800dd08:	b08a      	sub	sp, #40	@ 0x28
 800dd0a:	af00      	add	r7, sp, #0
 800dd0c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2288      	movs	r2, #136	@ 0x88
 800dd12:	589b      	ldr	r3, [r3, r2]
 800dd14:	2b21      	cmp	r3, #33	@ 0x21
 800dd16:	d14c      	bne.n	800ddb2 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	2256      	movs	r2, #86	@ 0x56
 800dd1c:	5a9b      	ldrh	r3, [r3, r2]
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d132      	bne.n	800dd8a <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd24:	f3ef 8310 	mrs	r3, PRIMASK
 800dd28:	60bb      	str	r3, [r7, #8]
  return(result);
 800dd2a:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800dd2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd2e:	2301      	movs	r3, #1
 800dd30:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	f383 8810 	msr	PRIMASK, r3
}
 800dd38:	46c0      	nop			@ (mov r8, r8)
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	681a      	ldr	r2, [r3, #0]
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	2180      	movs	r1, #128	@ 0x80
 800dd46:	438a      	bics	r2, r1
 800dd48:	601a      	str	r2, [r3, #0]
 800dd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd4e:	693b      	ldr	r3, [r7, #16]
 800dd50:	f383 8810 	msr	PRIMASK, r3
}
 800dd54:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd56:	f3ef 8310 	mrs	r3, PRIMASK
 800dd5a:	617b      	str	r3, [r7, #20]
  return(result);
 800dd5c:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dd5e:	623b      	str	r3, [r7, #32]
 800dd60:	2301      	movs	r3, #1
 800dd62:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd64:	69bb      	ldr	r3, [r7, #24]
 800dd66:	f383 8810 	msr	PRIMASK, r3
}
 800dd6a:	46c0      	nop			@ (mov r8, r8)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	681a      	ldr	r2, [r3, #0]
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	2140      	movs	r1, #64	@ 0x40
 800dd78:	430a      	orrs	r2, r1
 800dd7a:	601a      	str	r2, [r3, #0]
 800dd7c:	6a3b      	ldr	r3, [r7, #32]
 800dd7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd80:	69fb      	ldr	r3, [r7, #28]
 800dd82:	f383 8810 	msr	PRIMASK, r3
}
 800dd86:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800dd88:	e013      	b.n	800ddb2 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd8e:	781a      	ldrb	r2, [r3, #0]
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd9a:	1c5a      	adds	r2, r3, #1
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2256      	movs	r2, #86	@ 0x56
 800dda4:	5a9b      	ldrh	r3, [r3, r2]
 800dda6:	b29b      	uxth	r3, r3
 800dda8:	3b01      	subs	r3, #1
 800ddaa:	b299      	uxth	r1, r3
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2256      	movs	r2, #86	@ 0x56
 800ddb0:	5299      	strh	r1, [r3, r2]
}
 800ddb2:	46c0      	nop			@ (mov r8, r8)
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	b00a      	add	sp, #40	@ 0x28
 800ddb8:	bd80      	pop	{r7, pc}

0800ddba <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ddba:	b580      	push	{r7, lr}
 800ddbc:	b08c      	sub	sp, #48	@ 0x30
 800ddbe:	af00      	add	r7, sp, #0
 800ddc0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2288      	movs	r2, #136	@ 0x88
 800ddc6:	589b      	ldr	r3, [r3, r2]
 800ddc8:	2b21      	cmp	r3, #33	@ 0x21
 800ddca:	d151      	bne.n	800de70 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2256      	movs	r2, #86	@ 0x56
 800ddd0:	5a9b      	ldrh	r3, [r3, r2]
 800ddd2:	b29b      	uxth	r3, r3
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d132      	bne.n	800de3e <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddd8:	f3ef 8310 	mrs	r3, PRIMASK
 800dddc:	60fb      	str	r3, [r7, #12]
  return(result);
 800ddde:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800dde0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dde2:	2301      	movs	r3, #1
 800dde4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	f383 8810 	msr	PRIMASK, r3
}
 800ddec:	46c0      	nop			@ (mov r8, r8)
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	681a      	ldr	r2, [r3, #0]
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	2180      	movs	r1, #128	@ 0x80
 800ddfa:	438a      	bics	r2, r1
 800ddfc:	601a      	str	r2, [r3, #0]
 800ddfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de00:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de02:	697b      	ldr	r3, [r7, #20]
 800de04:	f383 8810 	msr	PRIMASK, r3
}
 800de08:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de0a:	f3ef 8310 	mrs	r3, PRIMASK
 800de0e:	61bb      	str	r3, [r7, #24]
  return(result);
 800de10:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800de12:	627b      	str	r3, [r7, #36]	@ 0x24
 800de14:	2301      	movs	r3, #1
 800de16:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de18:	69fb      	ldr	r3, [r7, #28]
 800de1a:	f383 8810 	msr	PRIMASK, r3
}
 800de1e:	46c0      	nop			@ (mov r8, r8)
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	681a      	ldr	r2, [r3, #0]
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	2140      	movs	r1, #64	@ 0x40
 800de2c:	430a      	orrs	r2, r1
 800de2e:	601a      	str	r2, [r3, #0]
 800de30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de32:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de34:	6a3b      	ldr	r3, [r7, #32]
 800de36:	f383 8810 	msr	PRIMASK, r3
}
 800de3a:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800de3c:	e018      	b.n	800de70 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de42:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800de44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de46:	881b      	ldrh	r3, [r3, #0]
 800de48:	001a      	movs	r2, r3
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	05d2      	lsls	r2, r2, #23
 800de50:	0dd2      	lsrs	r2, r2, #23
 800de52:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de58:	1c9a      	adds	r2, r3, #2
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2256      	movs	r2, #86	@ 0x56
 800de62:	5a9b      	ldrh	r3, [r3, r2]
 800de64:	b29b      	uxth	r3, r3
 800de66:	3b01      	subs	r3, #1
 800de68:	b299      	uxth	r1, r3
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2256      	movs	r2, #86	@ 0x56
 800de6e:	5299      	strh	r1, [r3, r2]
}
 800de70:	46c0      	nop			@ (mov r8, r8)
 800de72:	46bd      	mov	sp, r7
 800de74:	b00c      	add	sp, #48	@ 0x30
 800de76:	bd80      	pop	{r7, pc}

0800de78 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b08c      	sub	sp, #48	@ 0x30
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2288      	movs	r2, #136	@ 0x88
 800de84:	589b      	ldr	r3, [r3, r2]
 800de86:	2b21      	cmp	r3, #33	@ 0x21
 800de88:	d165      	bne.n	800df56 <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800de8a:	232e      	movs	r3, #46	@ 0x2e
 800de8c:	18fb      	adds	r3, r7, r3
 800de8e:	687a      	ldr	r2, [r7, #4]
 800de90:	216a      	movs	r1, #106	@ 0x6a
 800de92:	5a52      	ldrh	r2, [r2, r1]
 800de94:	801a      	strh	r2, [r3, #0]
 800de96:	e059      	b.n	800df4c <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	2256      	movs	r2, #86	@ 0x56
 800de9c:	5a9b      	ldrh	r3, [r3, r2]
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d133      	bne.n	800df0c <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dea4:	f3ef 8310 	mrs	r3, PRIMASK
 800dea8:	60fb      	str	r3, [r7, #12]
  return(result);
 800deaa:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800deac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800deae:	2301      	movs	r3, #1
 800deb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800deb2:	693b      	ldr	r3, [r7, #16]
 800deb4:	f383 8810 	msr	PRIMASK, r3
}
 800deb8:	46c0      	nop			@ (mov r8, r8)
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	689a      	ldr	r2, [r3, #8]
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	4926      	ldr	r1, [pc, #152]	@ (800df60 <UART_TxISR_8BIT_FIFOEN+0xe8>)
 800dec6:	400a      	ands	r2, r1
 800dec8:	609a      	str	r2, [r3, #8]
 800deca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800decc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	f383 8810 	msr	PRIMASK, r3
}
 800ded4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ded6:	f3ef 8310 	mrs	r3, PRIMASK
 800deda:	61bb      	str	r3, [r7, #24]
  return(result);
 800dedc:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dede:	627b      	str	r3, [r7, #36]	@ 0x24
 800dee0:	2301      	movs	r3, #1
 800dee2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dee4:	69fb      	ldr	r3, [r7, #28]
 800dee6:	f383 8810 	msr	PRIMASK, r3
}
 800deea:	46c0      	nop			@ (mov r8, r8)
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	681a      	ldr	r2, [r3, #0]
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	2140      	movs	r1, #64	@ 0x40
 800def8:	430a      	orrs	r2, r1
 800defa:	601a      	str	r2, [r3, #0]
 800defc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800defe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df00:	6a3b      	ldr	r3, [r7, #32]
 800df02:	f383 8810 	msr	PRIMASK, r3
}
 800df06:	46c0      	nop			@ (mov r8, r8)

        break; /* force exit loop */
 800df08:	46c0      	nop			@ (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 800df0a:	e024      	b.n	800df56 <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	69db      	ldr	r3, [r3, #28]
 800df12:	2280      	movs	r2, #128	@ 0x80
 800df14:	4013      	ands	r3, r2
 800df16:	d013      	beq.n	800df40 <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df1c:	781a      	ldrb	r2, [r3, #0]
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df28:	1c5a      	adds	r2, r3, #1
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2256      	movs	r2, #86	@ 0x56
 800df32:	5a9b      	ldrh	r3, [r3, r2]
 800df34:	b29b      	uxth	r3, r3
 800df36:	3b01      	subs	r3, #1
 800df38:	b299      	uxth	r1, r3
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	2256      	movs	r2, #86	@ 0x56
 800df3e:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800df40:	212e      	movs	r1, #46	@ 0x2e
 800df42:	187b      	adds	r3, r7, r1
 800df44:	881a      	ldrh	r2, [r3, #0]
 800df46:	187b      	adds	r3, r7, r1
 800df48:	3a01      	subs	r2, #1
 800df4a:	801a      	strh	r2, [r3, #0]
 800df4c:	232e      	movs	r3, #46	@ 0x2e
 800df4e:	18fb      	adds	r3, r7, r3
 800df50:	881b      	ldrh	r3, [r3, #0]
 800df52:	2b00      	cmp	r3, #0
 800df54:	d1a0      	bne.n	800de98 <UART_TxISR_8BIT_FIFOEN+0x20>
}
 800df56:	46c0      	nop			@ (mov r8, r8)
 800df58:	46bd      	mov	sp, r7
 800df5a:	b00c      	add	sp, #48	@ 0x30
 800df5c:	bd80      	pop	{r7, pc}
 800df5e:	46c0      	nop			@ (mov r8, r8)
 800df60:	ff7fffff 	.word	0xff7fffff

0800df64 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b08c      	sub	sp, #48	@ 0x30
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2288      	movs	r2, #136	@ 0x88
 800df70:	589b      	ldr	r3, [r3, r2]
 800df72:	2b21      	cmp	r3, #33	@ 0x21
 800df74:	d16a      	bne.n	800e04c <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800df76:	232e      	movs	r3, #46	@ 0x2e
 800df78:	18fb      	adds	r3, r7, r3
 800df7a:	687a      	ldr	r2, [r7, #4]
 800df7c:	216a      	movs	r1, #106	@ 0x6a
 800df7e:	5a52      	ldrh	r2, [r2, r1]
 800df80:	801a      	strh	r2, [r3, #0]
 800df82:	e05e      	b.n	800e042 <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	2256      	movs	r2, #86	@ 0x56
 800df88:	5a9b      	ldrh	r3, [r3, r2]
 800df8a:	b29b      	uxth	r3, r3
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d133      	bne.n	800dff8 <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df90:	f3ef 8310 	mrs	r3, PRIMASK
 800df94:	60bb      	str	r3, [r7, #8]
  return(result);
 800df96:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800df98:	627b      	str	r3, [r7, #36]	@ 0x24
 800df9a:	2301      	movs	r3, #1
 800df9c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	f383 8810 	msr	PRIMASK, r3
}
 800dfa4:	46c0      	nop			@ (mov r8, r8)
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	689a      	ldr	r2, [r3, #8]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	4928      	ldr	r1, [pc, #160]	@ (800e054 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 800dfb2:	400a      	ands	r2, r1
 800dfb4:	609a      	str	r2, [r3, #8]
 800dfb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfba:	693b      	ldr	r3, [r7, #16]
 800dfbc:	f383 8810 	msr	PRIMASK, r3
}
 800dfc0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dfc2:	f3ef 8310 	mrs	r3, PRIMASK
 800dfc6:	617b      	str	r3, [r7, #20]
  return(result);
 800dfc8:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dfca:	623b      	str	r3, [r7, #32]
 800dfcc:	2301      	movs	r3, #1
 800dfce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfd0:	69bb      	ldr	r3, [r7, #24]
 800dfd2:	f383 8810 	msr	PRIMASK, r3
}
 800dfd6:	46c0      	nop			@ (mov r8, r8)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	681a      	ldr	r2, [r3, #0]
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	2140      	movs	r1, #64	@ 0x40
 800dfe4:	430a      	orrs	r2, r1
 800dfe6:	601a      	str	r2, [r3, #0]
 800dfe8:	6a3b      	ldr	r3, [r7, #32]
 800dfea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfec:	69fb      	ldr	r3, [r7, #28]
 800dfee:	f383 8810 	msr	PRIMASK, r3
}
 800dff2:	46c0      	nop			@ (mov r8, r8)

        break; /* force exit loop */
 800dff4:	46c0      	nop			@ (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 800dff6:	e029      	b.n	800e04c <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	69db      	ldr	r3, [r3, #28]
 800dffe:	2280      	movs	r2, #128	@ 0x80
 800e000:	4013      	ands	r3, r2
 800e002:	d018      	beq.n	800e036 <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e008:	62bb      	str	r3, [r7, #40]	@ 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e00c:	881b      	ldrh	r3, [r3, #0]
 800e00e:	001a      	movs	r2, r3
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	05d2      	lsls	r2, r2, #23
 800e016:	0dd2      	lsrs	r2, r2, #23
 800e018:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e01e:	1c9a      	adds	r2, r3, #2
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2256      	movs	r2, #86	@ 0x56
 800e028:	5a9b      	ldrh	r3, [r3, r2]
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	3b01      	subs	r3, #1
 800e02e:	b299      	uxth	r1, r3
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2256      	movs	r2, #86	@ 0x56
 800e034:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e036:	212e      	movs	r1, #46	@ 0x2e
 800e038:	187b      	adds	r3, r7, r1
 800e03a:	881a      	ldrh	r2, [r3, #0]
 800e03c:	187b      	adds	r3, r7, r1
 800e03e:	3a01      	subs	r2, #1
 800e040:	801a      	strh	r2, [r3, #0]
 800e042:	232e      	movs	r3, #46	@ 0x2e
 800e044:	18fb      	adds	r3, r7, r3
 800e046:	881b      	ldrh	r3, [r3, #0]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d19b      	bne.n	800df84 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 800e04c:	46c0      	nop			@ (mov r8, r8)
 800e04e:	46bd      	mov	sp, r7
 800e050:	b00c      	add	sp, #48	@ 0x30
 800e052:	bd80      	pop	{r7, pc}
 800e054:	ff7fffff 	.word	0xff7fffff

0800e058 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b086      	sub	sp, #24
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e060:	f3ef 8310 	mrs	r3, PRIMASK
 800e064:	60bb      	str	r3, [r7, #8]
  return(result);
 800e066:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e068:	617b      	str	r3, [r7, #20]
 800e06a:	2301      	movs	r3, #1
 800e06c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	f383 8810 	msr	PRIMASK, r3
}
 800e074:	46c0      	nop			@ (mov r8, r8)
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	2140      	movs	r1, #64	@ 0x40
 800e082:	438a      	bics	r2, r1
 800e084:	601a      	str	r2, [r3, #0]
 800e086:	697b      	ldr	r3, [r7, #20]
 800e088:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e08a:	693b      	ldr	r3, [r7, #16]
 800e08c:	f383 8810 	msr	PRIMASK, r3
}
 800e090:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2288      	movs	r2, #136	@ 0x88
 800e096:	2120      	movs	r1, #32
 800e098:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2200      	movs	r2, #0
 800e09e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	0018      	movs	r0, r3
 800e0a4:	f7f6 fd34 	bl	8004b10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e0a8:	46c0      	nop			@ (mov r8, r8)
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	b006      	add	sp, #24
 800e0ae:	bd80      	pop	{r7, pc}

0800e0b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b094      	sub	sp, #80	@ 0x50
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e0b8:	204e      	movs	r0, #78	@ 0x4e
 800e0ba:	183b      	adds	r3, r7, r0
 800e0bc:	687a      	ldr	r2, [r7, #4]
 800e0be:	2160      	movs	r1, #96	@ 0x60
 800e0c0:	5a52      	ldrh	r2, [r2, r1]
 800e0c2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	228c      	movs	r2, #140	@ 0x8c
 800e0c8:	589b      	ldr	r3, [r3, r2]
 800e0ca:	2b22      	cmp	r3, #34	@ 0x22
 800e0cc:	d000      	beq.n	800e0d0 <UART_RxISR_8BIT+0x20>
 800e0ce:	e0bf      	b.n	800e250 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e0d6:	214c      	movs	r1, #76	@ 0x4c
 800e0d8:	187b      	adds	r3, r7, r1
 800e0da:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e0dc:	187b      	adds	r3, r7, r1
 800e0de:	881b      	ldrh	r3, [r3, #0]
 800e0e0:	b2da      	uxtb	r2, r3
 800e0e2:	183b      	adds	r3, r7, r0
 800e0e4:	881b      	ldrh	r3, [r3, #0]
 800e0e6:	b2d9      	uxtb	r1, r3
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0ec:	400a      	ands	r2, r1
 800e0ee:	b2d2      	uxtb	r2, r2
 800e0f0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0f6:	1c5a      	adds	r2, r3, #1
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	225e      	movs	r2, #94	@ 0x5e
 800e100:	5a9b      	ldrh	r3, [r3, r2]
 800e102:	b29b      	uxth	r3, r3
 800e104:	3b01      	subs	r3, #1
 800e106:	b299      	uxth	r1, r3
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	225e      	movs	r2, #94	@ 0x5e
 800e10c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	225e      	movs	r2, #94	@ 0x5e
 800e112:	5a9b      	ldrh	r3, [r3, r2]
 800e114:	b29b      	uxth	r3, r3
 800e116:	2b00      	cmp	r3, #0
 800e118:	d000      	beq.n	800e11c <UART_RxISR_8BIT+0x6c>
 800e11a:	e0a1      	b.n	800e260 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e11c:	f3ef 8310 	mrs	r3, PRIMASK
 800e120:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800e122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e124:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e126:	2301      	movs	r3, #1
 800e128:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e12c:	f383 8810 	msr	PRIMASK, r3
}
 800e130:	46c0      	nop			@ (mov r8, r8)
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	681a      	ldr	r2, [r3, #0]
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	494a      	ldr	r1, [pc, #296]	@ (800e268 <UART_RxISR_8BIT+0x1b8>)
 800e13e:	400a      	ands	r2, r1
 800e140:	601a      	str	r2, [r3, #0]
 800e142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e144:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e148:	f383 8810 	msr	PRIMASK, r3
}
 800e14c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e14e:	f3ef 8310 	mrs	r3, PRIMASK
 800e152:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800e154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e156:	647b      	str	r3, [r7, #68]	@ 0x44
 800e158:	2301      	movs	r3, #1
 800e15a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e15c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e15e:	f383 8810 	msr	PRIMASK, r3
}
 800e162:	46c0      	nop			@ (mov r8, r8)
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	689a      	ldr	r2, [r3, #8]
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	2101      	movs	r1, #1
 800e170:	438a      	bics	r2, r1
 800e172:	609a      	str	r2, [r3, #8]
 800e174:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e176:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e17a:	f383 8810 	msr	PRIMASK, r3
}
 800e17e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	228c      	movs	r2, #140	@ 0x8c
 800e184:	2120      	movs	r1, #32
 800e186:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2200      	movs	r2, #0
 800e18c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	2200      	movs	r2, #0
 800e192:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	4a34      	ldr	r2, [pc, #208]	@ (800e26c <UART_RxISR_8BIT+0x1bc>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d01f      	beq.n	800e1de <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	685a      	ldr	r2, [r3, #4]
 800e1a4:	2380      	movs	r3, #128	@ 0x80
 800e1a6:	041b      	lsls	r3, r3, #16
 800e1a8:	4013      	ands	r3, r2
 800e1aa:	d018      	beq.n	800e1de <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1ac:	f3ef 8310 	mrs	r3, PRIMASK
 800e1b0:	61bb      	str	r3, [r7, #24]
  return(result);
 800e1b2:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e1b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800e1b6:	2301      	movs	r3, #1
 800e1b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1ba:	69fb      	ldr	r3, [r7, #28]
 800e1bc:	f383 8810 	msr	PRIMASK, r3
}
 800e1c0:	46c0      	nop			@ (mov r8, r8)
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	681a      	ldr	r2, [r3, #0]
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	4928      	ldr	r1, [pc, #160]	@ (800e270 <UART_RxISR_8BIT+0x1c0>)
 800e1ce:	400a      	ands	r2, r1
 800e1d0:	601a      	str	r2, [r3, #0]
 800e1d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1d4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1d6:	6a3b      	ldr	r3, [r7, #32]
 800e1d8:	f383 8810 	msr	PRIMASK, r3
}
 800e1dc:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e1e2:	2b01      	cmp	r3, #1
 800e1e4:	d12f      	bne.n	800e246 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1ec:	f3ef 8310 	mrs	r3, PRIMASK
 800e1f0:	60fb      	str	r3, [r7, #12]
  return(result);
 800e1f2:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1fa:	693b      	ldr	r3, [r7, #16]
 800e1fc:	f383 8810 	msr	PRIMASK, r3
}
 800e200:	46c0      	nop			@ (mov r8, r8)
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	681a      	ldr	r2, [r3, #0]
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	2110      	movs	r1, #16
 800e20e:	438a      	bics	r2, r1
 800e210:	601a      	str	r2, [r3, #0]
 800e212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e214:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	f383 8810 	msr	PRIMASK, r3
}
 800e21c:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	69db      	ldr	r3, [r3, #28]
 800e224:	2210      	movs	r2, #16
 800e226:	4013      	ands	r3, r2
 800e228:	2b10      	cmp	r3, #16
 800e22a:	d103      	bne.n	800e234 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	2210      	movs	r2, #16
 800e232:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	225c      	movs	r2, #92	@ 0x5c
 800e238:	5a9a      	ldrh	r2, [r3, r2]
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	0011      	movs	r1, r2
 800e23e:	0018      	movs	r0, r3
 800e240:	f7fe ff28 	bl	800d094 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e244:	e00c      	b.n	800e260 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	0018      	movs	r0, r3
 800e24a:	f7f6 fb4d 	bl	80048e8 <HAL_UART_RxCpltCallback>
}
 800e24e:	e007      	b.n	800e260 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	699a      	ldr	r2, [r3, #24]
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	2108      	movs	r1, #8
 800e25c:	430a      	orrs	r2, r1
 800e25e:	619a      	str	r2, [r3, #24]
}
 800e260:	46c0      	nop			@ (mov r8, r8)
 800e262:	46bd      	mov	sp, r7
 800e264:	b014      	add	sp, #80	@ 0x50
 800e266:	bd80      	pop	{r7, pc}
 800e268:	fffffedf 	.word	0xfffffedf
 800e26c:	40008000 	.word	0x40008000
 800e270:	fbffffff 	.word	0xfbffffff

0800e274 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b094      	sub	sp, #80	@ 0x50
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e27c:	204e      	movs	r0, #78	@ 0x4e
 800e27e:	183b      	adds	r3, r7, r0
 800e280:	687a      	ldr	r2, [r7, #4]
 800e282:	2160      	movs	r1, #96	@ 0x60
 800e284:	5a52      	ldrh	r2, [r2, r1]
 800e286:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	228c      	movs	r2, #140	@ 0x8c
 800e28c:	589b      	ldr	r3, [r3, r2]
 800e28e:	2b22      	cmp	r3, #34	@ 0x22
 800e290:	d000      	beq.n	800e294 <UART_RxISR_16BIT+0x20>
 800e292:	e0bf      	b.n	800e414 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e29a:	214c      	movs	r1, #76	@ 0x4c
 800e29c:	187b      	adds	r3, r7, r1
 800e29e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2a4:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800e2a6:	187b      	adds	r3, r7, r1
 800e2a8:	183a      	adds	r2, r7, r0
 800e2aa:	881b      	ldrh	r3, [r3, #0]
 800e2ac:	8812      	ldrh	r2, [r2, #0]
 800e2ae:	4013      	ands	r3, r2
 800e2b0:	b29a      	uxth	r2, r3
 800e2b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2b4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2ba:	1c9a      	adds	r2, r3, #2
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	225e      	movs	r2, #94	@ 0x5e
 800e2c4:	5a9b      	ldrh	r3, [r3, r2]
 800e2c6:	b29b      	uxth	r3, r3
 800e2c8:	3b01      	subs	r3, #1
 800e2ca:	b299      	uxth	r1, r3
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	225e      	movs	r2, #94	@ 0x5e
 800e2d0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	225e      	movs	r2, #94	@ 0x5e
 800e2d6:	5a9b      	ldrh	r3, [r3, r2]
 800e2d8:	b29b      	uxth	r3, r3
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d000      	beq.n	800e2e0 <UART_RxISR_16BIT+0x6c>
 800e2de:	e0a1      	b.n	800e424 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2e0:	f3ef 8310 	mrs	r3, PRIMASK
 800e2e4:	623b      	str	r3, [r7, #32]
  return(result);
 800e2e6:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e2e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2ea:	2301      	movs	r3, #1
 800e2ec:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2f0:	f383 8810 	msr	PRIMASK, r3
}
 800e2f4:	46c0      	nop			@ (mov r8, r8)
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	681a      	ldr	r2, [r3, #0]
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	494a      	ldr	r1, [pc, #296]	@ (800e42c <UART_RxISR_16BIT+0x1b8>)
 800e302:	400a      	ands	r2, r1
 800e304:	601a      	str	r2, [r3, #0]
 800e306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e308:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e30c:	f383 8810 	msr	PRIMASK, r3
}
 800e310:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e312:	f3ef 8310 	mrs	r3, PRIMASK
 800e316:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800e318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e31a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e31c:	2301      	movs	r3, #1
 800e31e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e322:	f383 8810 	msr	PRIMASK, r3
}
 800e326:	46c0      	nop			@ (mov r8, r8)
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	689a      	ldr	r2, [r3, #8]
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	2101      	movs	r1, #1
 800e334:	438a      	bics	r2, r1
 800e336:	609a      	str	r2, [r3, #8]
 800e338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e33a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e33c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e33e:	f383 8810 	msr	PRIMASK, r3
}
 800e342:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	228c      	movs	r2, #140	@ 0x8c
 800e348:	2120      	movs	r1, #32
 800e34a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2200      	movs	r2, #0
 800e350:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	2200      	movs	r2, #0
 800e356:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	4a34      	ldr	r2, [pc, #208]	@ (800e430 <UART_RxISR_16BIT+0x1bc>)
 800e35e:	4293      	cmp	r3, r2
 800e360:	d01f      	beq.n	800e3a2 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	685a      	ldr	r2, [r3, #4]
 800e368:	2380      	movs	r3, #128	@ 0x80
 800e36a:	041b      	lsls	r3, r3, #16
 800e36c:	4013      	ands	r3, r2
 800e36e:	d018      	beq.n	800e3a2 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e370:	f3ef 8310 	mrs	r3, PRIMASK
 800e374:	617b      	str	r3, [r7, #20]
  return(result);
 800e376:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e378:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e37a:	2301      	movs	r3, #1
 800e37c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e37e:	69bb      	ldr	r3, [r7, #24]
 800e380:	f383 8810 	msr	PRIMASK, r3
}
 800e384:	46c0      	nop			@ (mov r8, r8)
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	681a      	ldr	r2, [r3, #0]
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4928      	ldr	r1, [pc, #160]	@ (800e434 <UART_RxISR_16BIT+0x1c0>)
 800e392:	400a      	ands	r2, r1
 800e394:	601a      	str	r2, [r3, #0]
 800e396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e398:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e39a:	69fb      	ldr	r3, [r7, #28]
 800e39c:	f383 8810 	msr	PRIMASK, r3
}
 800e3a0:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e3a6:	2b01      	cmp	r3, #1
 800e3a8:	d12f      	bne.n	800e40a <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e3b0:	f3ef 8310 	mrs	r3, PRIMASK
 800e3b4:	60bb      	str	r3, [r7, #8]
  return(result);
 800e3b6:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e3ba:	2301      	movs	r3, #1
 800e3bc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	f383 8810 	msr	PRIMASK, r3
}
 800e3c4:	46c0      	nop			@ (mov r8, r8)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	681a      	ldr	r2, [r3, #0]
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	2110      	movs	r1, #16
 800e3d2:	438a      	bics	r2, r1
 800e3d4:	601a      	str	r2, [r3, #0]
 800e3d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3da:	693b      	ldr	r3, [r7, #16]
 800e3dc:	f383 8810 	msr	PRIMASK, r3
}
 800e3e0:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	69db      	ldr	r3, [r3, #28]
 800e3e8:	2210      	movs	r2, #16
 800e3ea:	4013      	ands	r3, r2
 800e3ec:	2b10      	cmp	r3, #16
 800e3ee:	d103      	bne.n	800e3f8 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	2210      	movs	r2, #16
 800e3f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	225c      	movs	r2, #92	@ 0x5c
 800e3fc:	5a9a      	ldrh	r2, [r3, r2]
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	0011      	movs	r1, r2
 800e402:	0018      	movs	r0, r3
 800e404:	f7fe fe46 	bl	800d094 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e408:	e00c      	b.n	800e424 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	0018      	movs	r0, r3
 800e40e:	f7f6 fa6b 	bl	80048e8 <HAL_UART_RxCpltCallback>
}
 800e412:	e007      	b.n	800e424 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	699a      	ldr	r2, [r3, #24]
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	2108      	movs	r1, #8
 800e420:	430a      	orrs	r2, r1
 800e422:	619a      	str	r2, [r3, #24]
}
 800e424:	46c0      	nop			@ (mov r8, r8)
 800e426:	46bd      	mov	sp, r7
 800e428:	b014      	add	sp, #80	@ 0x50
 800e42a:	bd80      	pop	{r7, pc}
 800e42c:	fffffedf 	.word	0xfffffedf
 800e430:	40008000 	.word	0x40008000
 800e434:	fbffffff 	.word	0xfbffffff

0800e438 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b0a0      	sub	sp, #128	@ 0x80
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e440:	237a      	movs	r3, #122	@ 0x7a
 800e442:	18fb      	adds	r3, r7, r3
 800e444:	687a      	ldr	r2, [r7, #4]
 800e446:	2160      	movs	r1, #96	@ 0x60
 800e448:	5a52      	ldrh	r2, [r2, r1]
 800e44a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	69db      	ldr	r3, [r3, #28]
 800e452:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	689b      	ldr	r3, [r3, #8]
 800e462:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	228c      	movs	r2, #140	@ 0x8c
 800e468:	589b      	ldr	r3, [r3, r2]
 800e46a:	2b22      	cmp	r3, #34	@ 0x22
 800e46c:	d000      	beq.n	800e470 <UART_RxISR_8BIT_FIFOEN+0x38>
 800e46e:	e16a      	b.n	800e746 <UART_RxISR_8BIT_FIFOEN+0x30e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e470:	236e      	movs	r3, #110	@ 0x6e
 800e472:	18fb      	adds	r3, r7, r3
 800e474:	687a      	ldr	r2, [r7, #4]
 800e476:	2168      	movs	r1, #104	@ 0x68
 800e478:	5a52      	ldrh	r2, [r2, r1]
 800e47a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e47c:	e111      	b.n	800e6a2 <UART_RxISR_8BIT_FIFOEN+0x26a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e484:	216c      	movs	r1, #108	@ 0x6c
 800e486:	187b      	adds	r3, r7, r1
 800e488:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e48a:	187b      	adds	r3, r7, r1
 800e48c:	881b      	ldrh	r3, [r3, #0]
 800e48e:	b2da      	uxtb	r2, r3
 800e490:	237a      	movs	r3, #122	@ 0x7a
 800e492:	18fb      	adds	r3, r7, r3
 800e494:	881b      	ldrh	r3, [r3, #0]
 800e496:	b2d9      	uxtb	r1, r3
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e49c:	400a      	ands	r2, r1
 800e49e:	b2d2      	uxtb	r2, r2
 800e4a0:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e4a6:	1c5a      	adds	r2, r3, #1
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	225e      	movs	r2, #94	@ 0x5e
 800e4b0:	5a9b      	ldrh	r3, [r3, r2]
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	3b01      	subs	r3, #1
 800e4b6:	b299      	uxth	r1, r3
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	225e      	movs	r2, #94	@ 0x5e
 800e4bc:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	69db      	ldr	r3, [r3, #28]
 800e4c4:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e4c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e4c8:	2207      	movs	r2, #7
 800e4ca:	4013      	ands	r3, r2
 800e4cc:	d049      	beq.n	800e562 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e4ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e4d0:	2201      	movs	r2, #1
 800e4d2:	4013      	ands	r3, r2
 800e4d4:	d010      	beq.n	800e4f8 <UART_RxISR_8BIT_FIFOEN+0xc0>
 800e4d6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800e4d8:	2380      	movs	r3, #128	@ 0x80
 800e4da:	005b      	lsls	r3, r3, #1
 800e4dc:	4013      	ands	r3, r2
 800e4de:	d00b      	beq.n	800e4f8 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2290      	movs	r2, #144	@ 0x90
 800e4ec:	589b      	ldr	r3, [r3, r2]
 800e4ee:	2201      	movs	r2, #1
 800e4f0:	431a      	orrs	r2, r3
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	2190      	movs	r1, #144	@ 0x90
 800e4f6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e4f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e4fa:	2202      	movs	r2, #2
 800e4fc:	4013      	ands	r3, r2
 800e4fe:	d00f      	beq.n	800e520 <UART_RxISR_8BIT_FIFOEN+0xe8>
 800e500:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e502:	2201      	movs	r2, #1
 800e504:	4013      	ands	r3, r2
 800e506:	d00b      	beq.n	800e520 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	2202      	movs	r2, #2
 800e50e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	2290      	movs	r2, #144	@ 0x90
 800e514:	589b      	ldr	r3, [r3, r2]
 800e516:	2204      	movs	r2, #4
 800e518:	431a      	orrs	r2, r3
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2190      	movs	r1, #144	@ 0x90
 800e51e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e520:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e522:	2204      	movs	r2, #4
 800e524:	4013      	ands	r3, r2
 800e526:	d00f      	beq.n	800e548 <UART_RxISR_8BIT_FIFOEN+0x110>
 800e528:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e52a:	2201      	movs	r2, #1
 800e52c:	4013      	ands	r3, r2
 800e52e:	d00b      	beq.n	800e548 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	2204      	movs	r2, #4
 800e536:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2290      	movs	r2, #144	@ 0x90
 800e53c:	589b      	ldr	r3, [r3, r2]
 800e53e:	2202      	movs	r2, #2
 800e540:	431a      	orrs	r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	2190      	movs	r1, #144	@ 0x90
 800e546:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	2290      	movs	r2, #144	@ 0x90
 800e54c:	589b      	ldr	r3, [r3, r2]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d007      	beq.n	800e562 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	0018      	movs	r0, r3
 800e556:	f7fe fd95 	bl	800d084 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	2290      	movs	r2, #144	@ 0x90
 800e55e:	2100      	movs	r1, #0
 800e560:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	225e      	movs	r2, #94	@ 0x5e
 800e566:	5a9b      	ldrh	r3, [r3, r2]
 800e568:	b29b      	uxth	r3, r3
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d000      	beq.n	800e570 <UART_RxISR_8BIT_FIFOEN+0x138>
 800e56e:	e098      	b.n	800e6a2 <UART_RxISR_8BIT_FIFOEN+0x26a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e570:	f3ef 8310 	mrs	r3, PRIMASK
 800e574:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 800e576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e578:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e57a:	2301      	movs	r3, #1
 800e57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e57e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e580:	f383 8810 	msr	PRIMASK, r3
}
 800e584:	46c0      	nop			@ (mov r8, r8)
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	681a      	ldr	r2, [r3, #0]
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	4973      	ldr	r1, [pc, #460]	@ (800e760 <UART_RxISR_8BIT_FIFOEN+0x328>)
 800e592:	400a      	ands	r2, r1
 800e594:	601a      	str	r2, [r3, #0]
 800e596:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e598:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e59a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e59c:	f383 8810 	msr	PRIMASK, r3
}
 800e5a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e5a2:	f3ef 8310 	mrs	r3, PRIMASK
 800e5a6:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 800e5a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e5aa:	667b      	str	r3, [r7, #100]	@ 0x64
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5b2:	f383 8810 	msr	PRIMASK, r3
}
 800e5b6:	46c0      	nop			@ (mov r8, r8)
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	689a      	ldr	r2, [r3, #8]
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4968      	ldr	r1, [pc, #416]	@ (800e764 <UART_RxISR_8BIT_FIFOEN+0x32c>)
 800e5c4:	400a      	ands	r2, r1
 800e5c6:	609a      	str	r2, [r3, #8]
 800e5c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e5ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5ce:	f383 8810 	msr	PRIMASK, r3
}
 800e5d2:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	228c      	movs	r2, #140	@ 0x8c
 800e5d8:	2120      	movs	r1, #32
 800e5da:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2200      	movs	r2, #0
 800e5e0:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2200      	movs	r2, #0
 800e5e6:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	4a5e      	ldr	r2, [pc, #376]	@ (800e768 <UART_RxISR_8BIT_FIFOEN+0x330>)
 800e5ee:	4293      	cmp	r3, r2
 800e5f0:	d01f      	beq.n	800e632 <UART_RxISR_8BIT_FIFOEN+0x1fa>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	685a      	ldr	r2, [r3, #4]
 800e5f8:	2380      	movs	r3, #128	@ 0x80
 800e5fa:	041b      	lsls	r3, r3, #16
 800e5fc:	4013      	ands	r3, r2
 800e5fe:	d018      	beq.n	800e632 <UART_RxISR_8BIT_FIFOEN+0x1fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e600:	f3ef 8310 	mrs	r3, PRIMASK
 800e604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800e606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e608:	663b      	str	r3, [r7, #96]	@ 0x60
 800e60a:	2301      	movs	r3, #1
 800e60c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e610:	f383 8810 	msr	PRIMASK, r3
}
 800e614:	46c0      	nop			@ (mov r8, r8)
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	681a      	ldr	r2, [r3, #0]
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4952      	ldr	r1, [pc, #328]	@ (800e76c <UART_RxISR_8BIT_FIFOEN+0x334>)
 800e622:	400a      	ands	r2, r1
 800e624:	601a      	str	r2, [r3, #0]
 800e626:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e628:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e62a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e62c:	f383 8810 	msr	PRIMASK, r3
}
 800e630:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e636:	2b01      	cmp	r3, #1
 800e638:	d12f      	bne.n	800e69a <UART_RxISR_8BIT_FIFOEN+0x262>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	2200      	movs	r2, #0
 800e63e:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e640:	f3ef 8310 	mrs	r3, PRIMASK
 800e644:	623b      	str	r3, [r7, #32]
  return(result);
 800e646:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e648:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e64a:	2301      	movs	r3, #1
 800e64c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e650:	f383 8810 	msr	PRIMASK, r3
}
 800e654:	46c0      	nop			@ (mov r8, r8)
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	681a      	ldr	r2, [r3, #0]
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	2110      	movs	r1, #16
 800e662:	438a      	bics	r2, r1
 800e664:	601a      	str	r2, [r3, #0]
 800e666:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e668:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e66c:	f383 8810 	msr	PRIMASK, r3
}
 800e670:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	69db      	ldr	r3, [r3, #28]
 800e678:	2210      	movs	r2, #16
 800e67a:	4013      	ands	r3, r2
 800e67c:	2b10      	cmp	r3, #16
 800e67e:	d103      	bne.n	800e688 <UART_RxISR_8BIT_FIFOEN+0x250>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	2210      	movs	r2, #16
 800e686:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	225c      	movs	r2, #92	@ 0x5c
 800e68c:	5a9a      	ldrh	r2, [r3, r2]
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	0011      	movs	r1, r2
 800e692:	0018      	movs	r0, r3
 800e694:	f7fe fcfe 	bl	800d094 <HAL_UARTEx_RxEventCallback>
 800e698:	e003      	b.n	800e6a2 <UART_RxISR_8BIT_FIFOEN+0x26a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	0018      	movs	r0, r3
 800e69e:	f7f6 f923 	bl	80048e8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e6a2:	236e      	movs	r3, #110	@ 0x6e
 800e6a4:	18fb      	adds	r3, r7, r3
 800e6a6:	881b      	ldrh	r3, [r3, #0]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d004      	beq.n	800e6b6 <UART_RxISR_8BIT_FIFOEN+0x27e>
 800e6ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e6ae:	2220      	movs	r2, #32
 800e6b0:	4013      	ands	r3, r2
 800e6b2:	d000      	beq.n	800e6b6 <UART_RxISR_8BIT_FIFOEN+0x27e>
 800e6b4:	e6e3      	b.n	800e47e <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e6b6:	205a      	movs	r0, #90	@ 0x5a
 800e6b8:	183b      	adds	r3, r7, r0
 800e6ba:	687a      	ldr	r2, [r7, #4]
 800e6bc:	215e      	movs	r1, #94	@ 0x5e
 800e6be:	5a52      	ldrh	r2, [r2, r1]
 800e6c0:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e6c2:	0001      	movs	r1, r0
 800e6c4:	187b      	adds	r3, r7, r1
 800e6c6:	881b      	ldrh	r3, [r3, #0]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d044      	beq.n	800e756 <UART_RxISR_8BIT_FIFOEN+0x31e>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2268      	movs	r2, #104	@ 0x68
 800e6d0:	5a9b      	ldrh	r3, [r3, r2]
 800e6d2:	187a      	adds	r2, r7, r1
 800e6d4:	8812      	ldrh	r2, [r2, #0]
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d23d      	bcs.n	800e756 <UART_RxISR_8BIT_FIFOEN+0x31e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e6da:	f3ef 8310 	mrs	r3, PRIMASK
 800e6de:	60bb      	str	r3, [r7, #8]
  return(result);
 800e6e0:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e6e2:	657b      	str	r3, [r7, #84]	@ 0x54
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	f383 8810 	msr	PRIMASK, r3
}
 800e6ee:	46c0      	nop			@ (mov r8, r8)
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	689a      	ldr	r2, [r3, #8]
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	491d      	ldr	r1, [pc, #116]	@ (800e770 <UART_RxISR_8BIT_FIFOEN+0x338>)
 800e6fc:	400a      	ands	r2, r1
 800e6fe:	609a      	str	r2, [r3, #8]
 800e700:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e702:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e704:	693b      	ldr	r3, [r7, #16]
 800e706:	f383 8810 	msr	PRIMASK, r3
}
 800e70a:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	4a19      	ldr	r2, [pc, #100]	@ (800e774 <UART_RxISR_8BIT_FIFOEN+0x33c>)
 800e710:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e712:	f3ef 8310 	mrs	r3, PRIMASK
 800e716:	617b      	str	r3, [r7, #20]
  return(result);
 800e718:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e71a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e71c:	2301      	movs	r3, #1
 800e71e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e720:	69bb      	ldr	r3, [r7, #24]
 800e722:	f383 8810 	msr	PRIMASK, r3
}
 800e726:	46c0      	nop			@ (mov r8, r8)
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	681a      	ldr	r2, [r3, #0]
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	2120      	movs	r1, #32
 800e734:	430a      	orrs	r2, r1
 800e736:	601a      	str	r2, [r3, #0]
 800e738:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e73a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e73c:	69fb      	ldr	r3, [r7, #28]
 800e73e:	f383 8810 	msr	PRIMASK, r3
}
 800e742:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e744:	e007      	b.n	800e756 <UART_RxISR_8BIT_FIFOEN+0x31e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	699a      	ldr	r2, [r3, #24]
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	2108      	movs	r1, #8
 800e752:	430a      	orrs	r2, r1
 800e754:	619a      	str	r2, [r3, #24]
}
 800e756:	46c0      	nop			@ (mov r8, r8)
 800e758:	46bd      	mov	sp, r7
 800e75a:	b020      	add	sp, #128	@ 0x80
 800e75c:	bd80      	pop	{r7, pc}
 800e75e:	46c0      	nop			@ (mov r8, r8)
 800e760:	fffffeff 	.word	0xfffffeff
 800e764:	effffffe 	.word	0xeffffffe
 800e768:	40008000 	.word	0x40008000
 800e76c:	fbffffff 	.word	0xfbffffff
 800e770:	efffffff 	.word	0xefffffff
 800e774:	0800e0b1 	.word	0x0800e0b1

0800e778 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b0a2      	sub	sp, #136	@ 0x88
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e780:	2382      	movs	r3, #130	@ 0x82
 800e782:	18fb      	adds	r3, r7, r3
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	2160      	movs	r1, #96	@ 0x60
 800e788:	5a52      	ldrh	r2, [r2, r1]
 800e78a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	69db      	ldr	r3, [r3, #28]
 800e792:	2284      	movs	r2, #132	@ 0x84
 800e794:	18ba      	adds	r2, r7, r2
 800e796:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	689b      	ldr	r3, [r3, #8]
 800e7a6:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	228c      	movs	r2, #140	@ 0x8c
 800e7ac:	589b      	ldr	r3, [r3, r2]
 800e7ae:	2b22      	cmp	r3, #34	@ 0x22
 800e7b0:	d000      	beq.n	800e7b4 <UART_RxISR_16BIT_FIFOEN+0x3c>
 800e7b2:	e174      	b.n	800ea9e <UART_RxISR_16BIT_FIFOEN+0x326>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e7b4:	2376      	movs	r3, #118	@ 0x76
 800e7b6:	18fb      	adds	r3, r7, r3
 800e7b8:	687a      	ldr	r2, [r7, #4]
 800e7ba:	2168      	movs	r1, #104	@ 0x68
 800e7bc:	5a52      	ldrh	r2, [r2, r1]
 800e7be:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e7c0:	e119      	b.n	800e9f6 <UART_RxISR_16BIT_FIFOEN+0x27e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e7c8:	2174      	movs	r1, #116	@ 0x74
 800e7ca:	187b      	adds	r3, r7, r1
 800e7cc:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7d2:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 800e7d4:	187b      	adds	r3, r7, r1
 800e7d6:	2282      	movs	r2, #130	@ 0x82
 800e7d8:	18ba      	adds	r2, r7, r2
 800e7da:	881b      	ldrh	r3, [r3, #0]
 800e7dc:	8812      	ldrh	r2, [r2, #0]
 800e7de:	4013      	ands	r3, r2
 800e7e0:	b29a      	uxth	r2, r3
 800e7e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e7e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7ea:	1c9a      	adds	r2, r3, #2
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	225e      	movs	r2, #94	@ 0x5e
 800e7f4:	5a9b      	ldrh	r3, [r3, r2]
 800e7f6:	b29b      	uxth	r3, r3
 800e7f8:	3b01      	subs	r3, #1
 800e7fa:	b299      	uxth	r1, r3
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	225e      	movs	r2, #94	@ 0x5e
 800e800:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	69db      	ldr	r3, [r3, #28]
 800e808:	2184      	movs	r1, #132	@ 0x84
 800e80a:	187a      	adds	r2, r7, r1
 800e80c:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e80e:	187b      	adds	r3, r7, r1
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	2207      	movs	r2, #7
 800e814:	4013      	ands	r3, r2
 800e816:	d04e      	beq.n	800e8b6 <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e818:	187b      	adds	r3, r7, r1
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	2201      	movs	r2, #1
 800e81e:	4013      	ands	r3, r2
 800e820:	d010      	beq.n	800e844 <UART_RxISR_16BIT_FIFOEN+0xcc>
 800e822:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e824:	2380      	movs	r3, #128	@ 0x80
 800e826:	005b      	lsls	r3, r3, #1
 800e828:	4013      	ands	r3, r2
 800e82a:	d00b      	beq.n	800e844 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	2201      	movs	r2, #1
 800e832:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	2290      	movs	r2, #144	@ 0x90
 800e838:	589b      	ldr	r3, [r3, r2]
 800e83a:	2201      	movs	r2, #1
 800e83c:	431a      	orrs	r2, r3
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	2190      	movs	r1, #144	@ 0x90
 800e842:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e844:	2384      	movs	r3, #132	@ 0x84
 800e846:	18fb      	adds	r3, r7, r3
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	2202      	movs	r2, #2
 800e84c:	4013      	ands	r3, r2
 800e84e:	d00f      	beq.n	800e870 <UART_RxISR_16BIT_FIFOEN+0xf8>
 800e850:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e852:	2201      	movs	r2, #1
 800e854:	4013      	ands	r3, r2
 800e856:	d00b      	beq.n	800e870 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	2202      	movs	r2, #2
 800e85e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	2290      	movs	r2, #144	@ 0x90
 800e864:	589b      	ldr	r3, [r3, r2]
 800e866:	2204      	movs	r2, #4
 800e868:	431a      	orrs	r2, r3
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	2190      	movs	r1, #144	@ 0x90
 800e86e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e870:	2384      	movs	r3, #132	@ 0x84
 800e872:	18fb      	adds	r3, r7, r3
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	2204      	movs	r2, #4
 800e878:	4013      	ands	r3, r2
 800e87a:	d00f      	beq.n	800e89c <UART_RxISR_16BIT_FIFOEN+0x124>
 800e87c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e87e:	2201      	movs	r2, #1
 800e880:	4013      	ands	r3, r2
 800e882:	d00b      	beq.n	800e89c <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	2204      	movs	r2, #4
 800e88a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	2290      	movs	r2, #144	@ 0x90
 800e890:	589b      	ldr	r3, [r3, r2]
 800e892:	2202      	movs	r2, #2
 800e894:	431a      	orrs	r2, r3
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	2190      	movs	r1, #144	@ 0x90
 800e89a:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2290      	movs	r2, #144	@ 0x90
 800e8a0:	589b      	ldr	r3, [r3, r2]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d007      	beq.n	800e8b6 <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	0018      	movs	r0, r3
 800e8aa:	f7fe fbeb 	bl	800d084 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2290      	movs	r2, #144	@ 0x90
 800e8b2:	2100      	movs	r1, #0
 800e8b4:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	225e      	movs	r2, #94	@ 0x5e
 800e8ba:	5a9b      	ldrh	r3, [r3, r2]
 800e8bc:	b29b      	uxth	r3, r3
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d000      	beq.n	800e8c4 <UART_RxISR_16BIT_FIFOEN+0x14c>
 800e8c2:	e098      	b.n	800e9f6 <UART_RxISR_16BIT_FIFOEN+0x27e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8c4:	f3ef 8310 	mrs	r3, PRIMASK
 800e8c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800e8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e8cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e8ce:	2301      	movs	r3, #1
 800e8d0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e8d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e8d4:	f383 8810 	msr	PRIMASK, r3
}
 800e8d8:	46c0      	nop			@ (mov r8, r8)
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	681a      	ldr	r2, [r3, #0]
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	4974      	ldr	r1, [pc, #464]	@ (800eab8 <UART_RxISR_16BIT_FIFOEN+0x340>)
 800e8e6:	400a      	ands	r2, r1
 800e8e8:	601a      	str	r2, [r3, #0]
 800e8ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e8ec:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e8ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e8f0:	f383 8810 	msr	PRIMASK, r3
}
 800e8f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8f6:	f3ef 8310 	mrs	r3, PRIMASK
 800e8fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800e8fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e8fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e900:	2301      	movs	r3, #1
 800e902:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e906:	f383 8810 	msr	PRIMASK, r3
}
 800e90a:	46c0      	nop			@ (mov r8, r8)
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	689a      	ldr	r2, [r3, #8]
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	4969      	ldr	r1, [pc, #420]	@ (800eabc <UART_RxISR_16BIT_FIFOEN+0x344>)
 800e918:	400a      	ands	r2, r1
 800e91a:	609a      	str	r2, [r3, #8]
 800e91c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e91e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e920:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e922:	f383 8810 	msr	PRIMASK, r3
}
 800e926:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	228c      	movs	r2, #140	@ 0x8c
 800e92c:	2120      	movs	r1, #32
 800e92e:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	2200      	movs	r2, #0
 800e934:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	2200      	movs	r2, #0
 800e93a:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4a5f      	ldr	r2, [pc, #380]	@ (800eac0 <UART_RxISR_16BIT_FIFOEN+0x348>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d01f      	beq.n	800e986 <UART_RxISR_16BIT_FIFOEN+0x20e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	685a      	ldr	r2, [r3, #4]
 800e94c:	2380      	movs	r3, #128	@ 0x80
 800e94e:	041b      	lsls	r3, r3, #16
 800e950:	4013      	ands	r3, r2
 800e952:	d018      	beq.n	800e986 <UART_RxISR_16BIT_FIFOEN+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e954:	f3ef 8310 	mrs	r3, PRIMASK
 800e958:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800e95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e95c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e95e:	2301      	movs	r3, #1
 800e960:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e964:	f383 8810 	msr	PRIMASK, r3
}
 800e968:	46c0      	nop			@ (mov r8, r8)
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	681a      	ldr	r2, [r3, #0]
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	4953      	ldr	r1, [pc, #332]	@ (800eac4 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 800e976:	400a      	ands	r2, r1
 800e978:	601a      	str	r2, [r3, #0]
 800e97a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e97c:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e980:	f383 8810 	msr	PRIMASK, r3
}
 800e984:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e98a:	2b01      	cmp	r3, #1
 800e98c:	d12f      	bne.n	800e9ee <UART_RxISR_16BIT_FIFOEN+0x276>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	2200      	movs	r2, #0
 800e992:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e994:	f3ef 8310 	mrs	r3, PRIMASK
 800e998:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800e99a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e99c:	663b      	str	r3, [r7, #96]	@ 0x60
 800e99e:	2301      	movs	r3, #1
 800e9a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9a4:	f383 8810 	msr	PRIMASK, r3
}
 800e9a8:	46c0      	nop			@ (mov r8, r8)
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	681a      	ldr	r2, [r3, #0]
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	2110      	movs	r1, #16
 800e9b6:	438a      	bics	r2, r1
 800e9b8:	601a      	str	r2, [r3, #0]
 800e9ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e9bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e9be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9c0:	f383 8810 	msr	PRIMASK, r3
}
 800e9c4:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	69db      	ldr	r3, [r3, #28]
 800e9cc:	2210      	movs	r2, #16
 800e9ce:	4013      	ands	r3, r2
 800e9d0:	2b10      	cmp	r3, #16
 800e9d2:	d103      	bne.n	800e9dc <UART_RxISR_16BIT_FIFOEN+0x264>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	2210      	movs	r2, #16
 800e9da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	225c      	movs	r2, #92	@ 0x5c
 800e9e0:	5a9a      	ldrh	r2, [r3, r2]
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	0011      	movs	r1, r2
 800e9e6:	0018      	movs	r0, r3
 800e9e8:	f7fe fb54 	bl	800d094 <HAL_UARTEx_RxEventCallback>
 800e9ec:	e003      	b.n	800e9f6 <UART_RxISR_16BIT_FIFOEN+0x27e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	0018      	movs	r0, r3
 800e9f2:	f7f5 ff79 	bl	80048e8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e9f6:	2376      	movs	r3, #118	@ 0x76
 800e9f8:	18fb      	adds	r3, r7, r3
 800e9fa:	881b      	ldrh	r3, [r3, #0]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d006      	beq.n	800ea0e <UART_RxISR_16BIT_FIFOEN+0x296>
 800ea00:	2384      	movs	r3, #132	@ 0x84
 800ea02:	18fb      	adds	r3, r7, r3
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	2220      	movs	r2, #32
 800ea08:	4013      	ands	r3, r2
 800ea0a:	d000      	beq.n	800ea0e <UART_RxISR_16BIT_FIFOEN+0x296>
 800ea0c:	e6d9      	b.n	800e7c2 <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ea0e:	205e      	movs	r0, #94	@ 0x5e
 800ea10:	183b      	adds	r3, r7, r0
 800ea12:	687a      	ldr	r2, [r7, #4]
 800ea14:	215e      	movs	r1, #94	@ 0x5e
 800ea16:	5a52      	ldrh	r2, [r2, r1]
 800ea18:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ea1a:	0001      	movs	r1, r0
 800ea1c:	187b      	adds	r3, r7, r1
 800ea1e:	881b      	ldrh	r3, [r3, #0]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d044      	beq.n	800eaae <UART_RxISR_16BIT_FIFOEN+0x336>
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	2268      	movs	r2, #104	@ 0x68
 800ea28:	5a9b      	ldrh	r3, [r3, r2]
 800ea2a:	187a      	adds	r2, r7, r1
 800ea2c:	8812      	ldrh	r2, [r2, #0]
 800ea2e:	429a      	cmp	r2, r3
 800ea30:	d23d      	bcs.n	800eaae <UART_RxISR_16BIT_FIFOEN+0x336>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea32:	f3ef 8310 	mrs	r3, PRIMASK
 800ea36:	60fb      	str	r3, [r7, #12]
  return(result);
 800ea38:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ea3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ea3c:	2301      	movs	r3, #1
 800ea3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ea40:	693b      	ldr	r3, [r7, #16]
 800ea42:	f383 8810 	msr	PRIMASK, r3
}
 800ea46:	46c0      	nop			@ (mov r8, r8)
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	689a      	ldr	r2, [r3, #8]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	491d      	ldr	r1, [pc, #116]	@ (800eac8 <UART_RxISR_16BIT_FIFOEN+0x350>)
 800ea54:	400a      	ands	r2, r1
 800ea56:	609a      	str	r2, [r3, #8]
 800ea58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ea5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	f383 8810 	msr	PRIMASK, r3
}
 800ea62:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	4a19      	ldr	r2, [pc, #100]	@ (800eacc <UART_RxISR_16BIT_FIFOEN+0x354>)
 800ea68:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea6a:	f3ef 8310 	mrs	r3, PRIMASK
 800ea6e:	61bb      	str	r3, [r7, #24]
  return(result);
 800ea70:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ea72:	657b      	str	r3, [r7, #84]	@ 0x54
 800ea74:	2301      	movs	r3, #1
 800ea76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ea78:	69fb      	ldr	r3, [r7, #28]
 800ea7a:	f383 8810 	msr	PRIMASK, r3
}
 800ea7e:	46c0      	nop			@ (mov r8, r8)
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	681a      	ldr	r2, [r3, #0]
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	2120      	movs	r1, #32
 800ea8c:	430a      	orrs	r2, r1
 800ea8e:	601a      	str	r2, [r3, #0]
 800ea90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea92:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ea94:	6a3b      	ldr	r3, [r7, #32]
 800ea96:	f383 8810 	msr	PRIMASK, r3
}
 800ea9a:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ea9c:	e007      	b.n	800eaae <UART_RxISR_16BIT_FIFOEN+0x336>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	699a      	ldr	r2, [r3, #24]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	2108      	movs	r1, #8
 800eaaa:	430a      	orrs	r2, r1
 800eaac:	619a      	str	r2, [r3, #24]
}
 800eaae:	46c0      	nop			@ (mov r8, r8)
 800eab0:	46bd      	mov	sp, r7
 800eab2:	b022      	add	sp, #136	@ 0x88
 800eab4:	bd80      	pop	{r7, pc}
 800eab6:	46c0      	nop			@ (mov r8, r8)
 800eab8:	fffffeff 	.word	0xfffffeff
 800eabc:	effffffe 	.word	0xeffffffe
 800eac0:	40008000 	.word	0x40008000
 800eac4:	fbffffff 	.word	0xfbffffff
 800eac8:	efffffff 	.word	0xefffffff
 800eacc:	0800e275 	.word	0x0800e275

0800ead0 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b086      	sub	sp, #24
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	60f8      	str	r0, [r7, #12]
 800ead8:	60b9      	str	r1, [r7, #8]
 800eada:	607a      	str	r2, [r7, #4]
 800eadc:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d101      	bne.n	800eae8 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800eae4:	2301      	movs	r3, #1
 800eae6:	e05d      	b.n	800eba4 <HAL_RS485Ex_Init+0xd4>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	2288      	movs	r2, #136	@ 0x88
 800eaec:	589b      	ldr	r3, [r3, r2]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d107      	bne.n	800eb02 <HAL_RS485Ex_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	2284      	movs	r2, #132	@ 0x84
 800eaf6:	2100      	movs	r1, #0
 800eaf8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	0018      	movs	r0, r3
 800eafe:	f7f8 fd77 	bl	80075f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2288      	movs	r2, #136	@ 0x88
 800eb06:	2124      	movs	r1, #36	@ 0x24
 800eb08:	5099      	str	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	681a      	ldr	r2, [r3, #0]
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	2101      	movs	r1, #1
 800eb16:	438a      	bics	r2, r1
 800eb18:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d003      	beq.n	800eb2a <HAL_RS485Ex_Init+0x5a>
  {
    UART_AdvFeatureConfig(huart);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	0018      	movs	r0, r3
 800eb26:	f7fe fd7f 	bl	800d628 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	0018      	movs	r0, r3
 800eb2e:	f7fe fabd 	bl	800d0ac <UART_SetConfig>
 800eb32:	0003      	movs	r3, r0
 800eb34:	2b01      	cmp	r3, #1
 800eb36:	d101      	bne.n	800eb3c <HAL_RS485Ex_Init+0x6c>
  {
    return HAL_ERROR;
 800eb38:	2301      	movs	r3, #1
 800eb3a:	e033      	b.n	800eba4 <HAL_RS485Ex_Init+0xd4>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	689a      	ldr	r2, [r3, #8]
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	2180      	movs	r1, #128	@ 0x80
 800eb48:	01c9      	lsls	r1, r1, #7
 800eb4a:	430a      	orrs	r2, r1
 800eb4c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	689b      	ldr	r3, [r3, #8]
 800eb54:	4a15      	ldr	r2, [pc, #84]	@ (800ebac <HAL_RS485Ex_Init+0xdc>)
 800eb56:	4013      	ands	r3, r2
 800eb58:	0019      	movs	r1, r3
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	68ba      	ldr	r2, [r7, #8]
 800eb60:	430a      	orrs	r2, r1
 800eb62:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	055b      	lsls	r3, r3, #21
 800eb68:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	041b      	lsls	r3, r3, #16
 800eb6e:	697a      	ldr	r2, [r7, #20]
 800eb70:	4313      	orrs	r3, r2
 800eb72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	4a0d      	ldr	r2, [pc, #52]	@ (800ebb0 <HAL_RS485Ex_Init+0xe0>)
 800eb7c:	4013      	ands	r3, r2
 800eb7e:	0019      	movs	r1, r3
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	697a      	ldr	r2, [r7, #20]
 800eb86:	430a      	orrs	r2, r1
 800eb88:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	681a      	ldr	r2, [r3, #0]
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	2101      	movs	r1, #1
 800eb96:	430a      	orrs	r2, r1
 800eb98:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	0018      	movs	r0, r3
 800eb9e:	f7fe fdf7 	bl	800d790 <UART_CheckIdleState>
 800eba2:	0003      	movs	r3, r0
}
 800eba4:	0018      	movs	r0, r3
 800eba6:	46bd      	mov	sp, r7
 800eba8:	b006      	add	sp, #24
 800ebaa:	bd80      	pop	{r7, pc}
 800ebac:	ffff7fff 	.word	0xffff7fff
 800ebb0:	fc00ffff 	.word	0xfc00ffff

0800ebb4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b082      	sub	sp, #8
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ebbc:	46c0      	nop			@ (mov r8, r8)
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	b002      	add	sp, #8
 800ebc2:	bd80      	pop	{r7, pc}

0800ebc4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b082      	sub	sp, #8
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ebcc:	46c0      	nop			@ (mov r8, r8)
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	b002      	add	sp, #8
 800ebd2:	bd80      	pop	{r7, pc}

0800ebd4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b082      	sub	sp, #8
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ebdc:	46c0      	nop			@ (mov r8, r8)
 800ebde:	46bd      	mov	sp, r7
 800ebe0:	b002      	add	sp, #8
 800ebe2:	bd80      	pop	{r7, pc}

0800ebe4 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b084      	sub	sp, #16
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	2284      	movs	r2, #132	@ 0x84
 800ebf0:	5c9b      	ldrb	r3, [r3, r2]
 800ebf2:	2b01      	cmp	r3, #1
 800ebf4:	d101      	bne.n	800ebfa <HAL_UARTEx_EnableFifoMode+0x16>
 800ebf6:	2302      	movs	r3, #2
 800ebf8:	e02d      	b.n	800ec56 <HAL_UARTEx_EnableFifoMode+0x72>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2284      	movs	r2, #132	@ 0x84
 800ebfe:	2101      	movs	r1, #1
 800ec00:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	2288      	movs	r2, #136	@ 0x88
 800ec06:	2124      	movs	r1, #36	@ 0x24
 800ec08:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	681a      	ldr	r2, [r3, #0]
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	2101      	movs	r1, #1
 800ec1e:	438a      	bics	r2, r1
 800ec20:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	2280      	movs	r2, #128	@ 0x80
 800ec26:	0592      	lsls	r2, r2, #22
 800ec28:	4313      	orrs	r3, r2
 800ec2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2280      	movs	r2, #128	@ 0x80
 800ec30:	0592      	lsls	r2, r2, #22
 800ec32:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	68fa      	ldr	r2, [r7, #12]
 800ec3a:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	0018      	movs	r0, r3
 800ec40:	f000 f8ca 	bl	800edd8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2288      	movs	r2, #136	@ 0x88
 800ec48:	2120      	movs	r1, #32
 800ec4a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2284      	movs	r2, #132	@ 0x84
 800ec50:	2100      	movs	r1, #0
 800ec52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ec54:	2300      	movs	r3, #0
}
 800ec56:	0018      	movs	r0, r3
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	b004      	add	sp, #16
 800ec5c:	bd80      	pop	{r7, pc}
	...

0800ec60 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ec60:	b580      	push	{r7, lr}
 800ec62:	b084      	sub	sp, #16
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2284      	movs	r2, #132	@ 0x84
 800ec6c:	5c9b      	ldrb	r3, [r3, r2]
 800ec6e:	2b01      	cmp	r3, #1
 800ec70:	d101      	bne.n	800ec76 <HAL_UARTEx_DisableFifoMode+0x16>
 800ec72:	2302      	movs	r3, #2
 800ec74:	e027      	b.n	800ecc6 <HAL_UARTEx_DisableFifoMode+0x66>
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2284      	movs	r2, #132	@ 0x84
 800ec7a:	2101      	movs	r1, #1
 800ec7c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	2288      	movs	r2, #136	@ 0x88
 800ec82:	2124      	movs	r1, #36	@ 0x24
 800ec84:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	681a      	ldr	r2, [r3, #0]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	2101      	movs	r1, #1
 800ec9a:	438a      	bics	r2, r1
 800ec9c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	4a0b      	ldr	r2, [pc, #44]	@ (800ecd0 <HAL_UARTEx_DisableFifoMode+0x70>)
 800eca2:	4013      	ands	r3, r2
 800eca4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	2200      	movs	r2, #0
 800ecaa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	68fa      	ldr	r2, [r7, #12]
 800ecb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2288      	movs	r2, #136	@ 0x88
 800ecb8:	2120      	movs	r1, #32
 800ecba:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	2284      	movs	r2, #132	@ 0x84
 800ecc0:	2100      	movs	r1, #0
 800ecc2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ecc4:	2300      	movs	r3, #0
}
 800ecc6:	0018      	movs	r0, r3
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	b004      	add	sp, #16
 800eccc:	bd80      	pop	{r7, pc}
 800ecce:	46c0      	nop			@ (mov r8, r8)
 800ecd0:	dfffffff 	.word	0xdfffffff

0800ecd4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b084      	sub	sp, #16
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
 800ecdc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2284      	movs	r2, #132	@ 0x84
 800ece2:	5c9b      	ldrb	r3, [r3, r2]
 800ece4:	2b01      	cmp	r3, #1
 800ece6:	d101      	bne.n	800ecec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ece8:	2302      	movs	r3, #2
 800ecea:	e02e      	b.n	800ed4a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	2284      	movs	r2, #132	@ 0x84
 800ecf0:	2101      	movs	r1, #1
 800ecf2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	2288      	movs	r2, #136	@ 0x88
 800ecf8:	2124      	movs	r1, #36	@ 0x24
 800ecfa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	681a      	ldr	r2, [r3, #0]
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	2101      	movs	r1, #1
 800ed10:	438a      	bics	r2, r1
 800ed12:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	689b      	ldr	r3, [r3, #8]
 800ed1a:	00db      	lsls	r3, r3, #3
 800ed1c:	08d9      	lsrs	r1, r3, #3
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	683a      	ldr	r2, [r7, #0]
 800ed24:	430a      	orrs	r2, r1
 800ed26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	0018      	movs	r0, r3
 800ed2c:	f000 f854 	bl	800edd8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	68fa      	ldr	r2, [r7, #12]
 800ed36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2288      	movs	r2, #136	@ 0x88
 800ed3c:	2120      	movs	r1, #32
 800ed3e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2284      	movs	r2, #132	@ 0x84
 800ed44:	2100      	movs	r1, #0
 800ed46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ed48:	2300      	movs	r3, #0
}
 800ed4a:	0018      	movs	r0, r3
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	b004      	add	sp, #16
 800ed50:	bd80      	pop	{r7, pc}
	...

0800ed54 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
 800ed5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	2284      	movs	r2, #132	@ 0x84
 800ed62:	5c9b      	ldrb	r3, [r3, r2]
 800ed64:	2b01      	cmp	r3, #1
 800ed66:	d101      	bne.n	800ed6c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ed68:	2302      	movs	r3, #2
 800ed6a:	e02f      	b.n	800edcc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2284      	movs	r2, #132	@ 0x84
 800ed70:	2101      	movs	r1, #1
 800ed72:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	2288      	movs	r2, #136	@ 0x88
 800ed78:	2124      	movs	r1, #36	@ 0x24
 800ed7a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	681a      	ldr	r2, [r3, #0]
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	2101      	movs	r1, #1
 800ed90:	438a      	bics	r2, r1
 800ed92:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	689b      	ldr	r3, [r3, #8]
 800ed9a:	4a0e      	ldr	r2, [pc, #56]	@ (800edd4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800ed9c:	4013      	ands	r3, r2
 800ed9e:	0019      	movs	r1, r3
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	683a      	ldr	r2, [r7, #0]
 800eda6:	430a      	orrs	r2, r1
 800eda8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	0018      	movs	r0, r3
 800edae:	f000 f813 	bl	800edd8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	68fa      	ldr	r2, [r7, #12]
 800edb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	2288      	movs	r2, #136	@ 0x88
 800edbe:	2120      	movs	r1, #32
 800edc0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	2284      	movs	r2, #132	@ 0x84
 800edc6:	2100      	movs	r1, #0
 800edc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800edca:	2300      	movs	r3, #0
}
 800edcc:	0018      	movs	r0, r3
 800edce:	46bd      	mov	sp, r7
 800edd0:	b004      	add	sp, #16
 800edd2:	bd80      	pop	{r7, pc}
 800edd4:	f1ffffff 	.word	0xf1ffffff

0800edd8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800edd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800edda:	b085      	sub	sp, #20
 800eddc:	af00      	add	r7, sp, #0
 800edde:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d108      	bne.n	800edfa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	226a      	movs	r2, #106	@ 0x6a
 800edec:	2101      	movs	r1, #1
 800edee:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	2268      	movs	r2, #104	@ 0x68
 800edf4:	2101      	movs	r1, #1
 800edf6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800edf8:	e043      	b.n	800ee82 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800edfa:	260f      	movs	r6, #15
 800edfc:	19bb      	adds	r3, r7, r6
 800edfe:	2208      	movs	r2, #8
 800ee00:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ee02:	200e      	movs	r0, #14
 800ee04:	183b      	adds	r3, r7, r0
 800ee06:	2208      	movs	r2, #8
 800ee08:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	689b      	ldr	r3, [r3, #8]
 800ee10:	0e5b      	lsrs	r3, r3, #25
 800ee12:	b2da      	uxtb	r2, r3
 800ee14:	240d      	movs	r4, #13
 800ee16:	193b      	adds	r3, r7, r4
 800ee18:	2107      	movs	r1, #7
 800ee1a:	400a      	ands	r2, r1
 800ee1c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	689b      	ldr	r3, [r3, #8]
 800ee24:	0f5b      	lsrs	r3, r3, #29
 800ee26:	b2da      	uxtb	r2, r3
 800ee28:	250c      	movs	r5, #12
 800ee2a:	197b      	adds	r3, r7, r5
 800ee2c:	2107      	movs	r1, #7
 800ee2e:	400a      	ands	r2, r1
 800ee30:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ee32:	183b      	adds	r3, r7, r0
 800ee34:	781b      	ldrb	r3, [r3, #0]
 800ee36:	197a      	adds	r2, r7, r5
 800ee38:	7812      	ldrb	r2, [r2, #0]
 800ee3a:	4914      	ldr	r1, [pc, #80]	@ (800ee8c <UARTEx_SetNbDataToProcess+0xb4>)
 800ee3c:	5c8a      	ldrb	r2, [r1, r2]
 800ee3e:	435a      	muls	r2, r3
 800ee40:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800ee42:	197b      	adds	r3, r7, r5
 800ee44:	781b      	ldrb	r3, [r3, #0]
 800ee46:	4a12      	ldr	r2, [pc, #72]	@ (800ee90 <UARTEx_SetNbDataToProcess+0xb8>)
 800ee48:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ee4a:	0019      	movs	r1, r3
 800ee4c:	f7f1 fa02 	bl	8000254 <__divsi3>
 800ee50:	0003      	movs	r3, r0
 800ee52:	b299      	uxth	r1, r3
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	226a      	movs	r2, #106	@ 0x6a
 800ee58:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ee5a:	19bb      	adds	r3, r7, r6
 800ee5c:	781b      	ldrb	r3, [r3, #0]
 800ee5e:	193a      	adds	r2, r7, r4
 800ee60:	7812      	ldrb	r2, [r2, #0]
 800ee62:	490a      	ldr	r1, [pc, #40]	@ (800ee8c <UARTEx_SetNbDataToProcess+0xb4>)
 800ee64:	5c8a      	ldrb	r2, [r1, r2]
 800ee66:	435a      	muls	r2, r3
 800ee68:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800ee6a:	193b      	adds	r3, r7, r4
 800ee6c:	781b      	ldrb	r3, [r3, #0]
 800ee6e:	4a08      	ldr	r2, [pc, #32]	@ (800ee90 <UARTEx_SetNbDataToProcess+0xb8>)
 800ee70:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ee72:	0019      	movs	r1, r3
 800ee74:	f7f1 f9ee 	bl	8000254 <__divsi3>
 800ee78:	0003      	movs	r3, r0
 800ee7a:	b299      	uxth	r1, r3
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2268      	movs	r2, #104	@ 0x68
 800ee80:	5299      	strh	r1, [r3, r2]
}
 800ee82:	46c0      	nop			@ (mov r8, r8)
 800ee84:	46bd      	mov	sp, r7
 800ee86:	b005      	add	sp, #20
 800ee88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee8a:	46c0      	nop			@ (mov r8, r8)
 800ee8c:	080172c8 	.word	0x080172c8
 800ee90:	080172d0 	.word	0x080172d0

0800ee94 <__NVIC_SetPriority>:
{
 800ee94:	b590      	push	{r4, r7, lr}
 800ee96:	b083      	sub	sp, #12
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	0002      	movs	r2, r0
 800ee9c:	6039      	str	r1, [r7, #0]
 800ee9e:	1dfb      	adds	r3, r7, #7
 800eea0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800eea2:	1dfb      	adds	r3, r7, #7
 800eea4:	781b      	ldrb	r3, [r3, #0]
 800eea6:	2b7f      	cmp	r3, #127	@ 0x7f
 800eea8:	d828      	bhi.n	800eefc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eeaa:	4a2f      	ldr	r2, [pc, #188]	@ (800ef68 <__NVIC_SetPriority+0xd4>)
 800eeac:	1dfb      	adds	r3, r7, #7
 800eeae:	781b      	ldrb	r3, [r3, #0]
 800eeb0:	b25b      	sxtb	r3, r3
 800eeb2:	089b      	lsrs	r3, r3, #2
 800eeb4:	33c0      	adds	r3, #192	@ 0xc0
 800eeb6:	009b      	lsls	r3, r3, #2
 800eeb8:	589b      	ldr	r3, [r3, r2]
 800eeba:	1dfa      	adds	r2, r7, #7
 800eebc:	7812      	ldrb	r2, [r2, #0]
 800eebe:	0011      	movs	r1, r2
 800eec0:	2203      	movs	r2, #3
 800eec2:	400a      	ands	r2, r1
 800eec4:	00d2      	lsls	r2, r2, #3
 800eec6:	21ff      	movs	r1, #255	@ 0xff
 800eec8:	4091      	lsls	r1, r2
 800eeca:	000a      	movs	r2, r1
 800eecc:	43d2      	mvns	r2, r2
 800eece:	401a      	ands	r2, r3
 800eed0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	019b      	lsls	r3, r3, #6
 800eed6:	22ff      	movs	r2, #255	@ 0xff
 800eed8:	401a      	ands	r2, r3
 800eeda:	1dfb      	adds	r3, r7, #7
 800eedc:	781b      	ldrb	r3, [r3, #0]
 800eede:	0018      	movs	r0, r3
 800eee0:	2303      	movs	r3, #3
 800eee2:	4003      	ands	r3, r0
 800eee4:	00db      	lsls	r3, r3, #3
 800eee6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eee8:	481f      	ldr	r0, [pc, #124]	@ (800ef68 <__NVIC_SetPriority+0xd4>)
 800eeea:	1dfb      	adds	r3, r7, #7
 800eeec:	781b      	ldrb	r3, [r3, #0]
 800eeee:	b25b      	sxtb	r3, r3
 800eef0:	089b      	lsrs	r3, r3, #2
 800eef2:	430a      	orrs	r2, r1
 800eef4:	33c0      	adds	r3, #192	@ 0xc0
 800eef6:	009b      	lsls	r3, r3, #2
 800eef8:	501a      	str	r2, [r3, r0]
}
 800eefa:	e031      	b.n	800ef60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eefc:	4a1b      	ldr	r2, [pc, #108]	@ (800ef6c <__NVIC_SetPriority+0xd8>)
 800eefe:	1dfb      	adds	r3, r7, #7
 800ef00:	781b      	ldrb	r3, [r3, #0]
 800ef02:	0019      	movs	r1, r3
 800ef04:	230f      	movs	r3, #15
 800ef06:	400b      	ands	r3, r1
 800ef08:	3b08      	subs	r3, #8
 800ef0a:	089b      	lsrs	r3, r3, #2
 800ef0c:	3306      	adds	r3, #6
 800ef0e:	009b      	lsls	r3, r3, #2
 800ef10:	18d3      	adds	r3, r2, r3
 800ef12:	3304      	adds	r3, #4
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	1dfa      	adds	r2, r7, #7
 800ef18:	7812      	ldrb	r2, [r2, #0]
 800ef1a:	0011      	movs	r1, r2
 800ef1c:	2203      	movs	r2, #3
 800ef1e:	400a      	ands	r2, r1
 800ef20:	00d2      	lsls	r2, r2, #3
 800ef22:	21ff      	movs	r1, #255	@ 0xff
 800ef24:	4091      	lsls	r1, r2
 800ef26:	000a      	movs	r2, r1
 800ef28:	43d2      	mvns	r2, r2
 800ef2a:	401a      	ands	r2, r3
 800ef2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	019b      	lsls	r3, r3, #6
 800ef32:	22ff      	movs	r2, #255	@ 0xff
 800ef34:	401a      	ands	r2, r3
 800ef36:	1dfb      	adds	r3, r7, #7
 800ef38:	781b      	ldrb	r3, [r3, #0]
 800ef3a:	0018      	movs	r0, r3
 800ef3c:	2303      	movs	r3, #3
 800ef3e:	4003      	ands	r3, r0
 800ef40:	00db      	lsls	r3, r3, #3
 800ef42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ef44:	4809      	ldr	r0, [pc, #36]	@ (800ef6c <__NVIC_SetPriority+0xd8>)
 800ef46:	1dfb      	adds	r3, r7, #7
 800ef48:	781b      	ldrb	r3, [r3, #0]
 800ef4a:	001c      	movs	r4, r3
 800ef4c:	230f      	movs	r3, #15
 800ef4e:	4023      	ands	r3, r4
 800ef50:	3b08      	subs	r3, #8
 800ef52:	089b      	lsrs	r3, r3, #2
 800ef54:	430a      	orrs	r2, r1
 800ef56:	3306      	adds	r3, #6
 800ef58:	009b      	lsls	r3, r3, #2
 800ef5a:	18c3      	adds	r3, r0, r3
 800ef5c:	3304      	adds	r3, #4
 800ef5e:	601a      	str	r2, [r3, #0]
}
 800ef60:	46c0      	nop			@ (mov r8, r8)
 800ef62:	46bd      	mov	sp, r7
 800ef64:	b003      	add	sp, #12
 800ef66:	bd90      	pop	{r4, r7, pc}
 800ef68:	e000e100 	.word	0xe000e100
 800ef6c:	e000ed00 	.word	0xe000ed00

0800ef70 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ef70:	b580      	push	{r7, lr}
 800ef72:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ef74:	4b05      	ldr	r3, [pc, #20]	@ (800ef8c <SysTick_Handler+0x1c>)
 800ef76:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ef78:	f001 fca8 	bl	80108cc <xTaskGetSchedulerState>
 800ef7c:	0003      	movs	r3, r0
 800ef7e:	2b01      	cmp	r3, #1
 800ef80:	d001      	beq.n	800ef86 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ef82:	f002 fae9 	bl	8011558 <xPortSysTickHandler>
  }
}
 800ef86:	46c0      	nop			@ (mov r8, r8)
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	bd80      	pop	{r7, pc}
 800ef8c:	e000e010 	.word	0xe000e010

0800ef90 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ef90:	b580      	push	{r7, lr}
 800ef92:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ef94:	2305      	movs	r3, #5
 800ef96:	425b      	negs	r3, r3
 800ef98:	2100      	movs	r1, #0
 800ef9a:	0018      	movs	r0, r3
 800ef9c:	f7ff ff7a 	bl	800ee94 <__NVIC_SetPriority>
#endif
}
 800efa0:	46c0      	nop			@ (mov r8, r8)
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}
	...

0800efa8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b082      	sub	sp, #8
 800efac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efae:	f3ef 8305 	mrs	r3, IPSR
 800efb2:	603b      	str	r3, [r7, #0]
  return(result);
 800efb4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d003      	beq.n	800efc2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800efba:	2306      	movs	r3, #6
 800efbc:	425b      	negs	r3, r3
 800efbe:	607b      	str	r3, [r7, #4]
 800efc0:	e00c      	b.n	800efdc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800efc2:	4b09      	ldr	r3, [pc, #36]	@ (800efe8 <osKernelInitialize+0x40>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d105      	bne.n	800efd6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800efca:	4b07      	ldr	r3, [pc, #28]	@ (800efe8 <osKernelInitialize+0x40>)
 800efcc:	2201      	movs	r2, #1
 800efce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800efd0:	2300      	movs	r3, #0
 800efd2:	607b      	str	r3, [r7, #4]
 800efd4:	e002      	b.n	800efdc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800efd6:	2301      	movs	r3, #1
 800efd8:	425b      	negs	r3, r3
 800efda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800efdc:	687b      	ldr	r3, [r7, #4]
}
 800efde:	0018      	movs	r0, r3
 800efe0:	46bd      	mov	sp, r7
 800efe2:	b002      	add	sp, #8
 800efe4:	bd80      	pop	{r7, pc}
 800efe6:	46c0      	nop			@ (mov r8, r8)
 800efe8:	200029b0 	.word	0x200029b0

0800efec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800efec:	b580      	push	{r7, lr}
 800efee:	b082      	sub	sp, #8
 800eff0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eff2:	f3ef 8305 	mrs	r3, IPSR
 800eff6:	603b      	str	r3, [r7, #0]
  return(result);
 800eff8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800effa:	2b00      	cmp	r3, #0
 800effc:	d003      	beq.n	800f006 <osKernelStart+0x1a>
    stat = osErrorISR;
 800effe:	2306      	movs	r3, #6
 800f000:	425b      	negs	r3, r3
 800f002:	607b      	str	r3, [r7, #4]
 800f004:	e010      	b.n	800f028 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f006:	4b0b      	ldr	r3, [pc, #44]	@ (800f034 <osKernelStart+0x48>)
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	2b01      	cmp	r3, #1
 800f00c:	d109      	bne.n	800f022 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f00e:	f7ff ffbf 	bl	800ef90 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f012:	4b08      	ldr	r3, [pc, #32]	@ (800f034 <osKernelStart+0x48>)
 800f014:	2202      	movs	r2, #2
 800f016:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f018:	f001 f864 	bl	80100e4 <vTaskStartScheduler>
      stat = osOK;
 800f01c:	2300      	movs	r3, #0
 800f01e:	607b      	str	r3, [r7, #4]
 800f020:	e002      	b.n	800f028 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f022:	2301      	movs	r3, #1
 800f024:	425b      	negs	r3, r3
 800f026:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f028:	687b      	ldr	r3, [r7, #4]
}
 800f02a:	0018      	movs	r0, r3
 800f02c:	46bd      	mov	sp, r7
 800f02e:	b002      	add	sp, #8
 800f030:	bd80      	pop	{r7, pc}
 800f032:	46c0      	nop			@ (mov r8, r8)
 800f034:	200029b0 	.word	0x200029b0

0800f038 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f038:	b5b0      	push	{r4, r5, r7, lr}
 800f03a:	b08e      	sub	sp, #56	@ 0x38
 800f03c:	af04      	add	r7, sp, #16
 800f03e:	60f8      	str	r0, [r7, #12]
 800f040:	60b9      	str	r1, [r7, #8]
 800f042:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f044:	2300      	movs	r3, #0
 800f046:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f048:	f3ef 8305 	mrs	r3, IPSR
 800f04c:	617b      	str	r3, [r7, #20]
  return(result);
 800f04e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f050:	2b00      	cmp	r3, #0
 800f052:	d000      	beq.n	800f056 <osThreadNew+0x1e>
 800f054:	e082      	b.n	800f15c <osThreadNew+0x124>
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d100      	bne.n	800f05e <osThreadNew+0x26>
 800f05c:	e07e      	b.n	800f15c <osThreadNew+0x124>
    stack = configMINIMAL_STACK_SIZE;
 800f05e:	2380      	movs	r3, #128	@ 0x80
 800f060:	005b      	lsls	r3, r3, #1
 800f062:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f064:	2318      	movs	r3, #24
 800f066:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f068:	2300      	movs	r3, #0
 800f06a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800f06c:	2301      	movs	r3, #1
 800f06e:	425b      	negs	r3, r3
 800f070:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d044      	beq.n	800f102 <osThreadNew+0xca>
      if (attr->name != NULL) {
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d002      	beq.n	800f086 <osThreadNew+0x4e>
        name = attr->name;
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	699b      	ldr	r3, [r3, #24]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d002      	beq.n	800f094 <osThreadNew+0x5c>
        prio = (UBaseType_t)attr->priority;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	699b      	ldr	r3, [r3, #24]
 800f092:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f094:	69fb      	ldr	r3, [r7, #28]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d007      	beq.n	800f0aa <osThreadNew+0x72>
 800f09a:	69fb      	ldr	r3, [r7, #28]
 800f09c:	2b38      	cmp	r3, #56	@ 0x38
 800f09e:	d804      	bhi.n	800f0aa <osThreadNew+0x72>
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	685b      	ldr	r3, [r3, #4]
 800f0a4:	2201      	movs	r2, #1
 800f0a6:	4013      	ands	r3, r2
 800f0a8:	d001      	beq.n	800f0ae <osThreadNew+0x76>
        return (NULL);
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	e057      	b.n	800f15e <osThreadNew+0x126>
      }

      if (attr->stack_size > 0U) {
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	695b      	ldr	r3, [r3, #20]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d003      	beq.n	800f0be <osThreadNew+0x86>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	695b      	ldr	r3, [r3, #20]
 800f0ba:	089b      	lsrs	r3, r3, #2
 800f0bc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	689b      	ldr	r3, [r3, #8]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d00e      	beq.n	800f0e4 <osThreadNew+0xac>
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	68db      	ldr	r3, [r3, #12]
 800f0ca:	2ba7      	cmp	r3, #167	@ 0xa7
 800f0cc:	d90a      	bls.n	800f0e4 <osThreadNew+0xac>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d006      	beq.n	800f0e4 <osThreadNew+0xac>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	695b      	ldr	r3, [r3, #20]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d002      	beq.n	800f0e4 <osThreadNew+0xac>
        mem = 1;
 800f0de:	2301      	movs	r3, #1
 800f0e0:	61bb      	str	r3, [r7, #24]
 800f0e2:	e010      	b.n	800f106 <osThreadNew+0xce>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	689b      	ldr	r3, [r3, #8]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d10c      	bne.n	800f106 <osThreadNew+0xce>
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	68db      	ldr	r3, [r3, #12]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d108      	bne.n	800f106 <osThreadNew+0xce>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	691b      	ldr	r3, [r3, #16]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d104      	bne.n	800f106 <osThreadNew+0xce>
          mem = 0;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	61bb      	str	r3, [r7, #24]
 800f100:	e001      	b.n	800f106 <osThreadNew+0xce>
        }
      }
    }
    else {
      mem = 0;
 800f102:	2300      	movs	r3, #0
 800f104:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f106:	69bb      	ldr	r3, [r7, #24]
 800f108:	2b01      	cmp	r3, #1
 800f10a:	d112      	bne.n	800f132 <osThreadNew+0xfa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f114:	68bd      	ldr	r5, [r7, #8]
 800f116:	6a3c      	ldr	r4, [r7, #32]
 800f118:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f11a:	68f8      	ldr	r0, [r7, #12]
 800f11c:	9302      	str	r3, [sp, #8]
 800f11e:	9201      	str	r2, [sp, #4]
 800f120:	69fb      	ldr	r3, [r7, #28]
 800f122:	9300      	str	r3, [sp, #0]
 800f124:	002b      	movs	r3, r5
 800f126:	0022      	movs	r2, r4
 800f128:	f000 fe19 	bl	800fd5e <xTaskCreateStatic>
 800f12c:	0003      	movs	r3, r0
 800f12e:	613b      	str	r3, [r7, #16]
 800f130:	e014      	b.n	800f15c <osThreadNew+0x124>
      #endif
    }
    else {
      if (mem == 0) {
 800f132:	69bb      	ldr	r3, [r7, #24]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d111      	bne.n	800f15c <osThreadNew+0x124>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f138:	6a3b      	ldr	r3, [r7, #32]
 800f13a:	b29a      	uxth	r2, r3
 800f13c:	68bc      	ldr	r4, [r7, #8]
 800f13e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f140:	68f8      	ldr	r0, [r7, #12]
 800f142:	2310      	movs	r3, #16
 800f144:	18fb      	adds	r3, r7, r3
 800f146:	9301      	str	r3, [sp, #4]
 800f148:	69fb      	ldr	r3, [r7, #28]
 800f14a:	9300      	str	r3, [sp, #0]
 800f14c:	0023      	movs	r3, r4
 800f14e:	f000 fe4d 	bl	800fdec <xTaskCreate>
 800f152:	0003      	movs	r3, r0
 800f154:	2b01      	cmp	r3, #1
 800f156:	d001      	beq.n	800f15c <osThreadNew+0x124>
            hTask = NULL;
 800f158:	2300      	movs	r3, #0
 800f15a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f15c:	693b      	ldr	r3, [r7, #16]
}
 800f15e:	0018      	movs	r0, r3
 800f160:	46bd      	mov	sp, r7
 800f162:	b00a      	add	sp, #40	@ 0x28
 800f164:	bdb0      	pop	{r4, r5, r7, pc}

0800f166 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f166:	b580      	push	{r7, lr}
 800f168:	b084      	sub	sp, #16
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f16e:	f3ef 8305 	mrs	r3, IPSR
 800f172:	60bb      	str	r3, [r7, #8]
  return(result);
 800f174:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f176:	2b00      	cmp	r3, #0
 800f178:	d003      	beq.n	800f182 <osDelay+0x1c>
    stat = osErrorISR;
 800f17a:	2306      	movs	r3, #6
 800f17c:	425b      	negs	r3, r3
 800f17e:	60fb      	str	r3, [r7, #12]
 800f180:	e008      	b.n	800f194 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800f182:	2300      	movs	r3, #0
 800f184:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d003      	beq.n	800f194 <osDelay+0x2e>
      vTaskDelay(ticks);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	0018      	movs	r0, r3
 800f190:	f000 ff82 	bl	8010098 <vTaskDelay>
    }
  }

  return (stat);
 800f194:	68fb      	ldr	r3, [r7, #12]
}
 800f196:	0018      	movs	r0, r3
 800f198:	46bd      	mov	sp, r7
 800f19a:	b004      	add	sp, #16
 800f19c:	bd80      	pop	{r7, pc}

0800f19e <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800f19e:	b580      	push	{r7, lr}
 800f1a0:	b084      	sub	sp, #16
 800f1a2:	af00      	add	r7, sp, #0
 800f1a4:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	0018      	movs	r0, r3
 800f1aa:	f002 f8c3 	bl	8011334 <pvTimerGetTimerID>
 800f1ae:	0003      	movs	r3, r0
 800f1b0:	60fb      	str	r3, [r7, #12]

  if (callb != NULL) {
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d005      	beq.n	800f1c4 <TimerCallback+0x26>
    callb->func (callb->arg);
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	681a      	ldr	r2, [r3, #0]
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	685b      	ldr	r3, [r3, #4]
 800f1c0:	0018      	movs	r0, r3
 800f1c2:	4790      	blx	r2
  }
}
 800f1c4:	46c0      	nop			@ (mov r8, r8)
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	b004      	add	sp, #16
 800f1ca:	bd80      	pop	{r7, pc}

0800f1cc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800f1cc:	b590      	push	{r4, r7, lr}
 800f1ce:	b08d      	sub	sp, #52	@ 0x34
 800f1d0:	af02      	add	r7, sp, #8
 800f1d2:	60f8      	str	r0, [r7, #12]
 800f1d4:	607a      	str	r2, [r7, #4]
 800f1d6:	603b      	str	r3, [r7, #0]
 800f1d8:	240b      	movs	r4, #11
 800f1da:	193b      	adds	r3, r7, r4
 800f1dc:	1c0a      	adds	r2, r1, #0
 800f1de:	701a      	strb	r2, [r3, #0]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1e4:	f3ef 8305 	mrs	r3, IPSR
 800f1e8:	613b      	str	r3, [r7, #16]
  return(result);
 800f1ea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d000      	beq.n	800f1f2 <osTimerNew+0x26>
 800f1f0:	e06b      	b.n	800f2ca <osTimerNew+0xfe>
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d100      	bne.n	800f1fa <osTimerNew+0x2e>
 800f1f8:	e067      	b.n	800f2ca <osTimerNew+0xfe>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800f1fa:	2008      	movs	r0, #8
 800f1fc:	f002 f9e8 	bl	80115d0 <pvPortMalloc>
 800f200:	0003      	movs	r3, r0
 800f202:	617b      	str	r3, [r7, #20]

    if (callb != NULL) {
 800f204:	697b      	ldr	r3, [r7, #20]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d05f      	beq.n	800f2ca <osTimerNew+0xfe>
      callb->func = func;
 800f20a:	697b      	ldr	r3, [r7, #20]
 800f20c:	68fa      	ldr	r2, [r7, #12]
 800f20e:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800f210:	697b      	ldr	r3, [r7, #20]
 800f212:	687a      	ldr	r2, [r7, #4]
 800f214:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800f216:	193b      	adds	r3, r7, r4
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d102      	bne.n	800f224 <osTimerNew+0x58>
        reload = pdFALSE;
 800f21e:	2300      	movs	r3, #0
 800f220:	61fb      	str	r3, [r7, #28]
 800f222:	e001      	b.n	800f228 <osTimerNew+0x5c>
      } else {
        reload = pdTRUE;
 800f224:	2301      	movs	r3, #1
 800f226:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800f228:	2301      	movs	r3, #1
 800f22a:	425b      	negs	r3, r3
 800f22c:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800f22e:	2300      	movs	r3, #0
 800f230:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800f232:	683b      	ldr	r3, [r7, #0]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d01c      	beq.n	800f272 <osTimerNew+0xa6>
        if (attr->name != NULL) {
 800f238:	683b      	ldr	r3, [r7, #0]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d002      	beq.n	800f246 <osTimerNew+0x7a>
          name = attr->name;
 800f240:	683b      	ldr	r3, [r7, #0]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	689b      	ldr	r3, [r3, #8]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d006      	beq.n	800f25c <osTimerNew+0x90>
 800f24e:	683b      	ldr	r3, [r7, #0]
 800f250:	68db      	ldr	r3, [r3, #12]
 800f252:	2b2b      	cmp	r3, #43	@ 0x2b
 800f254:	d902      	bls.n	800f25c <osTimerNew+0x90>
          mem = 1;
 800f256:	2301      	movs	r3, #1
 800f258:	61bb      	str	r3, [r7, #24]
 800f25a:	e00c      	b.n	800f276 <osTimerNew+0xaa>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	689b      	ldr	r3, [r3, #8]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d108      	bne.n	800f276 <osTimerNew+0xaa>
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	68db      	ldr	r3, [r3, #12]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d104      	bne.n	800f276 <osTimerNew+0xaa>
            mem = 0;
 800f26c:	2300      	movs	r3, #0
 800f26e:	61bb      	str	r3, [r7, #24]
 800f270:	e001      	b.n	800f276 <osTimerNew+0xaa>
          }
        }
      }
      else {
        mem = 0;
 800f272:	2300      	movs	r3, #0
 800f274:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800f276:	69bb      	ldr	r3, [r7, #24]
 800f278:	2b01      	cmp	r3, #1
 800f27a:	d10e      	bne.n	800f29a <osTimerNew+0xce>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	689b      	ldr	r3, [r3, #8]
 800f280:	6979      	ldr	r1, [r7, #20]
 800f282:	69fa      	ldr	r2, [r7, #28]
 800f284:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f286:	9301      	str	r3, [sp, #4]
 800f288:	4b12      	ldr	r3, [pc, #72]	@ (800f2d4 <osTimerNew+0x108>)
 800f28a:	9300      	str	r3, [sp, #0]
 800f28c:	000b      	movs	r3, r1
 800f28e:	2101      	movs	r1, #1
 800f290:	f001 fd0f 	bl	8010cb2 <xTimerCreateStatic>
 800f294:	0003      	movs	r3, r0
 800f296:	623b      	str	r3, [r7, #32]
 800f298:	e00d      	b.n	800f2b6 <osTimerNew+0xea>
        #endif
      }
      else {
        if (mem == 0) {
 800f29a:	69bb      	ldr	r3, [r7, #24]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d10a      	bne.n	800f2b6 <osTimerNew+0xea>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800f2a0:	6979      	ldr	r1, [r7, #20]
 800f2a2:	69fa      	ldr	r2, [r7, #28]
 800f2a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2a6:	4b0b      	ldr	r3, [pc, #44]	@ (800f2d4 <osTimerNew+0x108>)
 800f2a8:	9300      	str	r3, [sp, #0]
 800f2aa:	000b      	movs	r3, r1
 800f2ac:	2101      	movs	r1, #1
 800f2ae:	f001 fcdd 	bl	8010c6c <xTimerCreate>
 800f2b2:	0003      	movs	r3, r0
 800f2b4:	623b      	str	r3, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800f2b6:	6a3b      	ldr	r3, [r7, #32]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d106      	bne.n	800f2ca <osTimerNew+0xfe>
 800f2bc:	697b      	ldr	r3, [r7, #20]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d003      	beq.n	800f2ca <osTimerNew+0xfe>
        vPortFree (callb);
 800f2c2:	697b      	ldr	r3, [r7, #20]
 800f2c4:	0018      	movs	r0, r3
 800f2c6:	f002 fa33 	bl	8011730 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800f2ca:	6a3b      	ldr	r3, [r7, #32]
}
 800f2cc:	0018      	movs	r0, r3
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	b00b      	add	sp, #44	@ 0x2c
 800f2d2:	bd90      	pop	{r4, r7, pc}
 800f2d4:	0800f19f 	.word	0x0800f19f

0800f2d8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b088      	sub	sp, #32
 800f2dc:	af02      	add	r7, sp, #8
 800f2de:	6078      	str	r0, [r7, #4]
 800f2e0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2e6:	f3ef 8305 	mrs	r3, IPSR
 800f2ea:	60fb      	str	r3, [r7, #12]
  return(result);
 800f2ec:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d003      	beq.n	800f2fa <osTimerStart+0x22>
    stat = osErrorISR;
 800f2f2:	2306      	movs	r3, #6
 800f2f4:	425b      	negs	r3, r3
 800f2f6:	617b      	str	r3, [r7, #20]
 800f2f8:	e017      	b.n	800f32a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800f2fa:	693b      	ldr	r3, [r7, #16]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d103      	bne.n	800f308 <osTimerStart+0x30>
    stat = osErrorParameter;
 800f300:	2304      	movs	r3, #4
 800f302:	425b      	negs	r3, r3
 800f304:	617b      	str	r3, [r7, #20]
 800f306:	e010      	b.n	800f32a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800f308:	683a      	ldr	r2, [r7, #0]
 800f30a:	6938      	ldr	r0, [r7, #16]
 800f30c:	2300      	movs	r3, #0
 800f30e:	9300      	str	r3, [sp, #0]
 800f310:	2300      	movs	r3, #0
 800f312:	2104      	movs	r1, #4
 800f314:	f001 fd30 	bl	8010d78 <xTimerGenericCommand>
 800f318:	0003      	movs	r3, r0
 800f31a:	2b01      	cmp	r3, #1
 800f31c:	d102      	bne.n	800f324 <osTimerStart+0x4c>
      stat = osOK;
 800f31e:	2300      	movs	r3, #0
 800f320:	617b      	str	r3, [r7, #20]
 800f322:	e002      	b.n	800f32a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800f324:	2303      	movs	r3, #3
 800f326:	425b      	negs	r3, r3
 800f328:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800f32a:	697b      	ldr	r3, [r7, #20]
}
 800f32c:	0018      	movs	r0, r3
 800f32e:	46bd      	mov	sp, r7
 800f330:	b006      	add	sp, #24
 800f332:	bd80      	pop	{r7, pc}

0800f334 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f334:	b580      	push	{r7, lr}
 800f336:	b084      	sub	sp, #16
 800f338:	af00      	add	r7, sp, #0
 800f33a:	60f8      	str	r0, [r7, #12]
 800f33c:	60b9      	str	r1, [r7, #8]
 800f33e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	4a06      	ldr	r2, [pc, #24]	@ (800f35c <vApplicationGetIdleTaskMemory+0x28>)
 800f344:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	4a05      	ldr	r2, [pc, #20]	@ (800f360 <vApplicationGetIdleTaskMemory+0x2c>)
 800f34a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	2280      	movs	r2, #128	@ 0x80
 800f350:	0052      	lsls	r2, r2, #1
 800f352:	601a      	str	r2, [r3, #0]
}
 800f354:	46c0      	nop			@ (mov r8, r8)
 800f356:	46bd      	mov	sp, r7
 800f358:	b004      	add	sp, #16
 800f35a:	bd80      	pop	{r7, pc}
 800f35c:	200029b4 	.word	0x200029b4
 800f360:	20002a5c 	.word	0x20002a5c

0800f364 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f364:	b580      	push	{r7, lr}
 800f366:	b084      	sub	sp, #16
 800f368:	af00      	add	r7, sp, #0
 800f36a:	60f8      	str	r0, [r7, #12]
 800f36c:	60b9      	str	r1, [r7, #8]
 800f36e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	4a06      	ldr	r2, [pc, #24]	@ (800f38c <vApplicationGetTimerTaskMemory+0x28>)
 800f374:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f376:	68bb      	ldr	r3, [r7, #8]
 800f378:	4a05      	ldr	r2, [pc, #20]	@ (800f390 <vApplicationGetTimerTaskMemory+0x2c>)
 800f37a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	2280      	movs	r2, #128	@ 0x80
 800f380:	0092      	lsls	r2, r2, #2
 800f382:	601a      	str	r2, [r3, #0]
}
 800f384:	46c0      	nop			@ (mov r8, r8)
 800f386:	46bd      	mov	sp, r7
 800f388:	b004      	add	sp, #16
 800f38a:	bd80      	pop	{r7, pc}
 800f38c:	20002e5c 	.word	0x20002e5c
 800f390:	20002f04 	.word	0x20002f04

0800f394 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b082      	sub	sp, #8
 800f398:	af00      	add	r7, sp, #0
 800f39a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	3308      	adds	r3, #8
 800f3a0:	001a      	movs	r2, r3
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2201      	movs	r2, #1
 800f3aa:	4252      	negs	r2, r2
 800f3ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	3308      	adds	r3, #8
 800f3b2:	001a      	movs	r2, r3
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	3308      	adds	r3, #8
 800f3bc:	001a      	movs	r2, r3
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f3c8:	46c0      	nop			@ (mov r8, r8)
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	b002      	add	sp, #8
 800f3ce:	bd80      	pop	{r7, pc}

0800f3d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b082      	sub	sp, #8
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	2200      	movs	r2, #0
 800f3dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f3de:	46c0      	nop			@ (mov r8, r8)
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	b002      	add	sp, #8
 800f3e4:	bd80      	pop	{r7, pc}

0800f3e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f3e6:	b580      	push	{r7, lr}
 800f3e8:	b084      	sub	sp, #16
 800f3ea:	af00      	add	r7, sp, #0
 800f3ec:	6078      	str	r0, [r7, #4]
 800f3ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	685b      	ldr	r3, [r3, #4]
 800f3f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	68fa      	ldr	r2, [r7, #12]
 800f3fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	689a      	ldr	r2, [r3, #8]
 800f400:	683b      	ldr	r3, [r7, #0]
 800f402:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	689b      	ldr	r3, [r3, #8]
 800f408:	683a      	ldr	r2, [r7, #0]
 800f40a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	683a      	ldr	r2, [r7, #0]
 800f410:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	687a      	ldr	r2, [r7, #4]
 800f416:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	1c5a      	adds	r2, r3, #1
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	601a      	str	r2, [r3, #0]
}
 800f422:	46c0      	nop			@ (mov r8, r8)
 800f424:	46bd      	mov	sp, r7
 800f426:	b004      	add	sp, #16
 800f428:	bd80      	pop	{r7, pc}

0800f42a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f42a:	b580      	push	{r7, lr}
 800f42c:	b084      	sub	sp, #16
 800f42e:	af00      	add	r7, sp, #0
 800f430:	6078      	str	r0, [r7, #4]
 800f432:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f43a:	68bb      	ldr	r3, [r7, #8]
 800f43c:	3301      	adds	r3, #1
 800f43e:	d103      	bne.n	800f448 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	691b      	ldr	r3, [r3, #16]
 800f444:	60fb      	str	r3, [r7, #12]
 800f446:	e00c      	b.n	800f462 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	3308      	adds	r3, #8
 800f44c:	60fb      	str	r3, [r7, #12]
 800f44e:	e002      	b.n	800f456 <vListInsert+0x2c>
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	685b      	ldr	r3, [r3, #4]
 800f454:	60fb      	str	r3, [r7, #12]
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	685b      	ldr	r3, [r3, #4]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	68ba      	ldr	r2, [r7, #8]
 800f45e:	429a      	cmp	r2, r3
 800f460:	d2f6      	bcs.n	800f450 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	685a      	ldr	r2, [r3, #4]
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f46a:	683b      	ldr	r3, [r7, #0]
 800f46c:	685b      	ldr	r3, [r3, #4]
 800f46e:	683a      	ldr	r2, [r7, #0]
 800f470:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f472:	683b      	ldr	r3, [r7, #0]
 800f474:	68fa      	ldr	r2, [r7, #12]
 800f476:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	683a      	ldr	r2, [r7, #0]
 800f47c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f47e:	683b      	ldr	r3, [r7, #0]
 800f480:	687a      	ldr	r2, [r7, #4]
 800f482:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	1c5a      	adds	r2, r3, #1
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	601a      	str	r2, [r3, #0]
}
 800f48e:	46c0      	nop			@ (mov r8, r8)
 800f490:	46bd      	mov	sp, r7
 800f492:	b004      	add	sp, #16
 800f494:	bd80      	pop	{r7, pc}

0800f496 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f496:	b580      	push	{r7, lr}
 800f498:	b084      	sub	sp, #16
 800f49a:	af00      	add	r7, sp, #0
 800f49c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	691b      	ldr	r3, [r3, #16]
 800f4a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	685b      	ldr	r3, [r3, #4]
 800f4a8:	687a      	ldr	r2, [r7, #4]
 800f4aa:	6892      	ldr	r2, [r2, #8]
 800f4ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	689b      	ldr	r3, [r3, #8]
 800f4b2:	687a      	ldr	r2, [r7, #4]
 800f4b4:	6852      	ldr	r2, [r2, #4]
 800f4b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	685b      	ldr	r3, [r3, #4]
 800f4bc:	687a      	ldr	r2, [r7, #4]
 800f4be:	429a      	cmp	r2, r3
 800f4c0:	d103      	bne.n	800f4ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	689a      	ldr	r2, [r3, #8]
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	1e5a      	subs	r2, r3, #1
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	681b      	ldr	r3, [r3, #0]
}
 800f4de:	0018      	movs	r0, r3
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	b004      	add	sp, #16
 800f4e4:	bd80      	pop	{r7, pc}

0800f4e6 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f4e6:	b580      	push	{r7, lr}
 800f4e8:	b084      	sub	sp, #16
 800f4ea:	af00      	add	r7, sp, #0
 800f4ec:	6078      	str	r0, [r7, #4]
 800f4ee:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d102      	bne.n	800f500 <xQueueGenericReset+0x1a>
 800f4fa:	b672      	cpsid	i
 800f4fc:	46c0      	nop			@ (mov r8, r8)
 800f4fe:	e7fd      	b.n	800f4fc <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800f500:	f001 ffce 	bl	80114a0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	681a      	ldr	r2, [r3, #0]
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f510:	434b      	muls	r3, r1
 800f512:	18d2      	adds	r2, r2, r3
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	2200      	movs	r2, #0
 800f51c:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	681a      	ldr	r2, [r3, #0]
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	681a      	ldr	r2, [r3, #0]
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f52e:	1e59      	subs	r1, r3, #1
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f534:	434b      	muls	r3, r1
 800f536:	18d2      	adds	r2, r2, r3
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	2244      	movs	r2, #68	@ 0x44
 800f540:	21ff      	movs	r1, #255	@ 0xff
 800f542:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	2245      	movs	r2, #69	@ 0x45
 800f548:	21ff      	movs	r1, #255	@ 0xff
 800f54a:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d10d      	bne.n	800f56e <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	691b      	ldr	r3, [r3, #16]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d013      	beq.n	800f582 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	3310      	adds	r3, #16
 800f55e:	0018      	movs	r0, r3
 800f560:	f001 f818 	bl	8010594 <xTaskRemoveFromEventList>
 800f564:	1e03      	subs	r3, r0, #0
 800f566:	d00c      	beq.n	800f582 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f568:	f001 ff8a 	bl	8011480 <vPortYield>
 800f56c:	e009      	b.n	800f582 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	3310      	adds	r3, #16
 800f572:	0018      	movs	r0, r3
 800f574:	f7ff ff0e 	bl	800f394 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	3324      	adds	r3, #36	@ 0x24
 800f57c:	0018      	movs	r0, r3
 800f57e:	f7ff ff09 	bl	800f394 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f582:	f001 ff9f 	bl	80114c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f586:	2301      	movs	r3, #1
}
 800f588:	0018      	movs	r0, r3
 800f58a:	46bd      	mov	sp, r7
 800f58c:	b004      	add	sp, #16
 800f58e:	bd80      	pop	{r7, pc}

0800f590 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f590:	b590      	push	{r4, r7, lr}
 800f592:	b089      	sub	sp, #36	@ 0x24
 800f594:	af02      	add	r7, sp, #8
 800f596:	60f8      	str	r0, [r7, #12]
 800f598:	60b9      	str	r1, [r7, #8]
 800f59a:	607a      	str	r2, [r7, #4]
 800f59c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d102      	bne.n	800f5aa <xQueueGenericCreateStatic+0x1a>
 800f5a4:	b672      	cpsid	i
 800f5a6:	46c0      	nop			@ (mov r8, r8)
 800f5a8:	e7fd      	b.n	800f5a6 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d102      	bne.n	800f5b6 <xQueueGenericCreateStatic+0x26>
 800f5b0:	b672      	cpsid	i
 800f5b2:	46c0      	nop			@ (mov r8, r8)
 800f5b4:	e7fd      	b.n	800f5b2 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d002      	beq.n	800f5c2 <xQueueGenericCreateStatic+0x32>
 800f5bc:	68bb      	ldr	r3, [r7, #8]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d001      	beq.n	800f5c6 <xQueueGenericCreateStatic+0x36>
 800f5c2:	2301      	movs	r3, #1
 800f5c4:	e000      	b.n	800f5c8 <xQueueGenericCreateStatic+0x38>
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d102      	bne.n	800f5d2 <xQueueGenericCreateStatic+0x42>
 800f5cc:	b672      	cpsid	i
 800f5ce:	46c0      	nop			@ (mov r8, r8)
 800f5d0:	e7fd      	b.n	800f5ce <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d102      	bne.n	800f5de <xQueueGenericCreateStatic+0x4e>
 800f5d8:	68bb      	ldr	r3, [r7, #8]
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d101      	bne.n	800f5e2 <xQueueGenericCreateStatic+0x52>
 800f5de:	2301      	movs	r3, #1
 800f5e0:	e000      	b.n	800f5e4 <xQueueGenericCreateStatic+0x54>
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d102      	bne.n	800f5ee <xQueueGenericCreateStatic+0x5e>
 800f5e8:	b672      	cpsid	i
 800f5ea:	46c0      	nop			@ (mov r8, r8)
 800f5ec:	e7fd      	b.n	800f5ea <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f5ee:	2350      	movs	r3, #80	@ 0x50
 800f5f0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f5f2:	693b      	ldr	r3, [r7, #16]
 800f5f4:	2b50      	cmp	r3, #80	@ 0x50
 800f5f6:	d002      	beq.n	800f5fe <xQueueGenericCreateStatic+0x6e>
 800f5f8:	b672      	cpsid	i
 800f5fa:	46c0      	nop			@ (mov r8, r8)
 800f5fc:	e7fd      	b.n	800f5fa <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f5fe:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f600:	683b      	ldr	r3, [r7, #0]
 800f602:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800f604:	697b      	ldr	r3, [r7, #20]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d00e      	beq.n	800f628 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f60a:	697b      	ldr	r3, [r7, #20]
 800f60c:	2246      	movs	r2, #70	@ 0x46
 800f60e:	2101      	movs	r1, #1
 800f610:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f612:	2328      	movs	r3, #40	@ 0x28
 800f614:	18fb      	adds	r3, r7, r3
 800f616:	781c      	ldrb	r4, [r3, #0]
 800f618:	687a      	ldr	r2, [r7, #4]
 800f61a:	68b9      	ldr	r1, [r7, #8]
 800f61c:	68f8      	ldr	r0, [r7, #12]
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	9300      	str	r3, [sp, #0]
 800f622:	0023      	movs	r3, r4
 800f624:	f000 f805 	bl	800f632 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f628:	697b      	ldr	r3, [r7, #20]
	}
 800f62a:	0018      	movs	r0, r3
 800f62c:	46bd      	mov	sp, r7
 800f62e:	b007      	add	sp, #28
 800f630:	bd90      	pop	{r4, r7, pc}

0800f632 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f632:	b580      	push	{r7, lr}
 800f634:	b084      	sub	sp, #16
 800f636:	af00      	add	r7, sp, #0
 800f638:	60f8      	str	r0, [r7, #12]
 800f63a:	60b9      	str	r1, [r7, #8]
 800f63c:	607a      	str	r2, [r7, #4]
 800f63e:	001a      	movs	r2, r3
 800f640:	1cfb      	adds	r3, r7, #3
 800f642:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f644:	68bb      	ldr	r3, [r7, #8]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d103      	bne.n	800f652 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f64a:	69bb      	ldr	r3, [r7, #24]
 800f64c:	69ba      	ldr	r2, [r7, #24]
 800f64e:	601a      	str	r2, [r3, #0]
 800f650:	e002      	b.n	800f658 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f652:	69bb      	ldr	r3, [r7, #24]
 800f654:	687a      	ldr	r2, [r7, #4]
 800f656:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f658:	69bb      	ldr	r3, [r7, #24]
 800f65a:	68fa      	ldr	r2, [r7, #12]
 800f65c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f65e:	69bb      	ldr	r3, [r7, #24]
 800f660:	68ba      	ldr	r2, [r7, #8]
 800f662:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f664:	69bb      	ldr	r3, [r7, #24]
 800f666:	2101      	movs	r1, #1
 800f668:	0018      	movs	r0, r3
 800f66a:	f7ff ff3c 	bl	800f4e6 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f66e:	69bb      	ldr	r3, [r7, #24]
 800f670:	1cfa      	adds	r2, r7, #3
 800f672:	214c      	movs	r1, #76	@ 0x4c
 800f674:	7812      	ldrb	r2, [r2, #0]
 800f676:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f678:	46c0      	nop			@ (mov r8, r8)
 800f67a:	46bd      	mov	sp, r7
 800f67c:	b004      	add	sp, #16
 800f67e:	bd80      	pop	{r7, pc}

0800f680 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b08a      	sub	sp, #40	@ 0x28
 800f684:	af00      	add	r7, sp, #0
 800f686:	60f8      	str	r0, [r7, #12]
 800f688:	60b9      	str	r1, [r7, #8]
 800f68a:	607a      	str	r2, [r7, #4]
 800f68c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f68e:	2300      	movs	r3, #0
 800f690:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f696:	6a3b      	ldr	r3, [r7, #32]
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d102      	bne.n	800f6a2 <xQueueGenericSend+0x22>
 800f69c:	b672      	cpsid	i
 800f69e:	46c0      	nop			@ (mov r8, r8)
 800f6a0:	e7fd      	b.n	800f69e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d103      	bne.n	800f6b0 <xQueueGenericSend+0x30>
 800f6a8:	6a3b      	ldr	r3, [r7, #32]
 800f6aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d101      	bne.n	800f6b4 <xQueueGenericSend+0x34>
 800f6b0:	2301      	movs	r3, #1
 800f6b2:	e000      	b.n	800f6b6 <xQueueGenericSend+0x36>
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d102      	bne.n	800f6c0 <xQueueGenericSend+0x40>
 800f6ba:	b672      	cpsid	i
 800f6bc:	46c0      	nop			@ (mov r8, r8)
 800f6be:	e7fd      	b.n	800f6bc <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	2b02      	cmp	r3, #2
 800f6c4:	d103      	bne.n	800f6ce <xQueueGenericSend+0x4e>
 800f6c6:	6a3b      	ldr	r3, [r7, #32]
 800f6c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6ca:	2b01      	cmp	r3, #1
 800f6cc:	d101      	bne.n	800f6d2 <xQueueGenericSend+0x52>
 800f6ce:	2301      	movs	r3, #1
 800f6d0:	e000      	b.n	800f6d4 <xQueueGenericSend+0x54>
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d102      	bne.n	800f6de <xQueueGenericSend+0x5e>
 800f6d8:	b672      	cpsid	i
 800f6da:	46c0      	nop			@ (mov r8, r8)
 800f6dc:	e7fd      	b.n	800f6da <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f6de:	f001 f8f5 	bl	80108cc <xTaskGetSchedulerState>
 800f6e2:	1e03      	subs	r3, r0, #0
 800f6e4:	d102      	bne.n	800f6ec <xQueueGenericSend+0x6c>
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d101      	bne.n	800f6f0 <xQueueGenericSend+0x70>
 800f6ec:	2301      	movs	r3, #1
 800f6ee:	e000      	b.n	800f6f2 <xQueueGenericSend+0x72>
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d102      	bne.n	800f6fc <xQueueGenericSend+0x7c>
 800f6f6:	b672      	cpsid	i
 800f6f8:	46c0      	nop			@ (mov r8, r8)
 800f6fa:	e7fd      	b.n	800f6f8 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f6fc:	f001 fed0 	bl	80114a0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f700:	6a3b      	ldr	r3, [r7, #32]
 800f702:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f704:	6a3b      	ldr	r3, [r7, #32]
 800f706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f708:	429a      	cmp	r2, r3
 800f70a:	d302      	bcc.n	800f712 <xQueueGenericSend+0x92>
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	2b02      	cmp	r3, #2
 800f710:	d11e      	bne.n	800f750 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f712:	683a      	ldr	r2, [r7, #0]
 800f714:	68b9      	ldr	r1, [r7, #8]
 800f716:	6a3b      	ldr	r3, [r7, #32]
 800f718:	0018      	movs	r0, r3
 800f71a:	f000 f9a8 	bl	800fa6e <prvCopyDataToQueue>
 800f71e:	0003      	movs	r3, r0
 800f720:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f722:	6a3b      	ldr	r3, [r7, #32]
 800f724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f726:	2b00      	cmp	r3, #0
 800f728:	d009      	beq.n	800f73e <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f72a:	6a3b      	ldr	r3, [r7, #32]
 800f72c:	3324      	adds	r3, #36	@ 0x24
 800f72e:	0018      	movs	r0, r3
 800f730:	f000 ff30 	bl	8010594 <xTaskRemoveFromEventList>
 800f734:	1e03      	subs	r3, r0, #0
 800f736:	d007      	beq.n	800f748 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f738:	f001 fea2 	bl	8011480 <vPortYield>
 800f73c:	e004      	b.n	800f748 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f73e:	69fb      	ldr	r3, [r7, #28]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d001      	beq.n	800f748 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f744:	f001 fe9c 	bl	8011480 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f748:	f001 febc 	bl	80114c4 <vPortExitCritical>
				return pdPASS;
 800f74c:	2301      	movs	r3, #1
 800f74e:	e05b      	b.n	800f808 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d103      	bne.n	800f75e <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f756:	f001 feb5 	bl	80114c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f75a:	2300      	movs	r3, #0
 800f75c:	e054      	b.n	800f808 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f760:	2b00      	cmp	r3, #0
 800f762:	d106      	bne.n	800f772 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f764:	2314      	movs	r3, #20
 800f766:	18fb      	adds	r3, r7, r3
 800f768:	0018      	movs	r0, r3
 800f76a:	f000 ff71 	bl	8010650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f76e:	2301      	movs	r3, #1
 800f770:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f772:	f001 fea7 	bl	80114c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f776:	f000 fd15 	bl	80101a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f77a:	f001 fe91 	bl	80114a0 <vPortEnterCritical>
 800f77e:	6a3b      	ldr	r3, [r7, #32]
 800f780:	2244      	movs	r2, #68	@ 0x44
 800f782:	5c9b      	ldrb	r3, [r3, r2]
 800f784:	b25b      	sxtb	r3, r3
 800f786:	3301      	adds	r3, #1
 800f788:	d103      	bne.n	800f792 <xQueueGenericSend+0x112>
 800f78a:	6a3b      	ldr	r3, [r7, #32]
 800f78c:	2244      	movs	r2, #68	@ 0x44
 800f78e:	2100      	movs	r1, #0
 800f790:	5499      	strb	r1, [r3, r2]
 800f792:	6a3b      	ldr	r3, [r7, #32]
 800f794:	2245      	movs	r2, #69	@ 0x45
 800f796:	5c9b      	ldrb	r3, [r3, r2]
 800f798:	b25b      	sxtb	r3, r3
 800f79a:	3301      	adds	r3, #1
 800f79c:	d103      	bne.n	800f7a6 <xQueueGenericSend+0x126>
 800f79e:	6a3b      	ldr	r3, [r7, #32]
 800f7a0:	2245      	movs	r2, #69	@ 0x45
 800f7a2:	2100      	movs	r1, #0
 800f7a4:	5499      	strb	r1, [r3, r2]
 800f7a6:	f001 fe8d 	bl	80114c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f7aa:	1d3a      	adds	r2, r7, #4
 800f7ac:	2314      	movs	r3, #20
 800f7ae:	18fb      	adds	r3, r7, r3
 800f7b0:	0011      	movs	r1, r2
 800f7b2:	0018      	movs	r0, r3
 800f7b4:	f000 ff60 	bl	8010678 <xTaskCheckForTimeOut>
 800f7b8:	1e03      	subs	r3, r0, #0
 800f7ba:	d11e      	bne.n	800f7fa <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f7bc:	6a3b      	ldr	r3, [r7, #32]
 800f7be:	0018      	movs	r0, r3
 800f7c0:	f000 fa5a 	bl	800fc78 <prvIsQueueFull>
 800f7c4:	1e03      	subs	r3, r0, #0
 800f7c6:	d011      	beq.n	800f7ec <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f7c8:	6a3b      	ldr	r3, [r7, #32]
 800f7ca:	3310      	adds	r3, #16
 800f7cc:	687a      	ldr	r2, [r7, #4]
 800f7ce:	0011      	movs	r1, r2
 800f7d0:	0018      	movs	r0, r3
 800f7d2:	f000 fe97 	bl	8010504 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f7d6:	6a3b      	ldr	r3, [r7, #32]
 800f7d8:	0018      	movs	r0, r3
 800f7da:	f000 f9d9 	bl	800fb90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f7de:	f000 fced 	bl	80101bc <xTaskResumeAll>
 800f7e2:	1e03      	subs	r3, r0, #0
 800f7e4:	d18a      	bne.n	800f6fc <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800f7e6:	f001 fe4b 	bl	8011480 <vPortYield>
 800f7ea:	e787      	b.n	800f6fc <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f7ec:	6a3b      	ldr	r3, [r7, #32]
 800f7ee:	0018      	movs	r0, r3
 800f7f0:	f000 f9ce 	bl	800fb90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f7f4:	f000 fce2 	bl	80101bc <xTaskResumeAll>
 800f7f8:	e780      	b.n	800f6fc <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f7fa:	6a3b      	ldr	r3, [r7, #32]
 800f7fc:	0018      	movs	r0, r3
 800f7fe:	f000 f9c7 	bl	800fb90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f802:	f000 fcdb 	bl	80101bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f806:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f808:	0018      	movs	r0, r3
 800f80a:	46bd      	mov	sp, r7
 800f80c:	b00a      	add	sp, #40	@ 0x28
 800f80e:	bd80      	pop	{r7, pc}

0800f810 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f810:	b590      	push	{r4, r7, lr}
 800f812:	b08b      	sub	sp, #44	@ 0x2c
 800f814:	af00      	add	r7, sp, #0
 800f816:	60f8      	str	r0, [r7, #12]
 800f818:	60b9      	str	r1, [r7, #8]
 800f81a:	607a      	str	r2, [r7, #4]
 800f81c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f822:	6a3b      	ldr	r3, [r7, #32]
 800f824:	2b00      	cmp	r3, #0
 800f826:	d102      	bne.n	800f82e <xQueueGenericSendFromISR+0x1e>
 800f828:	b672      	cpsid	i
 800f82a:	46c0      	nop			@ (mov r8, r8)
 800f82c:	e7fd      	b.n	800f82a <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f82e:	68bb      	ldr	r3, [r7, #8]
 800f830:	2b00      	cmp	r3, #0
 800f832:	d103      	bne.n	800f83c <xQueueGenericSendFromISR+0x2c>
 800f834:	6a3b      	ldr	r3, [r7, #32]
 800f836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d101      	bne.n	800f840 <xQueueGenericSendFromISR+0x30>
 800f83c:	2301      	movs	r3, #1
 800f83e:	e000      	b.n	800f842 <xQueueGenericSendFromISR+0x32>
 800f840:	2300      	movs	r3, #0
 800f842:	2b00      	cmp	r3, #0
 800f844:	d102      	bne.n	800f84c <xQueueGenericSendFromISR+0x3c>
 800f846:	b672      	cpsid	i
 800f848:	46c0      	nop			@ (mov r8, r8)
 800f84a:	e7fd      	b.n	800f848 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	2b02      	cmp	r3, #2
 800f850:	d103      	bne.n	800f85a <xQueueGenericSendFromISR+0x4a>
 800f852:	6a3b      	ldr	r3, [r7, #32]
 800f854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f856:	2b01      	cmp	r3, #1
 800f858:	d101      	bne.n	800f85e <xQueueGenericSendFromISR+0x4e>
 800f85a:	2301      	movs	r3, #1
 800f85c:	e000      	b.n	800f860 <xQueueGenericSendFromISR+0x50>
 800f85e:	2300      	movs	r3, #0
 800f860:	2b00      	cmp	r3, #0
 800f862:	d102      	bne.n	800f86a <xQueueGenericSendFromISR+0x5a>
 800f864:	b672      	cpsid	i
 800f866:	46c0      	nop			@ (mov r8, r8)
 800f868:	e7fd      	b.n	800f866 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f86a:	f001 fe43 	bl	80114f4 <ulSetInterruptMaskFromISR>
 800f86e:	0003      	movs	r3, r0
 800f870:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f872:	6a3b      	ldr	r3, [r7, #32]
 800f874:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f876:	6a3b      	ldr	r3, [r7, #32]
 800f878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f87a:	429a      	cmp	r2, r3
 800f87c:	d302      	bcc.n	800f884 <xQueueGenericSendFromISR+0x74>
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	2b02      	cmp	r3, #2
 800f882:	d131      	bne.n	800f8e8 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f884:	241b      	movs	r4, #27
 800f886:	193b      	adds	r3, r7, r4
 800f888:	6a3a      	ldr	r2, [r7, #32]
 800f88a:	2145      	movs	r1, #69	@ 0x45
 800f88c:	5c52      	ldrb	r2, [r2, r1]
 800f88e:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f890:	6a3b      	ldr	r3, [r7, #32]
 800f892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f894:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f896:	683a      	ldr	r2, [r7, #0]
 800f898:	68b9      	ldr	r1, [r7, #8]
 800f89a:	6a3b      	ldr	r3, [r7, #32]
 800f89c:	0018      	movs	r0, r3
 800f89e:	f000 f8e6 	bl	800fa6e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f8a2:	193b      	adds	r3, r7, r4
 800f8a4:	781b      	ldrb	r3, [r3, #0]
 800f8a6:	b25b      	sxtb	r3, r3
 800f8a8:	3301      	adds	r3, #1
 800f8aa:	d111      	bne.n	800f8d0 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f8ac:	6a3b      	ldr	r3, [r7, #32]
 800f8ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d016      	beq.n	800f8e2 <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f8b4:	6a3b      	ldr	r3, [r7, #32]
 800f8b6:	3324      	adds	r3, #36	@ 0x24
 800f8b8:	0018      	movs	r0, r3
 800f8ba:	f000 fe6b 	bl	8010594 <xTaskRemoveFromEventList>
 800f8be:	1e03      	subs	r3, r0, #0
 800f8c0:	d00f      	beq.n	800f8e2 <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d00c      	beq.n	800f8e2 <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2201      	movs	r2, #1
 800f8cc:	601a      	str	r2, [r3, #0]
 800f8ce:	e008      	b.n	800f8e2 <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f8d0:	231b      	movs	r3, #27
 800f8d2:	18fb      	adds	r3, r7, r3
 800f8d4:	781b      	ldrb	r3, [r3, #0]
 800f8d6:	3301      	adds	r3, #1
 800f8d8:	b2db      	uxtb	r3, r3
 800f8da:	b259      	sxtb	r1, r3
 800f8dc:	6a3b      	ldr	r3, [r7, #32]
 800f8de:	2245      	movs	r2, #69	@ 0x45
 800f8e0:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800f8e2:	2301      	movs	r3, #1
 800f8e4:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 800f8e6:	e001      	b.n	800f8ec <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800f8ec:	69fb      	ldr	r3, [r7, #28]
 800f8ee:	0018      	movs	r0, r3
 800f8f0:	f001 fe06 	bl	8011500 <vClearInterruptMaskFromISR>

	return xReturn;
 800f8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f8f6:	0018      	movs	r0, r3
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	b00b      	add	sp, #44	@ 0x2c
 800f8fc:	bd90      	pop	{r4, r7, pc}

0800f8fe <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f8fe:	b580      	push	{r7, lr}
 800f900:	b08a      	sub	sp, #40	@ 0x28
 800f902:	af00      	add	r7, sp, #0
 800f904:	60f8      	str	r0, [r7, #12]
 800f906:	60b9      	str	r1, [r7, #8]
 800f908:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f90a:	2300      	movs	r3, #0
 800f90c:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f912:	6a3b      	ldr	r3, [r7, #32]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d102      	bne.n	800f91e <xQueueReceive+0x20>
 800f918:	b672      	cpsid	i
 800f91a:	46c0      	nop			@ (mov r8, r8)
 800f91c:	e7fd      	b.n	800f91a <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f91e:	68bb      	ldr	r3, [r7, #8]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d103      	bne.n	800f92c <xQueueReceive+0x2e>
 800f924:	6a3b      	ldr	r3, [r7, #32]
 800f926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d101      	bne.n	800f930 <xQueueReceive+0x32>
 800f92c:	2301      	movs	r3, #1
 800f92e:	e000      	b.n	800f932 <xQueueReceive+0x34>
 800f930:	2300      	movs	r3, #0
 800f932:	2b00      	cmp	r3, #0
 800f934:	d102      	bne.n	800f93c <xQueueReceive+0x3e>
 800f936:	b672      	cpsid	i
 800f938:	46c0      	nop			@ (mov r8, r8)
 800f93a:	e7fd      	b.n	800f938 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f93c:	f000 ffc6 	bl	80108cc <xTaskGetSchedulerState>
 800f940:	1e03      	subs	r3, r0, #0
 800f942:	d102      	bne.n	800f94a <xQueueReceive+0x4c>
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d101      	bne.n	800f94e <xQueueReceive+0x50>
 800f94a:	2301      	movs	r3, #1
 800f94c:	e000      	b.n	800f950 <xQueueReceive+0x52>
 800f94e:	2300      	movs	r3, #0
 800f950:	2b00      	cmp	r3, #0
 800f952:	d102      	bne.n	800f95a <xQueueReceive+0x5c>
 800f954:	b672      	cpsid	i
 800f956:	46c0      	nop			@ (mov r8, r8)
 800f958:	e7fd      	b.n	800f956 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f95a:	f001 fda1 	bl	80114a0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f95e:	6a3b      	ldr	r3, [r7, #32]
 800f960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f962:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f964:	69fb      	ldr	r3, [r7, #28]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d01a      	beq.n	800f9a0 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f96a:	68ba      	ldr	r2, [r7, #8]
 800f96c:	6a3b      	ldr	r3, [r7, #32]
 800f96e:	0011      	movs	r1, r2
 800f970:	0018      	movs	r0, r3
 800f972:	f000 f8e7 	bl	800fb44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f976:	69fb      	ldr	r3, [r7, #28]
 800f978:	1e5a      	subs	r2, r3, #1
 800f97a:	6a3b      	ldr	r3, [r7, #32]
 800f97c:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f97e:	6a3b      	ldr	r3, [r7, #32]
 800f980:	691b      	ldr	r3, [r3, #16]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d008      	beq.n	800f998 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f986:	6a3b      	ldr	r3, [r7, #32]
 800f988:	3310      	adds	r3, #16
 800f98a:	0018      	movs	r0, r3
 800f98c:	f000 fe02 	bl	8010594 <xTaskRemoveFromEventList>
 800f990:	1e03      	subs	r3, r0, #0
 800f992:	d001      	beq.n	800f998 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f994:	f001 fd74 	bl	8011480 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f998:	f001 fd94 	bl	80114c4 <vPortExitCritical>
				return pdPASS;
 800f99c:	2301      	movs	r3, #1
 800f99e:	e062      	b.n	800fa66 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d103      	bne.n	800f9ae <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f9a6:	f001 fd8d 	bl	80114c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	e05b      	b.n	800fa66 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d106      	bne.n	800f9c2 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f9b4:	2314      	movs	r3, #20
 800f9b6:	18fb      	adds	r3, r7, r3
 800f9b8:	0018      	movs	r0, r3
 800f9ba:	f000 fe49 	bl	8010650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f9be:	2301      	movs	r3, #1
 800f9c0:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f9c2:	f001 fd7f 	bl	80114c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f9c6:	f000 fbed 	bl	80101a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f9ca:	f001 fd69 	bl	80114a0 <vPortEnterCritical>
 800f9ce:	6a3b      	ldr	r3, [r7, #32]
 800f9d0:	2244      	movs	r2, #68	@ 0x44
 800f9d2:	5c9b      	ldrb	r3, [r3, r2]
 800f9d4:	b25b      	sxtb	r3, r3
 800f9d6:	3301      	adds	r3, #1
 800f9d8:	d103      	bne.n	800f9e2 <xQueueReceive+0xe4>
 800f9da:	6a3b      	ldr	r3, [r7, #32]
 800f9dc:	2244      	movs	r2, #68	@ 0x44
 800f9de:	2100      	movs	r1, #0
 800f9e0:	5499      	strb	r1, [r3, r2]
 800f9e2:	6a3b      	ldr	r3, [r7, #32]
 800f9e4:	2245      	movs	r2, #69	@ 0x45
 800f9e6:	5c9b      	ldrb	r3, [r3, r2]
 800f9e8:	b25b      	sxtb	r3, r3
 800f9ea:	3301      	adds	r3, #1
 800f9ec:	d103      	bne.n	800f9f6 <xQueueReceive+0xf8>
 800f9ee:	6a3b      	ldr	r3, [r7, #32]
 800f9f0:	2245      	movs	r2, #69	@ 0x45
 800f9f2:	2100      	movs	r1, #0
 800f9f4:	5499      	strb	r1, [r3, r2]
 800f9f6:	f001 fd65 	bl	80114c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f9fa:	1d3a      	adds	r2, r7, #4
 800f9fc:	2314      	movs	r3, #20
 800f9fe:	18fb      	adds	r3, r7, r3
 800fa00:	0011      	movs	r1, r2
 800fa02:	0018      	movs	r0, r3
 800fa04:	f000 fe38 	bl	8010678 <xTaskCheckForTimeOut>
 800fa08:	1e03      	subs	r3, r0, #0
 800fa0a:	d11e      	bne.n	800fa4a <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fa0c:	6a3b      	ldr	r3, [r7, #32]
 800fa0e:	0018      	movs	r0, r3
 800fa10:	f000 f91c 	bl	800fc4c <prvIsQueueEmpty>
 800fa14:	1e03      	subs	r3, r0, #0
 800fa16:	d011      	beq.n	800fa3c <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fa18:	6a3b      	ldr	r3, [r7, #32]
 800fa1a:	3324      	adds	r3, #36	@ 0x24
 800fa1c:	687a      	ldr	r2, [r7, #4]
 800fa1e:	0011      	movs	r1, r2
 800fa20:	0018      	movs	r0, r3
 800fa22:	f000 fd6f 	bl	8010504 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fa26:	6a3b      	ldr	r3, [r7, #32]
 800fa28:	0018      	movs	r0, r3
 800fa2a:	f000 f8b1 	bl	800fb90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fa2e:	f000 fbc5 	bl	80101bc <xTaskResumeAll>
 800fa32:	1e03      	subs	r3, r0, #0
 800fa34:	d191      	bne.n	800f95a <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 800fa36:	f001 fd23 	bl	8011480 <vPortYield>
 800fa3a:	e78e      	b.n	800f95a <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fa3c:	6a3b      	ldr	r3, [r7, #32]
 800fa3e:	0018      	movs	r0, r3
 800fa40:	f000 f8a6 	bl	800fb90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fa44:	f000 fbba 	bl	80101bc <xTaskResumeAll>
 800fa48:	e787      	b.n	800f95a <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fa4a:	6a3b      	ldr	r3, [r7, #32]
 800fa4c:	0018      	movs	r0, r3
 800fa4e:	f000 f89f 	bl	800fb90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fa52:	f000 fbb3 	bl	80101bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fa56:	6a3b      	ldr	r3, [r7, #32]
 800fa58:	0018      	movs	r0, r3
 800fa5a:	f000 f8f7 	bl	800fc4c <prvIsQueueEmpty>
 800fa5e:	1e03      	subs	r3, r0, #0
 800fa60:	d100      	bne.n	800fa64 <xQueueReceive+0x166>
 800fa62:	e77a      	b.n	800f95a <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fa64:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fa66:	0018      	movs	r0, r3
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	b00a      	add	sp, #40	@ 0x28
 800fa6c:	bd80      	pop	{r7, pc}

0800fa6e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fa6e:	b580      	push	{r7, lr}
 800fa70:	b086      	sub	sp, #24
 800fa72:	af00      	add	r7, sp, #0
 800fa74:	60f8      	str	r0, [r7, #12]
 800fa76:	60b9      	str	r1, [r7, #8]
 800fa78:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa82:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d10e      	bne.n	800faaa <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d14e      	bne.n	800fb32 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	689b      	ldr	r3, [r3, #8]
 800fa98:	0018      	movs	r0, r3
 800fa9a:	f000 ff33 	bl	8010904 <xTaskPriorityDisinherit>
 800fa9e:	0003      	movs	r3, r0
 800faa0:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	2200      	movs	r2, #0
 800faa6:	609a      	str	r2, [r3, #8]
 800faa8:	e043      	b.n	800fb32 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d119      	bne.n	800fae4 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	6858      	ldr	r0, [r3, #4]
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fab8:	68bb      	ldr	r3, [r7, #8]
 800faba:	0019      	movs	r1, r3
 800fabc:	f003 fad6 	bl	801306c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	685a      	ldr	r2, [r3, #4]
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fac8:	18d2      	adds	r2, r2, r3
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	685a      	ldr	r2, [r3, #4]
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	689b      	ldr	r3, [r3, #8]
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d32b      	bcc.n	800fb32 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	681a      	ldr	r2, [r3, #0]
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	605a      	str	r2, [r3, #4]
 800fae2:	e026      	b.n	800fb32 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	68d8      	ldr	r0, [r3, #12]
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800faec:	68bb      	ldr	r3, [r7, #8]
 800faee:	0019      	movs	r1, r3
 800faf0:	f003 fabc 	bl	801306c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	68da      	ldr	r2, [r3, #12]
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fafc:	425b      	negs	r3, r3
 800fafe:	18d2      	adds	r2, r2, r3
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	68da      	ldr	r2, [r3, #12]
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	429a      	cmp	r2, r3
 800fb0e:	d207      	bcs.n	800fb20 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	689a      	ldr	r2, [r3, #8]
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb18:	425b      	negs	r3, r3
 800fb1a:	18d2      	adds	r2, r2, r3
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2b02      	cmp	r3, #2
 800fb24:	d105      	bne.n	800fb32 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fb26:	693b      	ldr	r3, [r7, #16]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d002      	beq.n	800fb32 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fb2c:	693b      	ldr	r3, [r7, #16]
 800fb2e:	3b01      	subs	r3, #1
 800fb30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fb32:	693b      	ldr	r3, [r7, #16]
 800fb34:	1c5a      	adds	r2, r3, #1
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fb3a:	697b      	ldr	r3, [r7, #20]
}
 800fb3c:	0018      	movs	r0, r3
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	b006      	add	sp, #24
 800fb42:	bd80      	pop	{r7, pc}

0800fb44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b082      	sub	sp, #8
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
 800fb4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d018      	beq.n	800fb88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	68da      	ldr	r2, [r3, #12]
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb5e:	18d2      	adds	r2, r2, r3
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	68da      	ldr	r2, [r3, #12]
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	689b      	ldr	r3, [r3, #8]
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	d303      	bcc.n	800fb78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	681a      	ldr	r2, [r3, #0]
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	68d9      	ldr	r1, [r3, #12]
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fb80:	683b      	ldr	r3, [r7, #0]
 800fb82:	0018      	movs	r0, r3
 800fb84:	f003 fa72 	bl	801306c <memcpy>
	}
}
 800fb88:	46c0      	nop			@ (mov r8, r8)
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	b002      	add	sp, #8
 800fb8e:	bd80      	pop	{r7, pc}

0800fb90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b084      	sub	sp, #16
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fb98:	f001 fc82 	bl	80114a0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fb9c:	230f      	movs	r3, #15
 800fb9e:	18fb      	adds	r3, r7, r3
 800fba0:	687a      	ldr	r2, [r7, #4]
 800fba2:	2145      	movs	r1, #69	@ 0x45
 800fba4:	5c52      	ldrb	r2, [r2, r1]
 800fba6:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fba8:	e013      	b.n	800fbd2 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d016      	beq.n	800fbe0 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	3324      	adds	r3, #36	@ 0x24
 800fbb6:	0018      	movs	r0, r3
 800fbb8:	f000 fcec 	bl	8010594 <xTaskRemoveFromEventList>
 800fbbc:	1e03      	subs	r3, r0, #0
 800fbbe:	d001      	beq.n	800fbc4 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fbc0:	f000 fdac 	bl	801071c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fbc4:	210f      	movs	r1, #15
 800fbc6:	187b      	adds	r3, r7, r1
 800fbc8:	781b      	ldrb	r3, [r3, #0]
 800fbca:	3b01      	subs	r3, #1
 800fbcc:	b2da      	uxtb	r2, r3
 800fbce:	187b      	adds	r3, r7, r1
 800fbd0:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fbd2:	230f      	movs	r3, #15
 800fbd4:	18fb      	adds	r3, r7, r3
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	b25b      	sxtb	r3, r3
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	dce5      	bgt.n	800fbaa <prvUnlockQueue+0x1a>
 800fbde:	e000      	b.n	800fbe2 <prvUnlockQueue+0x52>
					break;
 800fbe0:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	2245      	movs	r2, #69	@ 0x45
 800fbe6:	21ff      	movs	r1, #255	@ 0xff
 800fbe8:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800fbea:	f001 fc6b 	bl	80114c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fbee:	f001 fc57 	bl	80114a0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fbf2:	230e      	movs	r3, #14
 800fbf4:	18fb      	adds	r3, r7, r3
 800fbf6:	687a      	ldr	r2, [r7, #4]
 800fbf8:	2144      	movs	r1, #68	@ 0x44
 800fbfa:	5c52      	ldrb	r2, [r2, r1]
 800fbfc:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fbfe:	e013      	b.n	800fc28 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	691b      	ldr	r3, [r3, #16]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d016      	beq.n	800fc36 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	3310      	adds	r3, #16
 800fc0c:	0018      	movs	r0, r3
 800fc0e:	f000 fcc1 	bl	8010594 <xTaskRemoveFromEventList>
 800fc12:	1e03      	subs	r3, r0, #0
 800fc14:	d001      	beq.n	800fc1a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800fc16:	f000 fd81 	bl	801071c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fc1a:	210e      	movs	r1, #14
 800fc1c:	187b      	adds	r3, r7, r1
 800fc1e:	781b      	ldrb	r3, [r3, #0]
 800fc20:	3b01      	subs	r3, #1
 800fc22:	b2da      	uxtb	r2, r3
 800fc24:	187b      	adds	r3, r7, r1
 800fc26:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fc28:	230e      	movs	r3, #14
 800fc2a:	18fb      	adds	r3, r7, r3
 800fc2c:	781b      	ldrb	r3, [r3, #0]
 800fc2e:	b25b      	sxtb	r3, r3
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	dce5      	bgt.n	800fc00 <prvUnlockQueue+0x70>
 800fc34:	e000      	b.n	800fc38 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800fc36:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	2244      	movs	r2, #68	@ 0x44
 800fc3c:	21ff      	movs	r1, #255	@ 0xff
 800fc3e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800fc40:	f001 fc40 	bl	80114c4 <vPortExitCritical>
}
 800fc44:	46c0      	nop			@ (mov r8, r8)
 800fc46:	46bd      	mov	sp, r7
 800fc48:	b004      	add	sp, #16
 800fc4a:	bd80      	pop	{r7, pc}

0800fc4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	b084      	sub	sp, #16
 800fc50:	af00      	add	r7, sp, #0
 800fc52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc54:	f001 fc24 	bl	80114a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d102      	bne.n	800fc66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fc60:	2301      	movs	r3, #1
 800fc62:	60fb      	str	r3, [r7, #12]
 800fc64:	e001      	b.n	800fc6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fc66:	2300      	movs	r3, #0
 800fc68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc6a:	f001 fc2b 	bl	80114c4 <vPortExitCritical>

	return xReturn;
 800fc6e:	68fb      	ldr	r3, [r7, #12]
}
 800fc70:	0018      	movs	r0, r3
 800fc72:	46bd      	mov	sp, r7
 800fc74:	b004      	add	sp, #16
 800fc76:	bd80      	pop	{r7, pc}

0800fc78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b084      	sub	sp, #16
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc80:	f001 fc0e 	bl	80114a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc8c:	429a      	cmp	r2, r3
 800fc8e:	d102      	bne.n	800fc96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fc90:	2301      	movs	r3, #1
 800fc92:	60fb      	str	r3, [r7, #12]
 800fc94:	e001      	b.n	800fc9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fc96:	2300      	movs	r3, #0
 800fc98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc9a:	f001 fc13 	bl	80114c4 <vPortExitCritical>

	return xReturn;
 800fc9e:	68fb      	ldr	r3, [r7, #12]
}
 800fca0:	0018      	movs	r0, r3
 800fca2:	46bd      	mov	sp, r7
 800fca4:	b004      	add	sp, #16
 800fca6:	bd80      	pop	{r7, pc}

0800fca8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b084      	sub	sp, #16
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
 800fcb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	60fb      	str	r3, [r7, #12]
 800fcb6:	e015      	b.n	800fce4 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fcb8:	4b0e      	ldr	r3, [pc, #56]	@ (800fcf4 <vQueueAddToRegistry+0x4c>)
 800fcba:	68fa      	ldr	r2, [r7, #12]
 800fcbc:	00d2      	lsls	r2, r2, #3
 800fcbe:	58d3      	ldr	r3, [r2, r3]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d10c      	bne.n	800fcde <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fcc4:	4b0b      	ldr	r3, [pc, #44]	@ (800fcf4 <vQueueAddToRegistry+0x4c>)
 800fcc6:	68fa      	ldr	r2, [r7, #12]
 800fcc8:	00d2      	lsls	r2, r2, #3
 800fcca:	6839      	ldr	r1, [r7, #0]
 800fccc:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fcce:	4a09      	ldr	r2, [pc, #36]	@ (800fcf4 <vQueueAddToRegistry+0x4c>)
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	00db      	lsls	r3, r3, #3
 800fcd4:	18d3      	adds	r3, r2, r3
 800fcd6:	3304      	adds	r3, #4
 800fcd8:	687a      	ldr	r2, [r7, #4]
 800fcda:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fcdc:	e006      	b.n	800fcec <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	3301      	adds	r3, #1
 800fce2:	60fb      	str	r3, [r7, #12]
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	2b07      	cmp	r3, #7
 800fce8:	d9e6      	bls.n	800fcb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fcea:	46c0      	nop			@ (mov r8, r8)
 800fcec:	46c0      	nop			@ (mov r8, r8)
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	b004      	add	sp, #16
 800fcf2:	bd80      	pop	{r7, pc}
 800fcf4:	20003704 	.word	0x20003704

0800fcf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b086      	sub	sp, #24
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	60f8      	str	r0, [r7, #12]
 800fd00:	60b9      	str	r1, [r7, #8]
 800fd02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fd08:	f001 fbca 	bl	80114a0 <vPortEnterCritical>
 800fd0c:	697b      	ldr	r3, [r7, #20]
 800fd0e:	2244      	movs	r2, #68	@ 0x44
 800fd10:	5c9b      	ldrb	r3, [r3, r2]
 800fd12:	b25b      	sxtb	r3, r3
 800fd14:	3301      	adds	r3, #1
 800fd16:	d103      	bne.n	800fd20 <vQueueWaitForMessageRestricted+0x28>
 800fd18:	697b      	ldr	r3, [r7, #20]
 800fd1a:	2244      	movs	r2, #68	@ 0x44
 800fd1c:	2100      	movs	r1, #0
 800fd1e:	5499      	strb	r1, [r3, r2]
 800fd20:	697b      	ldr	r3, [r7, #20]
 800fd22:	2245      	movs	r2, #69	@ 0x45
 800fd24:	5c9b      	ldrb	r3, [r3, r2]
 800fd26:	b25b      	sxtb	r3, r3
 800fd28:	3301      	adds	r3, #1
 800fd2a:	d103      	bne.n	800fd34 <vQueueWaitForMessageRestricted+0x3c>
 800fd2c:	697b      	ldr	r3, [r7, #20]
 800fd2e:	2245      	movs	r2, #69	@ 0x45
 800fd30:	2100      	movs	r1, #0
 800fd32:	5499      	strb	r1, [r3, r2]
 800fd34:	f001 fbc6 	bl	80114c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fd38:	697b      	ldr	r3, [r7, #20]
 800fd3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d106      	bne.n	800fd4e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fd40:	697b      	ldr	r3, [r7, #20]
 800fd42:	3324      	adds	r3, #36	@ 0x24
 800fd44:	687a      	ldr	r2, [r7, #4]
 800fd46:	68b9      	ldr	r1, [r7, #8]
 800fd48:	0018      	movs	r0, r3
 800fd4a:	f000 fbfb 	bl	8010544 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	0018      	movs	r0, r3
 800fd52:	f7ff ff1d 	bl	800fb90 <prvUnlockQueue>
	}
 800fd56:	46c0      	nop			@ (mov r8, r8)
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	b006      	add	sp, #24
 800fd5c:	bd80      	pop	{r7, pc}

0800fd5e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fd5e:	b590      	push	{r4, r7, lr}
 800fd60:	b08d      	sub	sp, #52	@ 0x34
 800fd62:	af04      	add	r7, sp, #16
 800fd64:	60f8      	str	r0, [r7, #12]
 800fd66:	60b9      	str	r1, [r7, #8]
 800fd68:	607a      	str	r2, [r7, #4]
 800fd6a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fd6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d102      	bne.n	800fd78 <xTaskCreateStatic+0x1a>
 800fd72:	b672      	cpsid	i
 800fd74:	46c0      	nop			@ (mov r8, r8)
 800fd76:	e7fd      	b.n	800fd74 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800fd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d102      	bne.n	800fd84 <xTaskCreateStatic+0x26>
 800fd7e:	b672      	cpsid	i
 800fd80:	46c0      	nop			@ (mov r8, r8)
 800fd82:	e7fd      	b.n	800fd80 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fd84:	23a8      	movs	r3, #168	@ 0xa8
 800fd86:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fd88:	697b      	ldr	r3, [r7, #20]
 800fd8a:	2ba8      	cmp	r3, #168	@ 0xa8
 800fd8c:	d002      	beq.n	800fd94 <xTaskCreateStatic+0x36>
 800fd8e:	b672      	cpsid	i
 800fd90:	46c0      	nop			@ (mov r8, r8)
 800fd92:	e7fd      	b.n	800fd90 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fd94:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fd96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d020      	beq.n	800fdde <xTaskCreateStatic+0x80>
 800fd9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d01d      	beq.n	800fdde <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fda4:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fda6:	69fb      	ldr	r3, [r7, #28]
 800fda8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fdaa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fdac:	69fb      	ldr	r3, [r7, #28]
 800fdae:	22a5      	movs	r2, #165	@ 0xa5
 800fdb0:	2102      	movs	r1, #2
 800fdb2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fdb4:	683c      	ldr	r4, [r7, #0]
 800fdb6:	687a      	ldr	r2, [r7, #4]
 800fdb8:	68b9      	ldr	r1, [r7, #8]
 800fdba:	68f8      	ldr	r0, [r7, #12]
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	9303      	str	r3, [sp, #12]
 800fdc0:	69fb      	ldr	r3, [r7, #28]
 800fdc2:	9302      	str	r3, [sp, #8]
 800fdc4:	2318      	movs	r3, #24
 800fdc6:	18fb      	adds	r3, r7, r3
 800fdc8:	9301      	str	r3, [sp, #4]
 800fdca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdcc:	9300      	str	r3, [sp, #0]
 800fdce:	0023      	movs	r3, r4
 800fdd0:	f000 f858 	bl	800fe84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fdd4:	69fb      	ldr	r3, [r7, #28]
 800fdd6:	0018      	movs	r0, r3
 800fdd8:	f000 f8f6 	bl	800ffc8 <prvAddNewTaskToReadyList>
 800fddc:	e001      	b.n	800fde2 <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 800fdde:	2300      	movs	r3, #0
 800fde0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fde2:	69bb      	ldr	r3, [r7, #24]
	}
 800fde4:	0018      	movs	r0, r3
 800fde6:	46bd      	mov	sp, r7
 800fde8:	b009      	add	sp, #36	@ 0x24
 800fdea:	bd90      	pop	{r4, r7, pc}

0800fdec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fdec:	b590      	push	{r4, r7, lr}
 800fdee:	b08d      	sub	sp, #52	@ 0x34
 800fdf0:	af04      	add	r7, sp, #16
 800fdf2:	60f8      	str	r0, [r7, #12]
 800fdf4:	60b9      	str	r1, [r7, #8]
 800fdf6:	603b      	str	r3, [r7, #0]
 800fdf8:	1dbb      	adds	r3, r7, #6
 800fdfa:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fdfc:	1dbb      	adds	r3, r7, #6
 800fdfe:	881b      	ldrh	r3, [r3, #0]
 800fe00:	009b      	lsls	r3, r3, #2
 800fe02:	0018      	movs	r0, r3
 800fe04:	f001 fbe4 	bl	80115d0 <pvPortMalloc>
 800fe08:	0003      	movs	r3, r0
 800fe0a:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800fe0c:	697b      	ldr	r3, [r7, #20]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d010      	beq.n	800fe34 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fe12:	20a8      	movs	r0, #168	@ 0xa8
 800fe14:	f001 fbdc 	bl	80115d0 <pvPortMalloc>
 800fe18:	0003      	movs	r3, r0
 800fe1a:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800fe1c:	69fb      	ldr	r3, [r7, #28]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d003      	beq.n	800fe2a <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fe22:	69fb      	ldr	r3, [r7, #28]
 800fe24:	697a      	ldr	r2, [r7, #20]
 800fe26:	631a      	str	r2, [r3, #48]	@ 0x30
 800fe28:	e006      	b.n	800fe38 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fe2a:	697b      	ldr	r3, [r7, #20]
 800fe2c:	0018      	movs	r0, r3
 800fe2e:	f001 fc7f 	bl	8011730 <vPortFree>
 800fe32:	e001      	b.n	800fe38 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fe34:	2300      	movs	r3, #0
 800fe36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fe38:	69fb      	ldr	r3, [r7, #28]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d01a      	beq.n	800fe74 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fe3e:	69fb      	ldr	r3, [r7, #28]
 800fe40:	22a5      	movs	r2, #165	@ 0xa5
 800fe42:	2100      	movs	r1, #0
 800fe44:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fe46:	1dbb      	adds	r3, r7, #6
 800fe48:	881a      	ldrh	r2, [r3, #0]
 800fe4a:	683c      	ldr	r4, [r7, #0]
 800fe4c:	68b9      	ldr	r1, [r7, #8]
 800fe4e:	68f8      	ldr	r0, [r7, #12]
 800fe50:	2300      	movs	r3, #0
 800fe52:	9303      	str	r3, [sp, #12]
 800fe54:	69fb      	ldr	r3, [r7, #28]
 800fe56:	9302      	str	r3, [sp, #8]
 800fe58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe5a:	9301      	str	r3, [sp, #4]
 800fe5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe5e:	9300      	str	r3, [sp, #0]
 800fe60:	0023      	movs	r3, r4
 800fe62:	f000 f80f 	bl	800fe84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fe66:	69fb      	ldr	r3, [r7, #28]
 800fe68:	0018      	movs	r0, r3
 800fe6a:	f000 f8ad 	bl	800ffc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fe6e:	2301      	movs	r3, #1
 800fe70:	61bb      	str	r3, [r7, #24]
 800fe72:	e002      	b.n	800fe7a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fe74:	2301      	movs	r3, #1
 800fe76:	425b      	negs	r3, r3
 800fe78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fe7a:	69bb      	ldr	r3, [r7, #24]
	}
 800fe7c:	0018      	movs	r0, r3
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	b009      	add	sp, #36	@ 0x24
 800fe82:	bd90      	pop	{r4, r7, pc}

0800fe84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b086      	sub	sp, #24
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	60f8      	str	r0, [r7, #12]
 800fe8c:	60b9      	str	r1, [r7, #8]
 800fe8e:	607a      	str	r2, [r7, #4]
 800fe90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fe92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe94:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	009b      	lsls	r3, r3, #2
 800fe9a:	001a      	movs	r2, r3
 800fe9c:	21a5      	movs	r1, #165	@ 0xa5
 800fe9e:	f002 fff3 	bl	8012e88 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fea4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	4943      	ldr	r1, [pc, #268]	@ (800ffb8 <prvInitialiseNewTask+0x134>)
 800feaa:	468c      	mov	ip, r1
 800feac:	4463      	add	r3, ip
 800feae:	009b      	lsls	r3, r3, #2
 800feb0:	18d3      	adds	r3, r2, r3
 800feb2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	2207      	movs	r2, #7
 800feb8:	4393      	bics	r3, r2
 800feba:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800febc:	693b      	ldr	r3, [r7, #16]
 800febe:	2207      	movs	r2, #7
 800fec0:	4013      	ands	r3, r2
 800fec2:	d002      	beq.n	800feca <prvInitialiseNewTask+0x46>
 800fec4:	b672      	cpsid	i
 800fec6:	46c0      	nop			@ (mov r8, r8)
 800fec8:	e7fd      	b.n	800fec6 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800feca:	68bb      	ldr	r3, [r7, #8]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d020      	beq.n	800ff12 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fed0:	2300      	movs	r3, #0
 800fed2:	617b      	str	r3, [r7, #20]
 800fed4:	e013      	b.n	800fefe <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fed6:	68ba      	ldr	r2, [r7, #8]
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	18d3      	adds	r3, r2, r3
 800fedc:	7818      	ldrb	r0, [r3, #0]
 800fede:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fee0:	2134      	movs	r1, #52	@ 0x34
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	18d3      	adds	r3, r2, r3
 800fee6:	185b      	adds	r3, r3, r1
 800fee8:	1c02      	adds	r2, r0, #0
 800feea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800feec:	68ba      	ldr	r2, [r7, #8]
 800feee:	697b      	ldr	r3, [r7, #20]
 800fef0:	18d3      	adds	r3, r2, r3
 800fef2:	781b      	ldrb	r3, [r3, #0]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d006      	beq.n	800ff06 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fef8:	697b      	ldr	r3, [r7, #20]
 800fefa:	3301      	adds	r3, #1
 800fefc:	617b      	str	r3, [r7, #20]
 800fefe:	697b      	ldr	r3, [r7, #20]
 800ff00:	2b0f      	cmp	r3, #15
 800ff02:	d9e8      	bls.n	800fed6 <prvInitialiseNewTask+0x52>
 800ff04:	e000      	b.n	800ff08 <prvInitialiseNewTask+0x84>
			{
				break;
 800ff06:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ff08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff0a:	2243      	movs	r2, #67	@ 0x43
 800ff0c:	2100      	movs	r1, #0
 800ff0e:	5499      	strb	r1, [r3, r2]
 800ff10:	e003      	b.n	800ff1a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ff12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff14:	2234      	movs	r2, #52	@ 0x34
 800ff16:	2100      	movs	r1, #0
 800ff18:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ff1a:	6a3b      	ldr	r3, [r7, #32]
 800ff1c:	2b37      	cmp	r3, #55	@ 0x37
 800ff1e:	d901      	bls.n	800ff24 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ff20:	2337      	movs	r3, #55	@ 0x37
 800ff22:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ff24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff26:	6a3a      	ldr	r2, [r7, #32]
 800ff28:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ff2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff2c:	6a3a      	ldr	r2, [r7, #32]
 800ff2e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ff30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff32:	2200      	movs	r2, #0
 800ff34:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ff36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff38:	3304      	adds	r3, #4
 800ff3a:	0018      	movs	r0, r3
 800ff3c:	f7ff fa48 	bl	800f3d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ff40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff42:	3318      	adds	r3, #24
 800ff44:	0018      	movs	r0, r3
 800ff46:	f7ff fa43 	bl	800f3d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ff4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff4e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff50:	6a3b      	ldr	r3, [r7, #32]
 800ff52:	2238      	movs	r2, #56	@ 0x38
 800ff54:	1ad2      	subs	r2, r2, r3
 800ff56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff58:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ff5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff5e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ff60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff62:	22a0      	movs	r2, #160	@ 0xa0
 800ff64:	2100      	movs	r1, #0
 800ff66:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ff68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff6a:	22a4      	movs	r2, #164	@ 0xa4
 800ff6c:	2100      	movs	r1, #0
 800ff6e:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ff70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff72:	3354      	adds	r3, #84	@ 0x54
 800ff74:	224c      	movs	r2, #76	@ 0x4c
 800ff76:	2100      	movs	r1, #0
 800ff78:	0018      	movs	r0, r3
 800ff7a:	f002 ff85 	bl	8012e88 <memset>
 800ff7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff80:	4a0e      	ldr	r2, [pc, #56]	@ (800ffbc <prvInitialiseNewTask+0x138>)
 800ff82:	659a      	str	r2, [r3, #88]	@ 0x58
 800ff84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff86:	4a0e      	ldr	r2, [pc, #56]	@ (800ffc0 <prvInitialiseNewTask+0x13c>)
 800ff88:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ff8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff8c:	4a0d      	ldr	r2, [pc, #52]	@ (800ffc4 <prvInitialiseNewTask+0x140>)
 800ff8e:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ff90:	683a      	ldr	r2, [r7, #0]
 800ff92:	68f9      	ldr	r1, [r7, #12]
 800ff94:	693b      	ldr	r3, [r7, #16]
 800ff96:	0018      	movs	r0, r3
 800ff98:	f001 f9e4 	bl	8011364 <pxPortInitialiseStack>
 800ff9c:	0002      	movs	r2, r0
 800ff9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffa0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ffa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d002      	beq.n	800ffae <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ffa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ffae:	46c0      	nop			@ (mov r8, r8)
 800ffb0:	46bd      	mov	sp, r7
 800ffb2:	b006      	add	sp, #24
 800ffb4:	bd80      	pop	{r7, pc}
 800ffb6:	46c0      	nop			@ (mov r8, r8)
 800ffb8:	3fffffff 	.word	0x3fffffff
 800ffbc:	20007190 	.word	0x20007190
 800ffc0:	200071f8 	.word	0x200071f8
 800ffc4:	20007260 	.word	0x20007260

0800ffc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ffc8:	b580      	push	{r7, lr}
 800ffca:	b082      	sub	sp, #8
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ffd0:	f001 fa66 	bl	80114a0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ffd4:	4b2a      	ldr	r3, [pc, #168]	@ (8010080 <prvAddNewTaskToReadyList+0xb8>)
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	1c5a      	adds	r2, r3, #1
 800ffda:	4b29      	ldr	r3, [pc, #164]	@ (8010080 <prvAddNewTaskToReadyList+0xb8>)
 800ffdc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800ffde:	4b29      	ldr	r3, [pc, #164]	@ (8010084 <prvAddNewTaskToReadyList+0xbc>)
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d109      	bne.n	800fffa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ffe6:	4b27      	ldr	r3, [pc, #156]	@ (8010084 <prvAddNewTaskToReadyList+0xbc>)
 800ffe8:	687a      	ldr	r2, [r7, #4]
 800ffea:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ffec:	4b24      	ldr	r3, [pc, #144]	@ (8010080 <prvAddNewTaskToReadyList+0xb8>)
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	2b01      	cmp	r3, #1
 800fff2:	d110      	bne.n	8010016 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fff4:	f000 fbac 	bl	8010750 <prvInitialiseTaskLists>
 800fff8:	e00d      	b.n	8010016 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fffa:	4b23      	ldr	r3, [pc, #140]	@ (8010088 <prvAddNewTaskToReadyList+0xc0>)
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d109      	bne.n	8010016 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010002:	4b20      	ldr	r3, [pc, #128]	@ (8010084 <prvAddNewTaskToReadyList+0xbc>)
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801000c:	429a      	cmp	r2, r3
 801000e:	d802      	bhi.n	8010016 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010010:	4b1c      	ldr	r3, [pc, #112]	@ (8010084 <prvAddNewTaskToReadyList+0xbc>)
 8010012:	687a      	ldr	r2, [r7, #4]
 8010014:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010016:	4b1d      	ldr	r3, [pc, #116]	@ (801008c <prvAddNewTaskToReadyList+0xc4>)
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	1c5a      	adds	r2, r3, #1
 801001c:	4b1b      	ldr	r3, [pc, #108]	@ (801008c <prvAddNewTaskToReadyList+0xc4>)
 801001e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010020:	4b1a      	ldr	r3, [pc, #104]	@ (801008c <prvAddNewTaskToReadyList+0xc4>)
 8010022:	681a      	ldr	r2, [r3, #0]
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801002c:	4b18      	ldr	r3, [pc, #96]	@ (8010090 <prvAddNewTaskToReadyList+0xc8>)
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	429a      	cmp	r2, r3
 8010032:	d903      	bls.n	801003c <prvAddNewTaskToReadyList+0x74>
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010038:	4b15      	ldr	r3, [pc, #84]	@ (8010090 <prvAddNewTaskToReadyList+0xc8>)
 801003a:	601a      	str	r2, [r3, #0]
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010040:	0013      	movs	r3, r2
 8010042:	009b      	lsls	r3, r3, #2
 8010044:	189b      	adds	r3, r3, r2
 8010046:	009b      	lsls	r3, r3, #2
 8010048:	4a12      	ldr	r2, [pc, #72]	@ (8010094 <prvAddNewTaskToReadyList+0xcc>)
 801004a:	189a      	adds	r2, r3, r2
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	3304      	adds	r3, #4
 8010050:	0019      	movs	r1, r3
 8010052:	0010      	movs	r0, r2
 8010054:	f7ff f9c7 	bl	800f3e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010058:	f001 fa34 	bl	80114c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801005c:	4b0a      	ldr	r3, [pc, #40]	@ (8010088 <prvAddNewTaskToReadyList+0xc0>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d008      	beq.n	8010076 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010064:	4b07      	ldr	r3, [pc, #28]	@ (8010084 <prvAddNewTaskToReadyList+0xbc>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801006e:	429a      	cmp	r2, r3
 8010070:	d201      	bcs.n	8010076 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010072:	f001 fa05 	bl	8011480 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010076:	46c0      	nop			@ (mov r8, r8)
 8010078:	46bd      	mov	sp, r7
 801007a:	b002      	add	sp, #8
 801007c:	bd80      	pop	{r7, pc}
 801007e:	46c0      	nop			@ (mov r8, r8)
 8010080:	20003c18 	.word	0x20003c18
 8010084:	20003744 	.word	0x20003744
 8010088:	20003c24 	.word	0x20003c24
 801008c:	20003c34 	.word	0x20003c34
 8010090:	20003c20 	.word	0x20003c20
 8010094:	20003748 	.word	0x20003748

08010098 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010098:	b580      	push	{r7, lr}
 801009a:	b084      	sub	sp, #16
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80100a0:	2300      	movs	r3, #0
 80100a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d011      	beq.n	80100ce <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80100aa:	4b0d      	ldr	r3, [pc, #52]	@ (80100e0 <vTaskDelay+0x48>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d002      	beq.n	80100b8 <vTaskDelay+0x20>
 80100b2:	b672      	cpsid	i
 80100b4:	46c0      	nop			@ (mov r8, r8)
 80100b6:	e7fd      	b.n	80100b4 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80100b8:	f000 f874 	bl	80101a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	2100      	movs	r1, #0
 80100c0:	0018      	movs	r0, r3
 80100c2:	f000 fd3f 	bl	8010b44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80100c6:	f000 f879 	bl	80101bc <xTaskResumeAll>
 80100ca:	0003      	movs	r3, r0
 80100cc:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d101      	bne.n	80100d8 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 80100d4:	f001 f9d4 	bl	8011480 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80100d8:	46c0      	nop			@ (mov r8, r8)
 80100da:	46bd      	mov	sp, r7
 80100dc:	b004      	add	sp, #16
 80100de:	bd80      	pop	{r7, pc}
 80100e0:	20003c40 	.word	0x20003c40

080100e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80100e4:	b590      	push	{r4, r7, lr}
 80100e6:	b089      	sub	sp, #36	@ 0x24
 80100e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80100ea:	2300      	movs	r3, #0
 80100ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80100ee:	2300      	movs	r3, #0
 80100f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80100f2:	003a      	movs	r2, r7
 80100f4:	1d39      	adds	r1, r7, #4
 80100f6:	2308      	movs	r3, #8
 80100f8:	18fb      	adds	r3, r7, r3
 80100fa:	0018      	movs	r0, r3
 80100fc:	f7ff f91a 	bl	800f334 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010100:	683c      	ldr	r4, [r7, #0]
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	68ba      	ldr	r2, [r7, #8]
 8010106:	491f      	ldr	r1, [pc, #124]	@ (8010184 <vTaskStartScheduler+0xa0>)
 8010108:	481f      	ldr	r0, [pc, #124]	@ (8010188 <vTaskStartScheduler+0xa4>)
 801010a:	9202      	str	r2, [sp, #8]
 801010c:	9301      	str	r3, [sp, #4]
 801010e:	2300      	movs	r3, #0
 8010110:	9300      	str	r3, [sp, #0]
 8010112:	2300      	movs	r3, #0
 8010114:	0022      	movs	r2, r4
 8010116:	f7ff fe22 	bl	800fd5e <xTaskCreateStatic>
 801011a:	0002      	movs	r2, r0
 801011c:	4b1b      	ldr	r3, [pc, #108]	@ (801018c <vTaskStartScheduler+0xa8>)
 801011e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010120:	4b1a      	ldr	r3, [pc, #104]	@ (801018c <vTaskStartScheduler+0xa8>)
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d002      	beq.n	801012e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010128:	2301      	movs	r3, #1
 801012a:	60fb      	str	r3, [r7, #12]
 801012c:	e001      	b.n	8010132 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801012e:	2300      	movs	r3, #0
 8010130:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	2b01      	cmp	r3, #1
 8010136:	d103      	bne.n	8010140 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8010138:	f000 fd58 	bl	8010bec <xTimerCreateTimerTask>
 801013c:	0003      	movs	r3, r0
 801013e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	2b01      	cmp	r3, #1
 8010144:	d113      	bne.n	801016e <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8010146:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010148:	4b11      	ldr	r3, [pc, #68]	@ (8010190 <vTaskStartScheduler+0xac>)
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	3354      	adds	r3, #84	@ 0x54
 801014e:	001a      	movs	r2, r3
 8010150:	4b10      	ldr	r3, [pc, #64]	@ (8010194 <vTaskStartScheduler+0xb0>)
 8010152:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010154:	4b10      	ldr	r3, [pc, #64]	@ (8010198 <vTaskStartScheduler+0xb4>)
 8010156:	2201      	movs	r2, #1
 8010158:	4252      	negs	r2, r2
 801015a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801015c:	4b0f      	ldr	r3, [pc, #60]	@ (801019c <vTaskStartScheduler+0xb8>)
 801015e:	2201      	movs	r2, #1
 8010160:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010162:	4b0f      	ldr	r3, [pc, #60]	@ (80101a0 <vTaskStartScheduler+0xbc>)
 8010164:	2200      	movs	r2, #0
 8010166:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010168:	f001 f966 	bl	8011438 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801016c:	e005      	b.n	801017a <vTaskStartScheduler+0x96>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	3301      	adds	r3, #1
 8010172:	d102      	bne.n	801017a <vTaskStartScheduler+0x96>
 8010174:	b672      	cpsid	i
 8010176:	46c0      	nop			@ (mov r8, r8)
 8010178:	e7fd      	b.n	8010176 <vTaskStartScheduler+0x92>
}
 801017a:	46c0      	nop			@ (mov r8, r8)
 801017c:	46bd      	mov	sp, r7
 801017e:	b005      	add	sp, #20
 8010180:	bd90      	pop	{r4, r7, pc}
 8010182:	46c0      	nop			@ (mov r8, r8)
 8010184:	080170b8 	.word	0x080170b8
 8010188:	08010731 	.word	0x08010731
 801018c:	20003c3c 	.word	0x20003c3c
 8010190:	20003744 	.word	0x20003744
 8010194:	20000094 	.word	0x20000094
 8010198:	20003c38 	.word	0x20003c38
 801019c:	20003c24 	.word	0x20003c24
 80101a0:	20003c1c 	.word	0x20003c1c

080101a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80101a8:	4b03      	ldr	r3, [pc, #12]	@ (80101b8 <vTaskSuspendAll+0x14>)
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	1c5a      	adds	r2, r3, #1
 80101ae:	4b02      	ldr	r3, [pc, #8]	@ (80101b8 <vTaskSuspendAll+0x14>)
 80101b0:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80101b2:	46c0      	nop			@ (mov r8, r8)
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}
 80101b8:	20003c40 	.word	0x20003c40

080101bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b084      	sub	sp, #16
 80101c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80101c2:	2300      	movs	r3, #0
 80101c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80101c6:	2300      	movs	r3, #0
 80101c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80101ca:	4b3a      	ldr	r3, [pc, #232]	@ (80102b4 <xTaskResumeAll+0xf8>)
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d102      	bne.n	80101d8 <xTaskResumeAll+0x1c>
 80101d2:	b672      	cpsid	i
 80101d4:	46c0      	nop			@ (mov r8, r8)
 80101d6:	e7fd      	b.n	80101d4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80101d8:	f001 f962 	bl	80114a0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80101dc:	4b35      	ldr	r3, [pc, #212]	@ (80102b4 <xTaskResumeAll+0xf8>)
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	1e5a      	subs	r2, r3, #1
 80101e2:	4b34      	ldr	r3, [pc, #208]	@ (80102b4 <xTaskResumeAll+0xf8>)
 80101e4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101e6:	4b33      	ldr	r3, [pc, #204]	@ (80102b4 <xTaskResumeAll+0xf8>)
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d15b      	bne.n	80102a6 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80101ee:	4b32      	ldr	r3, [pc, #200]	@ (80102b8 <xTaskResumeAll+0xfc>)
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d057      	beq.n	80102a6 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80101f6:	e02f      	b.n	8010258 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101f8:	4b30      	ldr	r3, [pc, #192]	@ (80102bc <xTaskResumeAll+0x100>)
 80101fa:	68db      	ldr	r3, [r3, #12]
 80101fc:	68db      	ldr	r3, [r3, #12]
 80101fe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	3318      	adds	r3, #24
 8010204:	0018      	movs	r0, r3
 8010206:	f7ff f946 	bl	800f496 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	3304      	adds	r3, #4
 801020e:	0018      	movs	r0, r3
 8010210:	f7ff f941 	bl	800f496 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010218:	4b29      	ldr	r3, [pc, #164]	@ (80102c0 <xTaskResumeAll+0x104>)
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	429a      	cmp	r2, r3
 801021e:	d903      	bls.n	8010228 <xTaskResumeAll+0x6c>
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010224:	4b26      	ldr	r3, [pc, #152]	@ (80102c0 <xTaskResumeAll+0x104>)
 8010226:	601a      	str	r2, [r3, #0]
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801022c:	0013      	movs	r3, r2
 801022e:	009b      	lsls	r3, r3, #2
 8010230:	189b      	adds	r3, r3, r2
 8010232:	009b      	lsls	r3, r3, #2
 8010234:	4a23      	ldr	r2, [pc, #140]	@ (80102c4 <xTaskResumeAll+0x108>)
 8010236:	189a      	adds	r2, r3, r2
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	3304      	adds	r3, #4
 801023c:	0019      	movs	r1, r3
 801023e:	0010      	movs	r0, r2
 8010240:	f7ff f8d1 	bl	800f3e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010248:	4b1f      	ldr	r3, [pc, #124]	@ (80102c8 <xTaskResumeAll+0x10c>)
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801024e:	429a      	cmp	r2, r3
 8010250:	d302      	bcc.n	8010258 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8010252:	4b1e      	ldr	r3, [pc, #120]	@ (80102cc <xTaskResumeAll+0x110>)
 8010254:	2201      	movs	r2, #1
 8010256:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010258:	4b18      	ldr	r3, [pc, #96]	@ (80102bc <xTaskResumeAll+0x100>)
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	2b00      	cmp	r3, #0
 801025e:	d1cb      	bne.n	80101f8 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d001      	beq.n	801026a <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010266:	f000 fb13 	bl	8010890 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801026a:	4b19      	ldr	r3, [pc, #100]	@ (80102d0 <xTaskResumeAll+0x114>)
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d00f      	beq.n	8010296 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010276:	f000 f83b 	bl	80102f0 <xTaskIncrementTick>
 801027a:	1e03      	subs	r3, r0, #0
 801027c:	d002      	beq.n	8010284 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 801027e:	4b13      	ldr	r3, [pc, #76]	@ (80102cc <xTaskResumeAll+0x110>)
 8010280:	2201      	movs	r2, #1
 8010282:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	3b01      	subs	r3, #1
 8010288:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d1f2      	bne.n	8010276 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8010290:	4b0f      	ldr	r3, [pc, #60]	@ (80102d0 <xTaskResumeAll+0x114>)
 8010292:	2200      	movs	r2, #0
 8010294:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010296:	4b0d      	ldr	r3, [pc, #52]	@ (80102cc <xTaskResumeAll+0x110>)
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d003      	beq.n	80102a6 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801029e:	2301      	movs	r3, #1
 80102a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80102a2:	f001 f8ed 	bl	8011480 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80102a6:	f001 f90d 	bl	80114c4 <vPortExitCritical>

	return xAlreadyYielded;
 80102aa:	68bb      	ldr	r3, [r7, #8]
}
 80102ac:	0018      	movs	r0, r3
 80102ae:	46bd      	mov	sp, r7
 80102b0:	b004      	add	sp, #16
 80102b2:	bd80      	pop	{r7, pc}
 80102b4:	20003c40 	.word	0x20003c40
 80102b8:	20003c18 	.word	0x20003c18
 80102bc:	20003bd8 	.word	0x20003bd8
 80102c0:	20003c20 	.word	0x20003c20
 80102c4:	20003748 	.word	0x20003748
 80102c8:	20003744 	.word	0x20003744
 80102cc:	20003c2c 	.word	0x20003c2c
 80102d0:	20003c28 	.word	0x20003c28

080102d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b082      	sub	sp, #8
 80102d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80102da:	4b04      	ldr	r3, [pc, #16]	@ (80102ec <xTaskGetTickCount+0x18>)
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80102e0:	687b      	ldr	r3, [r7, #4]
}
 80102e2:	0018      	movs	r0, r3
 80102e4:	46bd      	mov	sp, r7
 80102e6:	b002      	add	sp, #8
 80102e8:	bd80      	pop	{r7, pc}
 80102ea:	46c0      	nop			@ (mov r8, r8)
 80102ec:	20003c1c 	.word	0x20003c1c

080102f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b086      	sub	sp, #24
 80102f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80102f6:	2300      	movs	r3, #0
 80102f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80102fa:	4b4a      	ldr	r3, [pc, #296]	@ (8010424 <xTaskIncrementTick+0x134>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d000      	beq.n	8010304 <xTaskIncrementTick+0x14>
 8010302:	e085      	b.n	8010410 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010304:	4b48      	ldr	r3, [pc, #288]	@ (8010428 <xTaskIncrementTick+0x138>)
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	3301      	adds	r3, #1
 801030a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801030c:	4b46      	ldr	r3, [pc, #280]	@ (8010428 <xTaskIncrementTick+0x138>)
 801030e:	693a      	ldr	r2, [r7, #16]
 8010310:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010312:	693b      	ldr	r3, [r7, #16]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d118      	bne.n	801034a <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010318:	4b44      	ldr	r3, [pc, #272]	@ (801042c <xTaskIncrementTick+0x13c>)
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	2b00      	cmp	r3, #0
 8010320:	d002      	beq.n	8010328 <xTaskIncrementTick+0x38>
 8010322:	b672      	cpsid	i
 8010324:	46c0      	nop			@ (mov r8, r8)
 8010326:	e7fd      	b.n	8010324 <xTaskIncrementTick+0x34>
 8010328:	4b40      	ldr	r3, [pc, #256]	@ (801042c <xTaskIncrementTick+0x13c>)
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	60fb      	str	r3, [r7, #12]
 801032e:	4b40      	ldr	r3, [pc, #256]	@ (8010430 <xTaskIncrementTick+0x140>)
 8010330:	681a      	ldr	r2, [r3, #0]
 8010332:	4b3e      	ldr	r3, [pc, #248]	@ (801042c <xTaskIncrementTick+0x13c>)
 8010334:	601a      	str	r2, [r3, #0]
 8010336:	4b3e      	ldr	r3, [pc, #248]	@ (8010430 <xTaskIncrementTick+0x140>)
 8010338:	68fa      	ldr	r2, [r7, #12]
 801033a:	601a      	str	r2, [r3, #0]
 801033c:	4b3d      	ldr	r3, [pc, #244]	@ (8010434 <xTaskIncrementTick+0x144>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	1c5a      	adds	r2, r3, #1
 8010342:	4b3c      	ldr	r3, [pc, #240]	@ (8010434 <xTaskIncrementTick+0x144>)
 8010344:	601a      	str	r2, [r3, #0]
 8010346:	f000 faa3 	bl	8010890 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801034a:	4b3b      	ldr	r3, [pc, #236]	@ (8010438 <xTaskIncrementTick+0x148>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	693a      	ldr	r2, [r7, #16]
 8010350:	429a      	cmp	r2, r3
 8010352:	d349      	bcc.n	80103e8 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010354:	4b35      	ldr	r3, [pc, #212]	@ (801042c <xTaskIncrementTick+0x13c>)
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d104      	bne.n	8010368 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801035e:	4b36      	ldr	r3, [pc, #216]	@ (8010438 <xTaskIncrementTick+0x148>)
 8010360:	2201      	movs	r2, #1
 8010362:	4252      	negs	r2, r2
 8010364:	601a      	str	r2, [r3, #0]
					break;
 8010366:	e03f      	b.n	80103e8 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010368:	4b30      	ldr	r3, [pc, #192]	@ (801042c <xTaskIncrementTick+0x13c>)
 801036a:	681b      	ldr	r3, [r3, #0]
 801036c:	68db      	ldr	r3, [r3, #12]
 801036e:	68db      	ldr	r3, [r3, #12]
 8010370:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010372:	68bb      	ldr	r3, [r7, #8]
 8010374:	685b      	ldr	r3, [r3, #4]
 8010376:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010378:	693a      	ldr	r2, [r7, #16]
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	429a      	cmp	r2, r3
 801037e:	d203      	bcs.n	8010388 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010380:	4b2d      	ldr	r3, [pc, #180]	@ (8010438 <xTaskIncrementTick+0x148>)
 8010382:	687a      	ldr	r2, [r7, #4]
 8010384:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010386:	e02f      	b.n	80103e8 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010388:	68bb      	ldr	r3, [r7, #8]
 801038a:	3304      	adds	r3, #4
 801038c:	0018      	movs	r0, r3
 801038e:	f7ff f882 	bl	800f496 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010392:	68bb      	ldr	r3, [r7, #8]
 8010394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010396:	2b00      	cmp	r3, #0
 8010398:	d004      	beq.n	80103a4 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801039a:	68bb      	ldr	r3, [r7, #8]
 801039c:	3318      	adds	r3, #24
 801039e:	0018      	movs	r0, r3
 80103a0:	f7ff f879 	bl	800f496 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80103a4:	68bb      	ldr	r3, [r7, #8]
 80103a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103a8:	4b24      	ldr	r3, [pc, #144]	@ (801043c <xTaskIncrementTick+0x14c>)
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	429a      	cmp	r2, r3
 80103ae:	d903      	bls.n	80103b8 <xTaskIncrementTick+0xc8>
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103b4:	4b21      	ldr	r3, [pc, #132]	@ (801043c <xTaskIncrementTick+0x14c>)
 80103b6:	601a      	str	r2, [r3, #0]
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103bc:	0013      	movs	r3, r2
 80103be:	009b      	lsls	r3, r3, #2
 80103c0:	189b      	adds	r3, r3, r2
 80103c2:	009b      	lsls	r3, r3, #2
 80103c4:	4a1e      	ldr	r2, [pc, #120]	@ (8010440 <xTaskIncrementTick+0x150>)
 80103c6:	189a      	adds	r2, r3, r2
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	3304      	adds	r3, #4
 80103cc:	0019      	movs	r1, r3
 80103ce:	0010      	movs	r0, r2
 80103d0:	f7ff f809 	bl	800f3e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80103d4:	68bb      	ldr	r3, [r7, #8]
 80103d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103d8:	4b1a      	ldr	r3, [pc, #104]	@ (8010444 <xTaskIncrementTick+0x154>)
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103de:	429a      	cmp	r2, r3
 80103e0:	d3b8      	bcc.n	8010354 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 80103e2:	2301      	movs	r3, #1
 80103e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80103e6:	e7b5      	b.n	8010354 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80103e8:	4b16      	ldr	r3, [pc, #88]	@ (8010444 <xTaskIncrementTick+0x154>)
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103ee:	4914      	ldr	r1, [pc, #80]	@ (8010440 <xTaskIncrementTick+0x150>)
 80103f0:	0013      	movs	r3, r2
 80103f2:	009b      	lsls	r3, r3, #2
 80103f4:	189b      	adds	r3, r3, r2
 80103f6:	009b      	lsls	r3, r3, #2
 80103f8:	585b      	ldr	r3, [r3, r1]
 80103fa:	2b01      	cmp	r3, #1
 80103fc:	d901      	bls.n	8010402 <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 80103fe:	2301      	movs	r3, #1
 8010400:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010402:	4b11      	ldr	r3, [pc, #68]	@ (8010448 <xTaskIncrementTick+0x158>)
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d007      	beq.n	801041a <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 801040a:	2301      	movs	r3, #1
 801040c:	617b      	str	r3, [r7, #20]
 801040e:	e004      	b.n	801041a <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010410:	4b0e      	ldr	r3, [pc, #56]	@ (801044c <xTaskIncrementTick+0x15c>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	1c5a      	adds	r2, r3, #1
 8010416:	4b0d      	ldr	r3, [pc, #52]	@ (801044c <xTaskIncrementTick+0x15c>)
 8010418:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801041a:	697b      	ldr	r3, [r7, #20]
}
 801041c:	0018      	movs	r0, r3
 801041e:	46bd      	mov	sp, r7
 8010420:	b006      	add	sp, #24
 8010422:	bd80      	pop	{r7, pc}
 8010424:	20003c40 	.word	0x20003c40
 8010428:	20003c1c 	.word	0x20003c1c
 801042c:	20003bd0 	.word	0x20003bd0
 8010430:	20003bd4 	.word	0x20003bd4
 8010434:	20003c30 	.word	0x20003c30
 8010438:	20003c38 	.word	0x20003c38
 801043c:	20003c20 	.word	0x20003c20
 8010440:	20003748 	.word	0x20003748
 8010444:	20003744 	.word	0x20003744
 8010448:	20003c2c 	.word	0x20003c2c
 801044c:	20003c28 	.word	0x20003c28

08010450 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b082      	sub	sp, #8
 8010454:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010456:	4b25      	ldr	r3, [pc, #148]	@ (80104ec <vTaskSwitchContext+0x9c>)
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	2b00      	cmp	r3, #0
 801045c:	d003      	beq.n	8010466 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801045e:	4b24      	ldr	r3, [pc, #144]	@ (80104f0 <vTaskSwitchContext+0xa0>)
 8010460:	2201      	movs	r2, #1
 8010462:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010464:	e03e      	b.n	80104e4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8010466:	4b22      	ldr	r3, [pc, #136]	@ (80104f0 <vTaskSwitchContext+0xa0>)
 8010468:	2200      	movs	r2, #0
 801046a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801046c:	4b21      	ldr	r3, [pc, #132]	@ (80104f4 <vTaskSwitchContext+0xa4>)
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	607b      	str	r3, [r7, #4]
 8010472:	e008      	b.n	8010486 <vTaskSwitchContext+0x36>
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d102      	bne.n	8010480 <vTaskSwitchContext+0x30>
 801047a:	b672      	cpsid	i
 801047c:	46c0      	nop			@ (mov r8, r8)
 801047e:	e7fd      	b.n	801047c <vTaskSwitchContext+0x2c>
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	3b01      	subs	r3, #1
 8010484:	607b      	str	r3, [r7, #4]
 8010486:	491c      	ldr	r1, [pc, #112]	@ (80104f8 <vTaskSwitchContext+0xa8>)
 8010488:	687a      	ldr	r2, [r7, #4]
 801048a:	0013      	movs	r3, r2
 801048c:	009b      	lsls	r3, r3, #2
 801048e:	189b      	adds	r3, r3, r2
 8010490:	009b      	lsls	r3, r3, #2
 8010492:	585b      	ldr	r3, [r3, r1]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d0ed      	beq.n	8010474 <vTaskSwitchContext+0x24>
 8010498:	687a      	ldr	r2, [r7, #4]
 801049a:	0013      	movs	r3, r2
 801049c:	009b      	lsls	r3, r3, #2
 801049e:	189b      	adds	r3, r3, r2
 80104a0:	009b      	lsls	r3, r3, #2
 80104a2:	4a15      	ldr	r2, [pc, #84]	@ (80104f8 <vTaskSwitchContext+0xa8>)
 80104a4:	189b      	adds	r3, r3, r2
 80104a6:	603b      	str	r3, [r7, #0]
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	685b      	ldr	r3, [r3, #4]
 80104ac:	685a      	ldr	r2, [r3, #4]
 80104ae:	683b      	ldr	r3, [r7, #0]
 80104b0:	605a      	str	r2, [r3, #4]
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	685a      	ldr	r2, [r3, #4]
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	3308      	adds	r3, #8
 80104ba:	429a      	cmp	r2, r3
 80104bc:	d104      	bne.n	80104c8 <vTaskSwitchContext+0x78>
 80104be:	683b      	ldr	r3, [r7, #0]
 80104c0:	685b      	ldr	r3, [r3, #4]
 80104c2:	685a      	ldr	r2, [r3, #4]
 80104c4:	683b      	ldr	r3, [r7, #0]
 80104c6:	605a      	str	r2, [r3, #4]
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	685b      	ldr	r3, [r3, #4]
 80104cc:	68da      	ldr	r2, [r3, #12]
 80104ce:	4b0b      	ldr	r3, [pc, #44]	@ (80104fc <vTaskSwitchContext+0xac>)
 80104d0:	601a      	str	r2, [r3, #0]
 80104d2:	4b08      	ldr	r3, [pc, #32]	@ (80104f4 <vTaskSwitchContext+0xa4>)
 80104d4:	687a      	ldr	r2, [r7, #4]
 80104d6:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80104d8:	4b08      	ldr	r3, [pc, #32]	@ (80104fc <vTaskSwitchContext+0xac>)
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	3354      	adds	r3, #84	@ 0x54
 80104de:	001a      	movs	r2, r3
 80104e0:	4b07      	ldr	r3, [pc, #28]	@ (8010500 <vTaskSwitchContext+0xb0>)
 80104e2:	601a      	str	r2, [r3, #0]
}
 80104e4:	46c0      	nop			@ (mov r8, r8)
 80104e6:	46bd      	mov	sp, r7
 80104e8:	b002      	add	sp, #8
 80104ea:	bd80      	pop	{r7, pc}
 80104ec:	20003c40 	.word	0x20003c40
 80104f0:	20003c2c 	.word	0x20003c2c
 80104f4:	20003c20 	.word	0x20003c20
 80104f8:	20003748 	.word	0x20003748
 80104fc:	20003744 	.word	0x20003744
 8010500:	20000094 	.word	0x20000094

08010504 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b082      	sub	sp, #8
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
 801050c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d102      	bne.n	801051a <vTaskPlaceOnEventList+0x16>
 8010514:	b672      	cpsid	i
 8010516:	46c0      	nop			@ (mov r8, r8)
 8010518:	e7fd      	b.n	8010516 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801051a:	4b09      	ldr	r3, [pc, #36]	@ (8010540 <vTaskPlaceOnEventList+0x3c>)
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	3318      	adds	r3, #24
 8010520:	001a      	movs	r2, r3
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	0011      	movs	r1, r2
 8010526:	0018      	movs	r0, r3
 8010528:	f7fe ff7f 	bl	800f42a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	2101      	movs	r1, #1
 8010530:	0018      	movs	r0, r3
 8010532:	f000 fb07 	bl	8010b44 <prvAddCurrentTaskToDelayedList>
}
 8010536:	46c0      	nop			@ (mov r8, r8)
 8010538:	46bd      	mov	sp, r7
 801053a:	b002      	add	sp, #8
 801053c:	bd80      	pop	{r7, pc}
 801053e:	46c0      	nop			@ (mov r8, r8)
 8010540:	20003744 	.word	0x20003744

08010544 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010544:	b580      	push	{r7, lr}
 8010546:	b084      	sub	sp, #16
 8010548:	af00      	add	r7, sp, #0
 801054a:	60f8      	str	r0, [r7, #12]
 801054c:	60b9      	str	r1, [r7, #8]
 801054e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d102      	bne.n	801055c <vTaskPlaceOnEventListRestricted+0x18>
 8010556:	b672      	cpsid	i
 8010558:	46c0      	nop			@ (mov r8, r8)
 801055a:	e7fd      	b.n	8010558 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801055c:	4b0c      	ldr	r3, [pc, #48]	@ (8010590 <vTaskPlaceOnEventListRestricted+0x4c>)
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	3318      	adds	r3, #24
 8010562:	001a      	movs	r2, r3
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	0011      	movs	r1, r2
 8010568:	0018      	movs	r0, r3
 801056a:	f7fe ff3c 	bl	800f3e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d002      	beq.n	801057a <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 8010574:	2301      	movs	r3, #1
 8010576:	425b      	negs	r3, r3
 8010578:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801057a:	687a      	ldr	r2, [r7, #4]
 801057c:	68bb      	ldr	r3, [r7, #8]
 801057e:	0011      	movs	r1, r2
 8010580:	0018      	movs	r0, r3
 8010582:	f000 fadf 	bl	8010b44 <prvAddCurrentTaskToDelayedList>
	}
 8010586:	46c0      	nop			@ (mov r8, r8)
 8010588:	46bd      	mov	sp, r7
 801058a:	b004      	add	sp, #16
 801058c:	bd80      	pop	{r7, pc}
 801058e:	46c0      	nop			@ (mov r8, r8)
 8010590:	20003744 	.word	0x20003744

08010594 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b084      	sub	sp, #16
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	68db      	ldr	r3, [r3, #12]
 80105a0:	68db      	ldr	r3, [r3, #12]
 80105a2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80105a4:	68bb      	ldr	r3, [r7, #8]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d102      	bne.n	80105b0 <xTaskRemoveFromEventList+0x1c>
 80105aa:	b672      	cpsid	i
 80105ac:	46c0      	nop			@ (mov r8, r8)
 80105ae:	e7fd      	b.n	80105ac <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80105b0:	68bb      	ldr	r3, [r7, #8]
 80105b2:	3318      	adds	r3, #24
 80105b4:	0018      	movs	r0, r3
 80105b6:	f7fe ff6e 	bl	800f496 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80105ba:	4b1f      	ldr	r3, [pc, #124]	@ (8010638 <xTaskRemoveFromEventList+0xa4>)
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d11d      	bne.n	80105fe <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80105c2:	68bb      	ldr	r3, [r7, #8]
 80105c4:	3304      	adds	r3, #4
 80105c6:	0018      	movs	r0, r3
 80105c8:	f7fe ff65 	bl	800f496 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80105cc:	68bb      	ldr	r3, [r7, #8]
 80105ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105d0:	4b1a      	ldr	r3, [pc, #104]	@ (801063c <xTaskRemoveFromEventList+0xa8>)
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	429a      	cmp	r2, r3
 80105d6:	d903      	bls.n	80105e0 <xTaskRemoveFromEventList+0x4c>
 80105d8:	68bb      	ldr	r3, [r7, #8]
 80105da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105dc:	4b17      	ldr	r3, [pc, #92]	@ (801063c <xTaskRemoveFromEventList+0xa8>)
 80105de:	601a      	str	r2, [r3, #0]
 80105e0:	68bb      	ldr	r3, [r7, #8]
 80105e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105e4:	0013      	movs	r3, r2
 80105e6:	009b      	lsls	r3, r3, #2
 80105e8:	189b      	adds	r3, r3, r2
 80105ea:	009b      	lsls	r3, r3, #2
 80105ec:	4a14      	ldr	r2, [pc, #80]	@ (8010640 <xTaskRemoveFromEventList+0xac>)
 80105ee:	189a      	adds	r2, r3, r2
 80105f0:	68bb      	ldr	r3, [r7, #8]
 80105f2:	3304      	adds	r3, #4
 80105f4:	0019      	movs	r1, r3
 80105f6:	0010      	movs	r0, r2
 80105f8:	f7fe fef5 	bl	800f3e6 <vListInsertEnd>
 80105fc:	e007      	b.n	801060e <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80105fe:	68bb      	ldr	r3, [r7, #8]
 8010600:	3318      	adds	r3, #24
 8010602:	001a      	movs	r2, r3
 8010604:	4b0f      	ldr	r3, [pc, #60]	@ (8010644 <xTaskRemoveFromEventList+0xb0>)
 8010606:	0011      	movs	r1, r2
 8010608:	0018      	movs	r0, r3
 801060a:	f7fe feec 	bl	800f3e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801060e:	68bb      	ldr	r3, [r7, #8]
 8010610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010612:	4b0d      	ldr	r3, [pc, #52]	@ (8010648 <xTaskRemoveFromEventList+0xb4>)
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010618:	429a      	cmp	r2, r3
 801061a:	d905      	bls.n	8010628 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801061c:	2301      	movs	r3, #1
 801061e:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010620:	4b0a      	ldr	r3, [pc, #40]	@ (801064c <xTaskRemoveFromEventList+0xb8>)
 8010622:	2201      	movs	r2, #1
 8010624:	601a      	str	r2, [r3, #0]
 8010626:	e001      	b.n	801062c <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8010628:	2300      	movs	r3, #0
 801062a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 801062c:	68fb      	ldr	r3, [r7, #12]
}
 801062e:	0018      	movs	r0, r3
 8010630:	46bd      	mov	sp, r7
 8010632:	b004      	add	sp, #16
 8010634:	bd80      	pop	{r7, pc}
 8010636:	46c0      	nop			@ (mov r8, r8)
 8010638:	20003c40 	.word	0x20003c40
 801063c:	20003c20 	.word	0x20003c20
 8010640:	20003748 	.word	0x20003748
 8010644:	20003bd8 	.word	0x20003bd8
 8010648:	20003744 	.word	0x20003744
 801064c:	20003c2c 	.word	0x20003c2c

08010650 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b082      	sub	sp, #8
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010658:	4b05      	ldr	r3, [pc, #20]	@ (8010670 <vTaskInternalSetTimeOutState+0x20>)
 801065a:	681a      	ldr	r2, [r3, #0]
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010660:	4b04      	ldr	r3, [pc, #16]	@ (8010674 <vTaskInternalSetTimeOutState+0x24>)
 8010662:	681a      	ldr	r2, [r3, #0]
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	605a      	str	r2, [r3, #4]
}
 8010668:	46c0      	nop			@ (mov r8, r8)
 801066a:	46bd      	mov	sp, r7
 801066c:	b002      	add	sp, #8
 801066e:	bd80      	pop	{r7, pc}
 8010670:	20003c30 	.word	0x20003c30
 8010674:	20003c1c 	.word	0x20003c1c

08010678 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010678:	b580      	push	{r7, lr}
 801067a:	b086      	sub	sp, #24
 801067c:	af00      	add	r7, sp, #0
 801067e:	6078      	str	r0, [r7, #4]
 8010680:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d102      	bne.n	801068e <xTaskCheckForTimeOut+0x16>
 8010688:	b672      	cpsid	i
 801068a:	46c0      	nop			@ (mov r8, r8)
 801068c:	e7fd      	b.n	801068a <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d102      	bne.n	801069a <xTaskCheckForTimeOut+0x22>
 8010694:	b672      	cpsid	i
 8010696:	46c0      	nop			@ (mov r8, r8)
 8010698:	e7fd      	b.n	8010696 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 801069a:	f000 ff01 	bl	80114a0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801069e:	4b1d      	ldr	r3, [pc, #116]	@ (8010714 <xTaskCheckForTimeOut+0x9c>)
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	685b      	ldr	r3, [r3, #4]
 80106a8:	693a      	ldr	r2, [r7, #16]
 80106aa:	1ad3      	subs	r3, r2, r3
 80106ac:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80106ae:	683b      	ldr	r3, [r7, #0]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	3301      	adds	r3, #1
 80106b4:	d102      	bne.n	80106bc <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80106b6:	2300      	movs	r3, #0
 80106b8:	617b      	str	r3, [r7, #20]
 80106ba:	e024      	b.n	8010706 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681a      	ldr	r2, [r3, #0]
 80106c0:	4b15      	ldr	r3, [pc, #84]	@ (8010718 <xTaskCheckForTimeOut+0xa0>)
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	429a      	cmp	r2, r3
 80106c6:	d007      	beq.n	80106d8 <xTaskCheckForTimeOut+0x60>
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	685b      	ldr	r3, [r3, #4]
 80106cc:	693a      	ldr	r2, [r7, #16]
 80106ce:	429a      	cmp	r2, r3
 80106d0:	d302      	bcc.n	80106d8 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80106d2:	2301      	movs	r3, #1
 80106d4:	617b      	str	r3, [r7, #20]
 80106d6:	e016      	b.n	8010706 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80106d8:	683b      	ldr	r3, [r7, #0]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	68fa      	ldr	r2, [r7, #12]
 80106de:	429a      	cmp	r2, r3
 80106e0:	d20c      	bcs.n	80106fc <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80106e2:	683b      	ldr	r3, [r7, #0]
 80106e4:	681a      	ldr	r2, [r3, #0]
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	1ad2      	subs	r2, r2, r3
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	0018      	movs	r0, r3
 80106f2:	f7ff ffad 	bl	8010650 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80106f6:	2300      	movs	r3, #0
 80106f8:	617b      	str	r3, [r7, #20]
 80106fa:	e004      	b.n	8010706 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	2200      	movs	r2, #0
 8010700:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010702:	2301      	movs	r3, #1
 8010704:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8010706:	f000 fedd 	bl	80114c4 <vPortExitCritical>

	return xReturn;
 801070a:	697b      	ldr	r3, [r7, #20]
}
 801070c:	0018      	movs	r0, r3
 801070e:	46bd      	mov	sp, r7
 8010710:	b006      	add	sp, #24
 8010712:	bd80      	pop	{r7, pc}
 8010714:	20003c1c 	.word	0x20003c1c
 8010718:	20003c30 	.word	0x20003c30

0801071c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801071c:	b580      	push	{r7, lr}
 801071e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010720:	4b02      	ldr	r3, [pc, #8]	@ (801072c <vTaskMissedYield+0x10>)
 8010722:	2201      	movs	r2, #1
 8010724:	601a      	str	r2, [r3, #0]
}
 8010726:	46c0      	nop			@ (mov r8, r8)
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}
 801072c:	20003c2c 	.word	0x20003c2c

08010730 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b082      	sub	sp, #8
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010738:	f000 f84e 	bl	80107d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801073c:	4b03      	ldr	r3, [pc, #12]	@ (801074c <prvIdleTask+0x1c>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	2b01      	cmp	r3, #1
 8010742:	d9f9      	bls.n	8010738 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010744:	f000 fe9c 	bl	8011480 <vPortYield>
		prvCheckTasksWaitingTermination();
 8010748:	e7f6      	b.n	8010738 <prvIdleTask+0x8>
 801074a:	46c0      	nop			@ (mov r8, r8)
 801074c:	20003748 	.word	0x20003748

08010750 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b082      	sub	sp, #8
 8010754:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010756:	2300      	movs	r3, #0
 8010758:	607b      	str	r3, [r7, #4]
 801075a:	e00c      	b.n	8010776 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801075c:	687a      	ldr	r2, [r7, #4]
 801075e:	0013      	movs	r3, r2
 8010760:	009b      	lsls	r3, r3, #2
 8010762:	189b      	adds	r3, r3, r2
 8010764:	009b      	lsls	r3, r3, #2
 8010766:	4a14      	ldr	r2, [pc, #80]	@ (80107b8 <prvInitialiseTaskLists+0x68>)
 8010768:	189b      	adds	r3, r3, r2
 801076a:	0018      	movs	r0, r3
 801076c:	f7fe fe12 	bl	800f394 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	3301      	adds	r3, #1
 8010774:	607b      	str	r3, [r7, #4]
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	2b37      	cmp	r3, #55	@ 0x37
 801077a:	d9ef      	bls.n	801075c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801077c:	4b0f      	ldr	r3, [pc, #60]	@ (80107bc <prvInitialiseTaskLists+0x6c>)
 801077e:	0018      	movs	r0, r3
 8010780:	f7fe fe08 	bl	800f394 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010784:	4b0e      	ldr	r3, [pc, #56]	@ (80107c0 <prvInitialiseTaskLists+0x70>)
 8010786:	0018      	movs	r0, r3
 8010788:	f7fe fe04 	bl	800f394 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801078c:	4b0d      	ldr	r3, [pc, #52]	@ (80107c4 <prvInitialiseTaskLists+0x74>)
 801078e:	0018      	movs	r0, r3
 8010790:	f7fe fe00 	bl	800f394 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010794:	4b0c      	ldr	r3, [pc, #48]	@ (80107c8 <prvInitialiseTaskLists+0x78>)
 8010796:	0018      	movs	r0, r3
 8010798:	f7fe fdfc 	bl	800f394 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801079c:	4b0b      	ldr	r3, [pc, #44]	@ (80107cc <prvInitialiseTaskLists+0x7c>)
 801079e:	0018      	movs	r0, r3
 80107a0:	f7fe fdf8 	bl	800f394 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80107a4:	4b0a      	ldr	r3, [pc, #40]	@ (80107d0 <prvInitialiseTaskLists+0x80>)
 80107a6:	4a05      	ldr	r2, [pc, #20]	@ (80107bc <prvInitialiseTaskLists+0x6c>)
 80107a8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80107aa:	4b0a      	ldr	r3, [pc, #40]	@ (80107d4 <prvInitialiseTaskLists+0x84>)
 80107ac:	4a04      	ldr	r2, [pc, #16]	@ (80107c0 <prvInitialiseTaskLists+0x70>)
 80107ae:	601a      	str	r2, [r3, #0]
}
 80107b0:	46c0      	nop			@ (mov r8, r8)
 80107b2:	46bd      	mov	sp, r7
 80107b4:	b002      	add	sp, #8
 80107b6:	bd80      	pop	{r7, pc}
 80107b8:	20003748 	.word	0x20003748
 80107bc:	20003ba8 	.word	0x20003ba8
 80107c0:	20003bbc 	.word	0x20003bbc
 80107c4:	20003bd8 	.word	0x20003bd8
 80107c8:	20003bec 	.word	0x20003bec
 80107cc:	20003c04 	.word	0x20003c04
 80107d0:	20003bd0 	.word	0x20003bd0
 80107d4:	20003bd4 	.word	0x20003bd4

080107d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b082      	sub	sp, #8
 80107dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80107de:	e01a      	b.n	8010816 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80107e0:	f000 fe5e 	bl	80114a0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80107e4:	4b10      	ldr	r3, [pc, #64]	@ (8010828 <prvCheckTasksWaitingTermination+0x50>)
 80107e6:	68db      	ldr	r3, [r3, #12]
 80107e8:	68db      	ldr	r3, [r3, #12]
 80107ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	3304      	adds	r3, #4
 80107f0:	0018      	movs	r0, r3
 80107f2:	f7fe fe50 	bl	800f496 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80107f6:	4b0d      	ldr	r3, [pc, #52]	@ (801082c <prvCheckTasksWaitingTermination+0x54>)
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	1e5a      	subs	r2, r3, #1
 80107fc:	4b0b      	ldr	r3, [pc, #44]	@ (801082c <prvCheckTasksWaitingTermination+0x54>)
 80107fe:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010800:	4b0b      	ldr	r3, [pc, #44]	@ (8010830 <prvCheckTasksWaitingTermination+0x58>)
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	1e5a      	subs	r2, r3, #1
 8010806:	4b0a      	ldr	r3, [pc, #40]	@ (8010830 <prvCheckTasksWaitingTermination+0x58>)
 8010808:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 801080a:	f000 fe5b 	bl	80114c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	0018      	movs	r0, r3
 8010812:	f000 f80f 	bl	8010834 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010816:	4b06      	ldr	r3, [pc, #24]	@ (8010830 <prvCheckTasksWaitingTermination+0x58>)
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	2b00      	cmp	r3, #0
 801081c:	d1e0      	bne.n	80107e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801081e:	46c0      	nop			@ (mov r8, r8)
 8010820:	46c0      	nop			@ (mov r8, r8)
 8010822:	46bd      	mov	sp, r7
 8010824:	b002      	add	sp, #8
 8010826:	bd80      	pop	{r7, pc}
 8010828:	20003bec 	.word	0x20003bec
 801082c:	20003c18 	.word	0x20003c18
 8010830:	20003c00 	.word	0x20003c00

08010834 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010834:	b580      	push	{r7, lr}
 8010836:	b082      	sub	sp, #8
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	3354      	adds	r3, #84	@ 0x54
 8010840:	0018      	movs	r0, r3
 8010842:	f002 fb3f 	bl	8012ec4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	22a5      	movs	r2, #165	@ 0xa5
 801084a:	5c9b      	ldrb	r3, [r3, r2]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d109      	bne.n	8010864 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010854:	0018      	movs	r0, r3
 8010856:	f000 ff6b 	bl	8011730 <vPortFree>
				vPortFree( pxTCB );
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	0018      	movs	r0, r3
 801085e:	f000 ff67 	bl	8011730 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010862:	e011      	b.n	8010888 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	22a5      	movs	r2, #165	@ 0xa5
 8010868:	5c9b      	ldrb	r3, [r3, r2]
 801086a:	2b01      	cmp	r3, #1
 801086c:	d104      	bne.n	8010878 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	0018      	movs	r0, r3
 8010872:	f000 ff5d 	bl	8011730 <vPortFree>
	}
 8010876:	e007      	b.n	8010888 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	22a5      	movs	r2, #165	@ 0xa5
 801087c:	5c9b      	ldrb	r3, [r3, r2]
 801087e:	2b02      	cmp	r3, #2
 8010880:	d002      	beq.n	8010888 <prvDeleteTCB+0x54>
 8010882:	b672      	cpsid	i
 8010884:	46c0      	nop			@ (mov r8, r8)
 8010886:	e7fd      	b.n	8010884 <prvDeleteTCB+0x50>
	}
 8010888:	46c0      	nop			@ (mov r8, r8)
 801088a:	46bd      	mov	sp, r7
 801088c:	b002      	add	sp, #8
 801088e:	bd80      	pop	{r7, pc}

08010890 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010890:	b580      	push	{r7, lr}
 8010892:	b082      	sub	sp, #8
 8010894:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010896:	4b0b      	ldr	r3, [pc, #44]	@ (80108c4 <prvResetNextTaskUnblockTime+0x34>)
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d104      	bne.n	80108aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80108a0:	4b09      	ldr	r3, [pc, #36]	@ (80108c8 <prvResetNextTaskUnblockTime+0x38>)
 80108a2:	2201      	movs	r2, #1
 80108a4:	4252      	negs	r2, r2
 80108a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80108a8:	e008      	b.n	80108bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108aa:	4b06      	ldr	r3, [pc, #24]	@ (80108c4 <prvResetNextTaskUnblockTime+0x34>)
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	68db      	ldr	r3, [r3, #12]
 80108b0:	68db      	ldr	r3, [r3, #12]
 80108b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	685a      	ldr	r2, [r3, #4]
 80108b8:	4b03      	ldr	r3, [pc, #12]	@ (80108c8 <prvResetNextTaskUnblockTime+0x38>)
 80108ba:	601a      	str	r2, [r3, #0]
}
 80108bc:	46c0      	nop			@ (mov r8, r8)
 80108be:	46bd      	mov	sp, r7
 80108c0:	b002      	add	sp, #8
 80108c2:	bd80      	pop	{r7, pc}
 80108c4:	20003bd0 	.word	0x20003bd0
 80108c8:	20003c38 	.word	0x20003c38

080108cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	b082      	sub	sp, #8
 80108d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80108d2:	4b0a      	ldr	r3, [pc, #40]	@ (80108fc <xTaskGetSchedulerState+0x30>)
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d102      	bne.n	80108e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80108da:	2301      	movs	r3, #1
 80108dc:	607b      	str	r3, [r7, #4]
 80108de:	e008      	b.n	80108f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80108e0:	4b07      	ldr	r3, [pc, #28]	@ (8010900 <xTaskGetSchedulerState+0x34>)
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d102      	bne.n	80108ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80108e8:	2302      	movs	r3, #2
 80108ea:	607b      	str	r3, [r7, #4]
 80108ec:	e001      	b.n	80108f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80108ee:	2300      	movs	r3, #0
 80108f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80108f2:	687b      	ldr	r3, [r7, #4]
	}
 80108f4:	0018      	movs	r0, r3
 80108f6:	46bd      	mov	sp, r7
 80108f8:	b002      	add	sp, #8
 80108fa:	bd80      	pop	{r7, pc}
 80108fc:	20003c24 	.word	0x20003c24
 8010900:	20003c40 	.word	0x20003c40

08010904 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010904:	b580      	push	{r7, lr}
 8010906:	b084      	sub	sp, #16
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010910:	2300      	movs	r3, #0
 8010912:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d046      	beq.n	80109a8 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801091a:	4b26      	ldr	r3, [pc, #152]	@ (80109b4 <xTaskPriorityDisinherit+0xb0>)
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	68ba      	ldr	r2, [r7, #8]
 8010920:	429a      	cmp	r2, r3
 8010922:	d002      	beq.n	801092a <xTaskPriorityDisinherit+0x26>
 8010924:	b672      	cpsid	i
 8010926:	46c0      	nop			@ (mov r8, r8)
 8010928:	e7fd      	b.n	8010926 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 801092a:	68bb      	ldr	r3, [r7, #8]
 801092c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801092e:	2b00      	cmp	r3, #0
 8010930:	d102      	bne.n	8010938 <xTaskPriorityDisinherit+0x34>
 8010932:	b672      	cpsid	i
 8010934:	46c0      	nop			@ (mov r8, r8)
 8010936:	e7fd      	b.n	8010934 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8010938:	68bb      	ldr	r3, [r7, #8]
 801093a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801093c:	1e5a      	subs	r2, r3, #1
 801093e:	68bb      	ldr	r3, [r7, #8]
 8010940:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010942:	68bb      	ldr	r3, [r7, #8]
 8010944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010946:	68bb      	ldr	r3, [r7, #8]
 8010948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801094a:	429a      	cmp	r2, r3
 801094c:	d02c      	beq.n	80109a8 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801094e:	68bb      	ldr	r3, [r7, #8]
 8010950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010952:	2b00      	cmp	r3, #0
 8010954:	d128      	bne.n	80109a8 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010956:	68bb      	ldr	r3, [r7, #8]
 8010958:	3304      	adds	r3, #4
 801095a:	0018      	movs	r0, r3
 801095c:	f7fe fd9b 	bl	800f496 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010960:	68bb      	ldr	r3, [r7, #8]
 8010962:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010964:	68bb      	ldr	r3, [r7, #8]
 8010966:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010968:	68bb      	ldr	r3, [r7, #8]
 801096a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801096c:	2238      	movs	r2, #56	@ 0x38
 801096e:	1ad2      	subs	r2, r2, r3
 8010970:	68bb      	ldr	r3, [r7, #8]
 8010972:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010974:	68bb      	ldr	r3, [r7, #8]
 8010976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010978:	4b0f      	ldr	r3, [pc, #60]	@ (80109b8 <xTaskPriorityDisinherit+0xb4>)
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	429a      	cmp	r2, r3
 801097e:	d903      	bls.n	8010988 <xTaskPriorityDisinherit+0x84>
 8010980:	68bb      	ldr	r3, [r7, #8]
 8010982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010984:	4b0c      	ldr	r3, [pc, #48]	@ (80109b8 <xTaskPriorityDisinherit+0xb4>)
 8010986:	601a      	str	r2, [r3, #0]
 8010988:	68bb      	ldr	r3, [r7, #8]
 801098a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801098c:	0013      	movs	r3, r2
 801098e:	009b      	lsls	r3, r3, #2
 8010990:	189b      	adds	r3, r3, r2
 8010992:	009b      	lsls	r3, r3, #2
 8010994:	4a09      	ldr	r2, [pc, #36]	@ (80109bc <xTaskPriorityDisinherit+0xb8>)
 8010996:	189a      	adds	r2, r3, r2
 8010998:	68bb      	ldr	r3, [r7, #8]
 801099a:	3304      	adds	r3, #4
 801099c:	0019      	movs	r1, r3
 801099e:	0010      	movs	r0, r2
 80109a0:	f7fe fd21 	bl	800f3e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80109a4:	2301      	movs	r3, #1
 80109a6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80109a8:	68fb      	ldr	r3, [r7, #12]
	}
 80109aa:	0018      	movs	r0, r3
 80109ac:	46bd      	mov	sp, r7
 80109ae:	b004      	add	sp, #16
 80109b0:	bd80      	pop	{r7, pc}
 80109b2:	46c0      	nop			@ (mov r8, r8)
 80109b4:	20003744 	.word	0x20003744
 80109b8:	20003c20 	.word	0x20003c20
 80109bc:	20003748 	.word	0x20003748

080109c0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b084      	sub	sp, #16
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
 80109c8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80109ca:	f000 fd69 	bl	80114a0 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80109ce:	4b1e      	ldr	r3, [pc, #120]	@ (8010a48 <ulTaskNotifyTake+0x88>)
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	22a0      	movs	r2, #160	@ 0xa0
 80109d4:	589b      	ldr	r3, [r3, r2]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d10e      	bne.n	80109f8 <ulTaskNotifyTake+0x38>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80109da:	4b1b      	ldr	r3, [pc, #108]	@ (8010a48 <ulTaskNotifyTake+0x88>)
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	22a4      	movs	r2, #164	@ 0xa4
 80109e0:	2101      	movs	r1, #1
 80109e2:	5499      	strb	r1, [r3, r2]

				if( xTicksToWait > ( TickType_t ) 0 )
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d006      	beq.n	80109f8 <ulTaskNotifyTake+0x38>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80109ea:	683b      	ldr	r3, [r7, #0]
 80109ec:	2101      	movs	r1, #1
 80109ee:	0018      	movs	r0, r3
 80109f0:	f000 f8a8 	bl	8010b44 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80109f4:	f000 fd44 	bl	8011480 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80109f8:	f000 fd64 	bl	80114c4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80109fc:	f000 fd50 	bl	80114a0 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8010a00:	4b11      	ldr	r3, [pc, #68]	@ (8010a48 <ulTaskNotifyTake+0x88>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	22a0      	movs	r2, #160	@ 0xa0
 8010a06:	589b      	ldr	r3, [r3, r2]
 8010a08:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d00e      	beq.n	8010a2e <ulTaskNotifyTake+0x6e>
			{
				if( xClearCountOnExit != pdFALSE )
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d005      	beq.n	8010a22 <ulTaskNotifyTake+0x62>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8010a16:	4b0c      	ldr	r3, [pc, #48]	@ (8010a48 <ulTaskNotifyTake+0x88>)
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	22a0      	movs	r2, #160	@ 0xa0
 8010a1c:	2100      	movs	r1, #0
 8010a1e:	5099      	str	r1, [r3, r2]
 8010a20:	e005      	b.n	8010a2e <ulTaskNotifyTake+0x6e>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8010a22:	4b09      	ldr	r3, [pc, #36]	@ (8010a48 <ulTaskNotifyTake+0x88>)
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	68fa      	ldr	r2, [r7, #12]
 8010a28:	3a01      	subs	r2, #1
 8010a2a:	21a0      	movs	r1, #160	@ 0xa0
 8010a2c:	505a      	str	r2, [r3, r1]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010a2e:	4b06      	ldr	r3, [pc, #24]	@ (8010a48 <ulTaskNotifyTake+0x88>)
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	22a4      	movs	r2, #164	@ 0xa4
 8010a34:	2100      	movs	r1, #0
 8010a36:	5499      	strb	r1, [r3, r2]
		}
		taskEXIT_CRITICAL();
 8010a38:	f000 fd44 	bl	80114c4 <vPortExitCritical>

		return ulReturn;
 8010a3c:	68fb      	ldr	r3, [r7, #12]
	}
 8010a3e:	0018      	movs	r0, r3
 8010a40:	46bd      	mov	sp, r7
 8010a42:	b004      	add	sp, #16
 8010a44:	bd80      	pop	{r7, pc}
 8010a46:	46c0      	nop			@ (mov r8, r8)
 8010a48:	20003744 	.word	0x20003744

08010a4c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010a4c:	b580      	push	{r7, lr}
 8010a4e:	b086      	sub	sp, #24
 8010a50:	af00      	add	r7, sp, #0
 8010a52:	6078      	str	r0, [r7, #4]
 8010a54:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d102      	bne.n	8010a62 <vTaskNotifyGiveFromISR+0x16>
 8010a5c:	b672      	cpsid	i
 8010a5e:	46c0      	nop			@ (mov r8, r8)
 8010a60:	e7fd      	b.n	8010a5e <vTaskNotifyGiveFromISR+0x12>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = xTaskToNotify;
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	617b      	str	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010a66:	f000 fd45 	bl	80114f4 <ulSetInterruptMaskFromISR>
 8010a6a:	0003      	movs	r3, r0
 8010a6c:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010a6e:	200f      	movs	r0, #15
 8010a70:	183b      	adds	r3, r7, r0
 8010a72:	697a      	ldr	r2, [r7, #20]
 8010a74:	21a4      	movs	r1, #164	@ 0xa4
 8010a76:	5c52      	ldrb	r2, [r2, r1]
 8010a78:	701a      	strb	r2, [r3, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010a7a:	697b      	ldr	r3, [r7, #20]
 8010a7c:	22a4      	movs	r2, #164	@ 0xa4
 8010a7e:	2102      	movs	r1, #2
 8010a80:	5499      	strb	r1, [r3, r2]

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8010a82:	697b      	ldr	r3, [r7, #20]
 8010a84:	22a0      	movs	r2, #160	@ 0xa0
 8010a86:	589b      	ldr	r3, [r3, r2]
 8010a88:	1c5a      	adds	r2, r3, #1
 8010a8a:	697b      	ldr	r3, [r7, #20]
 8010a8c:	21a0      	movs	r1, #160	@ 0xa0
 8010a8e:	505a      	str	r2, [r3, r1]

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010a90:	183b      	adds	r3, r7, r0
 8010a92:	781b      	ldrb	r3, [r3, #0]
 8010a94:	2b01      	cmp	r3, #1
 8010a96:	d140      	bne.n	8010b1a <vTaskNotifyGiveFromISR+0xce>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010a98:	697b      	ldr	r3, [r7, #20]
 8010a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d002      	beq.n	8010aa6 <vTaskNotifyGiveFromISR+0x5a>
 8010aa0:	b672      	cpsid	i
 8010aa2:	46c0      	nop			@ (mov r8, r8)
 8010aa4:	e7fd      	b.n	8010aa2 <vTaskNotifyGiveFromISR+0x56>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010aa6:	4b21      	ldr	r3, [pc, #132]	@ (8010b2c <vTaskNotifyGiveFromISR+0xe0>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d11d      	bne.n	8010aea <vTaskNotifyGiveFromISR+0x9e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010aae:	697b      	ldr	r3, [r7, #20]
 8010ab0:	3304      	adds	r3, #4
 8010ab2:	0018      	movs	r0, r3
 8010ab4:	f7fe fcef 	bl	800f496 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010ab8:	697b      	ldr	r3, [r7, #20]
 8010aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010abc:	4b1c      	ldr	r3, [pc, #112]	@ (8010b30 <vTaskNotifyGiveFromISR+0xe4>)
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	429a      	cmp	r2, r3
 8010ac2:	d903      	bls.n	8010acc <vTaskNotifyGiveFromISR+0x80>
 8010ac4:	697b      	ldr	r3, [r7, #20]
 8010ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ac8:	4b19      	ldr	r3, [pc, #100]	@ (8010b30 <vTaskNotifyGiveFromISR+0xe4>)
 8010aca:	601a      	str	r2, [r3, #0]
 8010acc:	697b      	ldr	r3, [r7, #20]
 8010ace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ad0:	0013      	movs	r3, r2
 8010ad2:	009b      	lsls	r3, r3, #2
 8010ad4:	189b      	adds	r3, r3, r2
 8010ad6:	009b      	lsls	r3, r3, #2
 8010ad8:	4a16      	ldr	r2, [pc, #88]	@ (8010b34 <vTaskNotifyGiveFromISR+0xe8>)
 8010ada:	189a      	adds	r2, r3, r2
 8010adc:	697b      	ldr	r3, [r7, #20]
 8010ade:	3304      	adds	r3, #4
 8010ae0:	0019      	movs	r1, r3
 8010ae2:	0010      	movs	r0, r2
 8010ae4:	f7fe fc7f 	bl	800f3e6 <vListInsertEnd>
 8010ae8:	e007      	b.n	8010afa <vTaskNotifyGiveFromISR+0xae>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010aea:	697b      	ldr	r3, [r7, #20]
 8010aec:	3318      	adds	r3, #24
 8010aee:	001a      	movs	r2, r3
 8010af0:	4b11      	ldr	r3, [pc, #68]	@ (8010b38 <vTaskNotifyGiveFromISR+0xec>)
 8010af2:	0011      	movs	r1, r2
 8010af4:	0018      	movs	r0, r3
 8010af6:	f7fe fc76 	bl	800f3e6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010afa:	697b      	ldr	r3, [r7, #20]
 8010afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010afe:	4b0f      	ldr	r3, [pc, #60]	@ (8010b3c <vTaskNotifyGiveFromISR+0xf0>)
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b04:	429a      	cmp	r2, r3
 8010b06:	d908      	bls.n	8010b1a <vTaskNotifyGiveFromISR+0xce>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010b08:	683b      	ldr	r3, [r7, #0]
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d002      	beq.n	8010b14 <vTaskNotifyGiveFromISR+0xc8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010b0e:	683b      	ldr	r3, [r7, #0]
 8010b10:	2201      	movs	r2, #1
 8010b12:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010b14:	4b0a      	ldr	r3, [pc, #40]	@ (8010b40 <vTaskNotifyGiveFromISR+0xf4>)
 8010b16:	2201      	movs	r2, #1
 8010b18:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8010b1a:	693b      	ldr	r3, [r7, #16]
 8010b1c:	0018      	movs	r0, r3
 8010b1e:	f000 fcef 	bl	8011500 <vClearInterruptMaskFromISR>
	}
 8010b22:	46c0      	nop			@ (mov r8, r8)
 8010b24:	46bd      	mov	sp, r7
 8010b26:	b006      	add	sp, #24
 8010b28:	bd80      	pop	{r7, pc}
 8010b2a:	46c0      	nop			@ (mov r8, r8)
 8010b2c:	20003c40 	.word	0x20003c40
 8010b30:	20003c20 	.word	0x20003c20
 8010b34:	20003748 	.word	0x20003748
 8010b38:	20003bd8 	.word	0x20003bd8
 8010b3c:	20003744 	.word	0x20003744
 8010b40:	20003c2c 	.word	0x20003c2c

08010b44 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b084      	sub	sp, #16
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
 8010b4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010b4e:	4b21      	ldr	r3, [pc, #132]	@ (8010bd4 <prvAddCurrentTaskToDelayedList+0x90>)
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b54:	4b20      	ldr	r3, [pc, #128]	@ (8010bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	3304      	adds	r3, #4
 8010b5a:	0018      	movs	r0, r3
 8010b5c:	f7fe fc9b 	bl	800f496 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	3301      	adds	r3, #1
 8010b64:	d10b      	bne.n	8010b7e <prvAddCurrentTaskToDelayedList+0x3a>
 8010b66:	683b      	ldr	r3, [r7, #0]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d008      	beq.n	8010b7e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8010bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	1d1a      	adds	r2, r3, #4
 8010b72:	4b1a      	ldr	r3, [pc, #104]	@ (8010bdc <prvAddCurrentTaskToDelayedList+0x98>)
 8010b74:	0011      	movs	r1, r2
 8010b76:	0018      	movs	r0, r3
 8010b78:	f7fe fc35 	bl	800f3e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010b7c:	e026      	b.n	8010bcc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010b7e:	68fa      	ldr	r2, [r7, #12]
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	18d3      	adds	r3, r2, r3
 8010b84:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010b86:	4b14      	ldr	r3, [pc, #80]	@ (8010bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	68ba      	ldr	r2, [r7, #8]
 8010b8c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010b8e:	68ba      	ldr	r2, [r7, #8]
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	429a      	cmp	r2, r3
 8010b94:	d209      	bcs.n	8010baa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b96:	4b12      	ldr	r3, [pc, #72]	@ (8010be0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8010b98:	681a      	ldr	r2, [r3, #0]
 8010b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8010bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	3304      	adds	r3, #4
 8010ba0:	0019      	movs	r1, r3
 8010ba2:	0010      	movs	r0, r2
 8010ba4:	f7fe fc41 	bl	800f42a <vListInsert>
}
 8010ba8:	e010      	b.n	8010bcc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010baa:	4b0e      	ldr	r3, [pc, #56]	@ (8010be4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010bac:	681a      	ldr	r2, [r3, #0]
 8010bae:	4b0a      	ldr	r3, [pc, #40]	@ (8010bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	3304      	adds	r3, #4
 8010bb4:	0019      	movs	r1, r3
 8010bb6:	0010      	movs	r0, r2
 8010bb8:	f7fe fc37 	bl	800f42a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8010be8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	68ba      	ldr	r2, [r7, #8]
 8010bc2:	429a      	cmp	r2, r3
 8010bc4:	d202      	bcs.n	8010bcc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010bc6:	4b08      	ldr	r3, [pc, #32]	@ (8010be8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010bc8:	68ba      	ldr	r2, [r7, #8]
 8010bca:	601a      	str	r2, [r3, #0]
}
 8010bcc:	46c0      	nop			@ (mov r8, r8)
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	b004      	add	sp, #16
 8010bd2:	bd80      	pop	{r7, pc}
 8010bd4:	20003c1c 	.word	0x20003c1c
 8010bd8:	20003744 	.word	0x20003744
 8010bdc:	20003c04 	.word	0x20003c04
 8010be0:	20003bd4 	.word	0x20003bd4
 8010be4:	20003bd0 	.word	0x20003bd0
 8010be8:	20003c38 	.word	0x20003c38

08010bec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010bec:	b590      	push	{r4, r7, lr}
 8010bee:	b089      	sub	sp, #36	@ 0x24
 8010bf0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010bf6:	f000 fb5b 	bl	80112b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010bfa:	4b18      	ldr	r3, [pc, #96]	@ (8010c5c <xTimerCreateTimerTask+0x70>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d020      	beq.n	8010c44 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010c02:	2300      	movs	r3, #0
 8010c04:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010c06:	2300      	movs	r3, #0
 8010c08:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010c0a:	003a      	movs	r2, r7
 8010c0c:	1d39      	adds	r1, r7, #4
 8010c0e:	2308      	movs	r3, #8
 8010c10:	18fb      	adds	r3, r7, r3
 8010c12:	0018      	movs	r0, r3
 8010c14:	f7fe fba6 	bl	800f364 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010c18:	683c      	ldr	r4, [r7, #0]
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	68ba      	ldr	r2, [r7, #8]
 8010c1e:	4910      	ldr	r1, [pc, #64]	@ (8010c60 <xTimerCreateTimerTask+0x74>)
 8010c20:	4810      	ldr	r0, [pc, #64]	@ (8010c64 <xTimerCreateTimerTask+0x78>)
 8010c22:	9202      	str	r2, [sp, #8]
 8010c24:	9301      	str	r3, [sp, #4]
 8010c26:	2300      	movs	r3, #0
 8010c28:	9300      	str	r3, [sp, #0]
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	0022      	movs	r2, r4
 8010c2e:	f7ff f896 	bl	800fd5e <xTaskCreateStatic>
 8010c32:	0002      	movs	r2, r0
 8010c34:	4b0c      	ldr	r3, [pc, #48]	@ (8010c68 <xTimerCreateTimerTask+0x7c>)
 8010c36:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010c38:	4b0b      	ldr	r3, [pc, #44]	@ (8010c68 <xTimerCreateTimerTask+0x7c>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d001      	beq.n	8010c44 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8010c40:	2301      	movs	r3, #1
 8010c42:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d102      	bne.n	8010c50 <xTimerCreateTimerTask+0x64>
 8010c4a:	b672      	cpsid	i
 8010c4c:	46c0      	nop			@ (mov r8, r8)
 8010c4e:	e7fd      	b.n	8010c4c <xTimerCreateTimerTask+0x60>
	return xReturn;
 8010c50:	68fb      	ldr	r3, [r7, #12]
}
 8010c52:	0018      	movs	r0, r3
 8010c54:	46bd      	mov	sp, r7
 8010c56:	b005      	add	sp, #20
 8010c58:	bd90      	pop	{r4, r7, pc}
 8010c5a:	46c0      	nop			@ (mov r8, r8)
 8010c5c:	20003c74 	.word	0x20003c74
 8010c60:	080170c0 	.word	0x080170c0
 8010c64:	08010e9d 	.word	0x08010e9d
 8010c68:	20003c78 	.word	0x20003c78

08010c6c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8010c6c:	b590      	push	{r4, r7, lr}
 8010c6e:	b089      	sub	sp, #36	@ 0x24
 8010c70:	af02      	add	r7, sp, #8
 8010c72:	60f8      	str	r0, [r7, #12]
 8010c74:	60b9      	str	r1, [r7, #8]
 8010c76:	607a      	str	r2, [r7, #4]
 8010c78:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8010c7a:	202c      	movs	r0, #44	@ 0x2c
 8010c7c:	f000 fca8 	bl	80115d0 <pvPortMalloc>
 8010c80:	0003      	movs	r3, r0
 8010c82:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d00e      	beq.n	8010ca8 <xTimerCreate+0x3c>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8010c8a:	697b      	ldr	r3, [r7, #20]
 8010c8c:	2228      	movs	r2, #40	@ 0x28
 8010c8e:	2100      	movs	r1, #0
 8010c90:	5499      	strb	r1, [r3, r2]
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8010c92:	683c      	ldr	r4, [r7, #0]
 8010c94:	687a      	ldr	r2, [r7, #4]
 8010c96:	68b9      	ldr	r1, [r7, #8]
 8010c98:	68f8      	ldr	r0, [r7, #12]
 8010c9a:	697b      	ldr	r3, [r7, #20]
 8010c9c:	9301      	str	r3, [sp, #4]
 8010c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ca0:	9300      	str	r3, [sp, #0]
 8010ca2:	0023      	movs	r3, r4
 8010ca4:	f000 f834 	bl	8010d10 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8010ca8:	697b      	ldr	r3, [r7, #20]
	}
 8010caa:	0018      	movs	r0, r3
 8010cac:	46bd      	mov	sp, r7
 8010cae:	b007      	add	sp, #28
 8010cb0:	bd90      	pop	{r4, r7, pc}

08010cb2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8010cb2:	b590      	push	{r4, r7, lr}
 8010cb4:	b089      	sub	sp, #36	@ 0x24
 8010cb6:	af02      	add	r7, sp, #8
 8010cb8:	60f8      	str	r0, [r7, #12]
 8010cba:	60b9      	str	r1, [r7, #8]
 8010cbc:	607a      	str	r2, [r7, #4]
 8010cbe:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8010cc0:	232c      	movs	r3, #44	@ 0x2c
 8010cc2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8010cc4:	693b      	ldr	r3, [r7, #16]
 8010cc6:	2b2c      	cmp	r3, #44	@ 0x2c
 8010cc8:	d002      	beq.n	8010cd0 <xTimerCreateStatic+0x1e>
 8010cca:	b672      	cpsid	i
 8010ccc:	46c0      	nop			@ (mov r8, r8)
 8010cce:	e7fd      	b.n	8010ccc <xTimerCreateStatic+0x1a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010cd0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8010cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d102      	bne.n	8010cde <xTimerCreateStatic+0x2c>
 8010cd8:	b672      	cpsid	i
 8010cda:	46c0      	nop			@ (mov r8, r8)
 8010cdc:	e7fd      	b.n	8010cda <xTimerCreateStatic+0x28>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8010cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ce0:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
 8010ce2:	697b      	ldr	r3, [r7, #20]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d00e      	beq.n	8010d06 <xTimerCreateStatic+0x54>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8010ce8:	697b      	ldr	r3, [r7, #20]
 8010cea:	2228      	movs	r2, #40	@ 0x28
 8010cec:	2102      	movs	r1, #2
 8010cee:	5499      	strb	r1, [r3, r2]

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8010cf0:	683c      	ldr	r4, [r7, #0]
 8010cf2:	687a      	ldr	r2, [r7, #4]
 8010cf4:	68b9      	ldr	r1, [r7, #8]
 8010cf6:	68f8      	ldr	r0, [r7, #12]
 8010cf8:	697b      	ldr	r3, [r7, #20]
 8010cfa:	9301      	str	r3, [sp, #4]
 8010cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cfe:	9300      	str	r3, [sp, #0]
 8010d00:	0023      	movs	r3, r4
 8010d02:	f000 f805 	bl	8010d10 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8010d06:	697b      	ldr	r3, [r7, #20]
	}
 8010d08:	0018      	movs	r0, r3
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	b007      	add	sp, #28
 8010d0e:	bd90      	pop	{r4, r7, pc}

08010d10 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b084      	sub	sp, #16
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	60f8      	str	r0, [r7, #12]
 8010d18:	60b9      	str	r1, [r7, #8]
 8010d1a:	607a      	str	r2, [r7, #4]
 8010d1c:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8010d1e:	68bb      	ldr	r3, [r7, #8]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d102      	bne.n	8010d2a <prvInitialiseNewTimer+0x1a>
 8010d24:	b672      	cpsid	i
 8010d26:	46c0      	nop			@ (mov r8, r8)
 8010d28:	e7fd      	b.n	8010d26 <prvInitialiseNewTimer+0x16>

	if( pxNewTimer != NULL )
 8010d2a:	69fb      	ldr	r3, [r7, #28]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d01e      	beq.n	8010d6e <prvInitialiseNewTimer+0x5e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8010d30:	f000 fabe 	bl	80112b0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8010d34:	69fb      	ldr	r3, [r7, #28]
 8010d36:	68fa      	ldr	r2, [r7, #12]
 8010d38:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8010d3a:	69fb      	ldr	r3, [r7, #28]
 8010d3c:	68ba      	ldr	r2, [r7, #8]
 8010d3e:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8010d40:	69fb      	ldr	r3, [r7, #28]
 8010d42:	683a      	ldr	r2, [r7, #0]
 8010d44:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8010d46:	69fb      	ldr	r3, [r7, #28]
 8010d48:	69ba      	ldr	r2, [r7, #24]
 8010d4a:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8010d4c:	69fb      	ldr	r3, [r7, #28]
 8010d4e:	3304      	adds	r3, #4
 8010d50:	0018      	movs	r0, r3
 8010d52:	f7fe fb3d 	bl	800f3d0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d008      	beq.n	8010d6e <prvInitialiseNewTimer+0x5e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8010d5c:	69fb      	ldr	r3, [r7, #28]
 8010d5e:	2228      	movs	r2, #40	@ 0x28
 8010d60:	5c9b      	ldrb	r3, [r3, r2]
 8010d62:	2204      	movs	r2, #4
 8010d64:	4313      	orrs	r3, r2
 8010d66:	b2d9      	uxtb	r1, r3
 8010d68:	69fb      	ldr	r3, [r7, #28]
 8010d6a:	2228      	movs	r2, #40	@ 0x28
 8010d6c:	5499      	strb	r1, [r3, r2]
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8010d6e:	46c0      	nop			@ (mov r8, r8)
 8010d70:	46bd      	mov	sp, r7
 8010d72:	b004      	add	sp, #16
 8010d74:	bd80      	pop	{r7, pc}
	...

08010d78 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010d78:	b590      	push	{r4, r7, lr}
 8010d7a:	b08b      	sub	sp, #44	@ 0x2c
 8010d7c:	af00      	add	r7, sp, #0
 8010d7e:	60f8      	str	r0, [r7, #12]
 8010d80:	60b9      	str	r1, [r7, #8]
 8010d82:	607a      	str	r2, [r7, #4]
 8010d84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010d86:	2300      	movs	r3, #0
 8010d88:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d102      	bne.n	8010d96 <xTimerGenericCommand+0x1e>
 8010d90:	b672      	cpsid	i
 8010d92:	46c0      	nop			@ (mov r8, r8)
 8010d94:	e7fd      	b.n	8010d92 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010d96:	4b1d      	ldr	r3, [pc, #116]	@ (8010e0c <xTimerGenericCommand+0x94>)
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d030      	beq.n	8010e00 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010d9e:	2414      	movs	r4, #20
 8010da0:	193b      	adds	r3, r7, r4
 8010da2:	68ba      	ldr	r2, [r7, #8]
 8010da4:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010da6:	193b      	adds	r3, r7, r4
 8010da8:	687a      	ldr	r2, [r7, #4]
 8010daa:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010dac:	193b      	adds	r3, r7, r4
 8010dae:	68fa      	ldr	r2, [r7, #12]
 8010db0:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010db2:	68bb      	ldr	r3, [r7, #8]
 8010db4:	2b05      	cmp	r3, #5
 8010db6:	dc19      	bgt.n	8010dec <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010db8:	f7ff fd88 	bl	80108cc <xTaskGetSchedulerState>
 8010dbc:	0003      	movs	r3, r0
 8010dbe:	2b02      	cmp	r3, #2
 8010dc0:	d109      	bne.n	8010dd6 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010dc2:	4b12      	ldr	r3, [pc, #72]	@ (8010e0c <xTimerGenericCommand+0x94>)
 8010dc4:	6818      	ldr	r0, [r3, #0]
 8010dc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010dc8:	1939      	adds	r1, r7, r4
 8010dca:	2300      	movs	r3, #0
 8010dcc:	f7fe fc58 	bl	800f680 <xQueueGenericSend>
 8010dd0:	0003      	movs	r3, r0
 8010dd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8010dd4:	e014      	b.n	8010e00 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8010e0c <xTimerGenericCommand+0x94>)
 8010dd8:	6818      	ldr	r0, [r3, #0]
 8010dda:	2314      	movs	r3, #20
 8010ddc:	18f9      	adds	r1, r7, r3
 8010dde:	2300      	movs	r3, #0
 8010de0:	2200      	movs	r2, #0
 8010de2:	f7fe fc4d 	bl	800f680 <xQueueGenericSend>
 8010de6:	0003      	movs	r3, r0
 8010de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8010dea:	e009      	b.n	8010e00 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010dec:	4b07      	ldr	r3, [pc, #28]	@ (8010e0c <xTimerGenericCommand+0x94>)
 8010dee:	6818      	ldr	r0, [r3, #0]
 8010df0:	683a      	ldr	r2, [r7, #0]
 8010df2:	2314      	movs	r3, #20
 8010df4:	18f9      	adds	r1, r7, r3
 8010df6:	2300      	movs	r3, #0
 8010df8:	f7fe fd0a 	bl	800f810 <xQueueGenericSendFromISR>
 8010dfc:	0003      	movs	r3, r0
 8010dfe:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010e02:	0018      	movs	r0, r3
 8010e04:	46bd      	mov	sp, r7
 8010e06:	b00b      	add	sp, #44	@ 0x2c
 8010e08:	bd90      	pop	{r4, r7, pc}
 8010e0a:	46c0      	nop			@ (mov r8, r8)
 8010e0c:	20003c74 	.word	0x20003c74

08010e10 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	b086      	sub	sp, #24
 8010e14:	af02      	add	r7, sp, #8
 8010e16:	6078      	str	r0, [r7, #4]
 8010e18:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8010e98 <prvProcessExpiredTimer+0x88>)
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	68db      	ldr	r3, [r3, #12]
 8010e20:	68db      	ldr	r3, [r3, #12]
 8010e22:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	3304      	adds	r3, #4
 8010e28:	0018      	movs	r0, r3
 8010e2a:	f7fe fb34 	bl	800f496 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	2228      	movs	r2, #40	@ 0x28
 8010e32:	5c9b      	ldrb	r3, [r3, r2]
 8010e34:	001a      	movs	r2, r3
 8010e36:	2304      	movs	r3, #4
 8010e38:	4013      	ands	r3, r2
 8010e3a:	d01a      	beq.n	8010e72 <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	699a      	ldr	r2, [r3, #24]
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	18d1      	adds	r1, r2, r3
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	683a      	ldr	r2, [r7, #0]
 8010e48:	68f8      	ldr	r0, [r7, #12]
 8010e4a:	f000 f8c7 	bl	8010fdc <prvInsertTimerInActiveList>
 8010e4e:	1e03      	subs	r3, r0, #0
 8010e50:	d018      	beq.n	8010e84 <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010e52:	687a      	ldr	r2, [r7, #4]
 8010e54:	68f8      	ldr	r0, [r7, #12]
 8010e56:	2300      	movs	r3, #0
 8010e58:	9300      	str	r3, [sp, #0]
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	2100      	movs	r1, #0
 8010e5e:	f7ff ff8b 	bl	8010d78 <xTimerGenericCommand>
 8010e62:	0003      	movs	r3, r0
 8010e64:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8010e66:	68bb      	ldr	r3, [r7, #8]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d10b      	bne.n	8010e84 <prvProcessExpiredTimer+0x74>
 8010e6c:	b672      	cpsid	i
 8010e6e:	46c0      	nop			@ (mov r8, r8)
 8010e70:	e7fd      	b.n	8010e6e <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	2228      	movs	r2, #40	@ 0x28
 8010e76:	5c9b      	ldrb	r3, [r3, r2]
 8010e78:	2201      	movs	r2, #1
 8010e7a:	4393      	bics	r3, r2
 8010e7c:	b2d9      	uxtb	r1, r3
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	2228      	movs	r2, #40	@ 0x28
 8010e82:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	6a1b      	ldr	r3, [r3, #32]
 8010e88:	68fa      	ldr	r2, [r7, #12]
 8010e8a:	0010      	movs	r0, r2
 8010e8c:	4798      	blx	r3
}
 8010e8e:	46c0      	nop			@ (mov r8, r8)
 8010e90:	46bd      	mov	sp, r7
 8010e92:	b004      	add	sp, #16
 8010e94:	bd80      	pop	{r7, pc}
 8010e96:	46c0      	nop			@ (mov r8, r8)
 8010e98:	20003c6c 	.word	0x20003c6c

08010e9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010e9c:	b580      	push	{r7, lr}
 8010e9e:	b084      	sub	sp, #16
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010ea4:	2308      	movs	r3, #8
 8010ea6:	18fb      	adds	r3, r7, r3
 8010ea8:	0018      	movs	r0, r3
 8010eaa:	f000 f855 	bl	8010f58 <prvGetNextExpireTime>
 8010eae:	0003      	movs	r3, r0
 8010eb0:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010eb2:	68ba      	ldr	r2, [r7, #8]
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	0011      	movs	r1, r2
 8010eb8:	0018      	movs	r0, r3
 8010eba:	f000 f805 	bl	8010ec8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010ebe:	f000 f8cf 	bl	8011060 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010ec2:	46c0      	nop			@ (mov r8, r8)
 8010ec4:	e7ee      	b.n	8010ea4 <prvTimerTask+0x8>
	...

08010ec8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b084      	sub	sp, #16
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
 8010ed0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010ed2:	f7ff f967 	bl	80101a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010ed6:	2308      	movs	r3, #8
 8010ed8:	18fb      	adds	r3, r7, r3
 8010eda:	0018      	movs	r0, r3
 8010edc:	f000 f85e 	bl	8010f9c <prvSampleTimeNow>
 8010ee0:	0003      	movs	r3, r0
 8010ee2:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010ee4:	68bb      	ldr	r3, [r7, #8]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d12b      	bne.n	8010f42 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010eea:	683b      	ldr	r3, [r7, #0]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d10c      	bne.n	8010f0a <prvProcessTimerOrBlockTask+0x42>
 8010ef0:	687a      	ldr	r2, [r7, #4]
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	429a      	cmp	r2, r3
 8010ef6:	d808      	bhi.n	8010f0a <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8010ef8:	f7ff f960 	bl	80101bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010efc:	68fa      	ldr	r2, [r7, #12]
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	0011      	movs	r1, r2
 8010f02:	0018      	movs	r0, r3
 8010f04:	f7ff ff84 	bl	8010e10 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010f08:	e01d      	b.n	8010f46 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d008      	beq.n	8010f22 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010f10:	4b0f      	ldr	r3, [pc, #60]	@ (8010f50 <prvProcessTimerOrBlockTask+0x88>)
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d101      	bne.n	8010f1e <prvProcessTimerOrBlockTask+0x56>
 8010f1a:	2301      	movs	r3, #1
 8010f1c:	e000      	b.n	8010f20 <prvProcessTimerOrBlockTask+0x58>
 8010f1e:	2300      	movs	r3, #0
 8010f20:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010f22:	4b0c      	ldr	r3, [pc, #48]	@ (8010f54 <prvProcessTimerOrBlockTask+0x8c>)
 8010f24:	6818      	ldr	r0, [r3, #0]
 8010f26:	687a      	ldr	r2, [r7, #4]
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	1ad3      	subs	r3, r2, r3
 8010f2c:	683a      	ldr	r2, [r7, #0]
 8010f2e:	0019      	movs	r1, r3
 8010f30:	f7fe fee2 	bl	800fcf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010f34:	f7ff f942 	bl	80101bc <xTaskResumeAll>
 8010f38:	1e03      	subs	r3, r0, #0
 8010f3a:	d104      	bne.n	8010f46 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8010f3c:	f000 faa0 	bl	8011480 <vPortYield>
}
 8010f40:	e001      	b.n	8010f46 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8010f42:	f7ff f93b 	bl	80101bc <xTaskResumeAll>
}
 8010f46:	46c0      	nop			@ (mov r8, r8)
 8010f48:	46bd      	mov	sp, r7
 8010f4a:	b004      	add	sp, #16
 8010f4c:	bd80      	pop	{r7, pc}
 8010f4e:	46c0      	nop			@ (mov r8, r8)
 8010f50:	20003c70 	.word	0x20003c70
 8010f54:	20003c74 	.word	0x20003c74

08010f58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b084      	sub	sp, #16
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010f60:	4b0d      	ldr	r3, [pc, #52]	@ (8010f98 <prvGetNextExpireTime+0x40>)
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d101      	bne.n	8010f6e <prvGetNextExpireTime+0x16>
 8010f6a:	2201      	movs	r2, #1
 8010f6c:	e000      	b.n	8010f70 <prvGetNextExpireTime+0x18>
 8010f6e:	2200      	movs	r2, #0
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d105      	bne.n	8010f88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010f7c:	4b06      	ldr	r3, [pc, #24]	@ (8010f98 <prvGetNextExpireTime+0x40>)
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	68db      	ldr	r3, [r3, #12]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	60fb      	str	r3, [r7, #12]
 8010f86:	e001      	b.n	8010f8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010f88:	2300      	movs	r3, #0
 8010f8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010f8c:	68fb      	ldr	r3, [r7, #12]
}
 8010f8e:	0018      	movs	r0, r3
 8010f90:	46bd      	mov	sp, r7
 8010f92:	b004      	add	sp, #16
 8010f94:	bd80      	pop	{r7, pc}
 8010f96:	46c0      	nop			@ (mov r8, r8)
 8010f98:	20003c6c 	.word	0x20003c6c

08010f9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010f9c:	b580      	push	{r7, lr}
 8010f9e:	b084      	sub	sp, #16
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010fa4:	f7ff f996 	bl	80102d4 <xTaskGetTickCount>
 8010fa8:	0003      	movs	r3, r0
 8010faa:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8010fac:	4b0a      	ldr	r3, [pc, #40]	@ (8010fd8 <prvSampleTimeNow+0x3c>)
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	68fa      	ldr	r2, [r7, #12]
 8010fb2:	429a      	cmp	r2, r3
 8010fb4:	d205      	bcs.n	8010fc2 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8010fb6:	f000 f91d 	bl	80111f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	2201      	movs	r2, #1
 8010fbe:	601a      	str	r2, [r3, #0]
 8010fc0:	e002      	b.n	8010fc8 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	2200      	movs	r2, #0
 8010fc6:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010fc8:	4b03      	ldr	r3, [pc, #12]	@ (8010fd8 <prvSampleTimeNow+0x3c>)
 8010fca:	68fa      	ldr	r2, [r7, #12]
 8010fcc:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8010fce:	68fb      	ldr	r3, [r7, #12]
}
 8010fd0:	0018      	movs	r0, r3
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	b004      	add	sp, #16
 8010fd6:	bd80      	pop	{r7, pc}
 8010fd8:	20003c7c 	.word	0x20003c7c

08010fdc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b086      	sub	sp, #24
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	60f8      	str	r0, [r7, #12]
 8010fe4:	60b9      	str	r1, [r7, #8]
 8010fe6:	607a      	str	r2, [r7, #4]
 8010fe8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010fea:	2300      	movs	r3, #0
 8010fec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	68ba      	ldr	r2, [r7, #8]
 8010ff2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	68fa      	ldr	r2, [r7, #12]
 8010ff8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010ffa:	68ba      	ldr	r2, [r7, #8]
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	429a      	cmp	r2, r3
 8011000:	d812      	bhi.n	8011028 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011002:	687a      	ldr	r2, [r7, #4]
 8011004:	683b      	ldr	r3, [r7, #0]
 8011006:	1ad2      	subs	r2, r2, r3
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	699b      	ldr	r3, [r3, #24]
 801100c:	429a      	cmp	r2, r3
 801100e:	d302      	bcc.n	8011016 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011010:	2301      	movs	r3, #1
 8011012:	617b      	str	r3, [r7, #20]
 8011014:	e01b      	b.n	801104e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011016:	4b10      	ldr	r3, [pc, #64]	@ (8011058 <prvInsertTimerInActiveList+0x7c>)
 8011018:	681a      	ldr	r2, [r3, #0]
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	3304      	adds	r3, #4
 801101e:	0019      	movs	r1, r3
 8011020:	0010      	movs	r0, r2
 8011022:	f7fe fa02 	bl	800f42a <vListInsert>
 8011026:	e012      	b.n	801104e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011028:	687a      	ldr	r2, [r7, #4]
 801102a:	683b      	ldr	r3, [r7, #0]
 801102c:	429a      	cmp	r2, r3
 801102e:	d206      	bcs.n	801103e <prvInsertTimerInActiveList+0x62>
 8011030:	68ba      	ldr	r2, [r7, #8]
 8011032:	683b      	ldr	r3, [r7, #0]
 8011034:	429a      	cmp	r2, r3
 8011036:	d302      	bcc.n	801103e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011038:	2301      	movs	r3, #1
 801103a:	617b      	str	r3, [r7, #20]
 801103c:	e007      	b.n	801104e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801103e:	4b07      	ldr	r3, [pc, #28]	@ (801105c <prvInsertTimerInActiveList+0x80>)
 8011040:	681a      	ldr	r2, [r3, #0]
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	3304      	adds	r3, #4
 8011046:	0019      	movs	r1, r3
 8011048:	0010      	movs	r0, r2
 801104a:	f7fe f9ee 	bl	800f42a <vListInsert>
		}
	}

	return xProcessTimerNow;
 801104e:	697b      	ldr	r3, [r7, #20]
}
 8011050:	0018      	movs	r0, r3
 8011052:	46bd      	mov	sp, r7
 8011054:	b006      	add	sp, #24
 8011056:	bd80      	pop	{r7, pc}
 8011058:	20003c70 	.word	0x20003c70
 801105c:	20003c6c 	.word	0x20003c6c

08011060 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011060:	b590      	push	{r4, r7, lr}
 8011062:	b08d      	sub	sp, #52	@ 0x34
 8011064:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011066:	e0b1      	b.n	80111cc <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011068:	2208      	movs	r2, #8
 801106a:	18bb      	adds	r3, r7, r2
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	2b00      	cmp	r3, #0
 8011070:	da10      	bge.n	8011094 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011072:	18bb      	adds	r3, r7, r2
 8011074:	3304      	adds	r3, #4
 8011076:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801107a:	2b00      	cmp	r3, #0
 801107c:	d102      	bne.n	8011084 <prvProcessReceivedCommands+0x24>
 801107e:	b672      	cpsid	i
 8011080:	46c0      	nop			@ (mov r8, r8)
 8011082:	e7fd      	b.n	8011080 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011086:	681a      	ldr	r2, [r3, #0]
 8011088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801108a:	6858      	ldr	r0, [r3, #4]
 801108c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801108e:	689b      	ldr	r3, [r3, #8]
 8011090:	0019      	movs	r1, r3
 8011092:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011094:	2208      	movs	r2, #8
 8011096:	18bb      	adds	r3, r7, r2
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	da00      	bge.n	80110a0 <prvProcessReceivedCommands+0x40>
 801109e:	e095      	b.n	80111cc <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80110a0:	18bb      	adds	r3, r7, r2
 80110a2:	689b      	ldr	r3, [r3, #8]
 80110a4:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80110a6:	6a3b      	ldr	r3, [r7, #32]
 80110a8:	695b      	ldr	r3, [r3, #20]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d004      	beq.n	80110b8 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80110ae:	6a3b      	ldr	r3, [r7, #32]
 80110b0:	3304      	adds	r3, #4
 80110b2:	0018      	movs	r0, r3
 80110b4:	f7fe f9ef 	bl	800f496 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80110b8:	1d3b      	adds	r3, r7, #4
 80110ba:	0018      	movs	r0, r3
 80110bc:	f7ff ff6e 	bl	8010f9c <prvSampleTimeNow>
 80110c0:	0003      	movs	r3, r0
 80110c2:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 80110c4:	2308      	movs	r3, #8
 80110c6:	18fb      	adds	r3, r7, r3
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	2b09      	cmp	r3, #9
 80110cc:	d900      	bls.n	80110d0 <prvProcessReceivedCommands+0x70>
 80110ce:	e07a      	b.n	80111c6 <prvProcessReceivedCommands+0x166>
 80110d0:	009a      	lsls	r2, r3, #2
 80110d2:	4b46      	ldr	r3, [pc, #280]	@ (80111ec <prvProcessReceivedCommands+0x18c>)
 80110d4:	18d3      	adds	r3, r2, r3
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80110da:	6a3b      	ldr	r3, [r7, #32]
 80110dc:	2228      	movs	r2, #40	@ 0x28
 80110de:	5c9b      	ldrb	r3, [r3, r2]
 80110e0:	2201      	movs	r2, #1
 80110e2:	4313      	orrs	r3, r2
 80110e4:	b2d9      	uxtb	r1, r3
 80110e6:	6a3b      	ldr	r3, [r7, #32]
 80110e8:	2228      	movs	r2, #40	@ 0x28
 80110ea:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80110ec:	2408      	movs	r4, #8
 80110ee:	193b      	adds	r3, r7, r4
 80110f0:	685a      	ldr	r2, [r3, #4]
 80110f2:	6a3b      	ldr	r3, [r7, #32]
 80110f4:	699b      	ldr	r3, [r3, #24]
 80110f6:	18d1      	adds	r1, r2, r3
 80110f8:	193b      	adds	r3, r7, r4
 80110fa:	685b      	ldr	r3, [r3, #4]
 80110fc:	69fa      	ldr	r2, [r7, #28]
 80110fe:	6a38      	ldr	r0, [r7, #32]
 8011100:	f7ff ff6c 	bl	8010fdc <prvInsertTimerInActiveList>
 8011104:	1e03      	subs	r3, r0, #0
 8011106:	d060      	beq.n	80111ca <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011108:	6a3b      	ldr	r3, [r7, #32]
 801110a:	6a1b      	ldr	r3, [r3, #32]
 801110c:	6a3a      	ldr	r2, [r7, #32]
 801110e:	0010      	movs	r0, r2
 8011110:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011112:	6a3b      	ldr	r3, [r7, #32]
 8011114:	2228      	movs	r2, #40	@ 0x28
 8011116:	5c9b      	ldrb	r3, [r3, r2]
 8011118:	001a      	movs	r2, r3
 801111a:	2304      	movs	r3, #4
 801111c:	4013      	ands	r3, r2
 801111e:	d054      	beq.n	80111ca <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011120:	193b      	adds	r3, r7, r4
 8011122:	685a      	ldr	r2, [r3, #4]
 8011124:	6a3b      	ldr	r3, [r7, #32]
 8011126:	699b      	ldr	r3, [r3, #24]
 8011128:	18d2      	adds	r2, r2, r3
 801112a:	6a38      	ldr	r0, [r7, #32]
 801112c:	2300      	movs	r3, #0
 801112e:	9300      	str	r3, [sp, #0]
 8011130:	2300      	movs	r3, #0
 8011132:	2100      	movs	r1, #0
 8011134:	f7ff fe20 	bl	8010d78 <xTimerGenericCommand>
 8011138:	0003      	movs	r3, r0
 801113a:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 801113c:	69bb      	ldr	r3, [r7, #24]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d143      	bne.n	80111ca <prvProcessReceivedCommands+0x16a>
 8011142:	b672      	cpsid	i
 8011144:	46c0      	nop			@ (mov r8, r8)
 8011146:	e7fd      	b.n	8011144 <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011148:	6a3b      	ldr	r3, [r7, #32]
 801114a:	2228      	movs	r2, #40	@ 0x28
 801114c:	5c9b      	ldrb	r3, [r3, r2]
 801114e:	2201      	movs	r2, #1
 8011150:	4393      	bics	r3, r2
 8011152:	b2d9      	uxtb	r1, r3
 8011154:	6a3b      	ldr	r3, [r7, #32]
 8011156:	2228      	movs	r2, #40	@ 0x28
 8011158:	5499      	strb	r1, [r3, r2]
					break;
 801115a:	e037      	b.n	80111cc <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801115c:	6a3b      	ldr	r3, [r7, #32]
 801115e:	2228      	movs	r2, #40	@ 0x28
 8011160:	5c9b      	ldrb	r3, [r3, r2]
 8011162:	2201      	movs	r2, #1
 8011164:	4313      	orrs	r3, r2
 8011166:	b2d9      	uxtb	r1, r3
 8011168:	6a3b      	ldr	r3, [r7, #32]
 801116a:	2228      	movs	r2, #40	@ 0x28
 801116c:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801116e:	2308      	movs	r3, #8
 8011170:	18fb      	adds	r3, r7, r3
 8011172:	685a      	ldr	r2, [r3, #4]
 8011174:	6a3b      	ldr	r3, [r7, #32]
 8011176:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011178:	6a3b      	ldr	r3, [r7, #32]
 801117a:	699b      	ldr	r3, [r3, #24]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d102      	bne.n	8011186 <prvProcessReceivedCommands+0x126>
 8011180:	b672      	cpsid	i
 8011182:	46c0      	nop			@ (mov r8, r8)
 8011184:	e7fd      	b.n	8011182 <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011186:	6a3b      	ldr	r3, [r7, #32]
 8011188:	699a      	ldr	r2, [r3, #24]
 801118a:	69fb      	ldr	r3, [r7, #28]
 801118c:	18d1      	adds	r1, r2, r3
 801118e:	69fb      	ldr	r3, [r7, #28]
 8011190:	69fa      	ldr	r2, [r7, #28]
 8011192:	6a38      	ldr	r0, [r7, #32]
 8011194:	f7ff ff22 	bl	8010fdc <prvInsertTimerInActiveList>
					break;
 8011198:	e018      	b.n	80111cc <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801119a:	6a3b      	ldr	r3, [r7, #32]
 801119c:	2228      	movs	r2, #40	@ 0x28
 801119e:	5c9b      	ldrb	r3, [r3, r2]
 80111a0:	001a      	movs	r2, r3
 80111a2:	2302      	movs	r3, #2
 80111a4:	4013      	ands	r3, r2
 80111a6:	d104      	bne.n	80111b2 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 80111a8:	6a3b      	ldr	r3, [r7, #32]
 80111aa:	0018      	movs	r0, r3
 80111ac:	f000 fac0 	bl	8011730 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80111b0:	e00c      	b.n	80111cc <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80111b2:	6a3b      	ldr	r3, [r7, #32]
 80111b4:	2228      	movs	r2, #40	@ 0x28
 80111b6:	5c9b      	ldrb	r3, [r3, r2]
 80111b8:	2201      	movs	r2, #1
 80111ba:	4393      	bics	r3, r2
 80111bc:	b2d9      	uxtb	r1, r3
 80111be:	6a3b      	ldr	r3, [r7, #32]
 80111c0:	2228      	movs	r2, #40	@ 0x28
 80111c2:	5499      	strb	r1, [r3, r2]
					break;
 80111c4:	e002      	b.n	80111cc <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 80111c6:	46c0      	nop			@ (mov r8, r8)
 80111c8:	e000      	b.n	80111cc <prvProcessReceivedCommands+0x16c>
					break;
 80111ca:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80111cc:	4b08      	ldr	r3, [pc, #32]	@ (80111f0 <prvProcessReceivedCommands+0x190>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	2208      	movs	r2, #8
 80111d2:	18b9      	adds	r1, r7, r2
 80111d4:	2200      	movs	r2, #0
 80111d6:	0018      	movs	r0, r3
 80111d8:	f7fe fb91 	bl	800f8fe <xQueueReceive>
 80111dc:	1e03      	subs	r3, r0, #0
 80111de:	d000      	beq.n	80111e2 <prvProcessReceivedCommands+0x182>
 80111e0:	e742      	b.n	8011068 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80111e2:	46c0      	nop			@ (mov r8, r8)
 80111e4:	46c0      	nop			@ (mov r8, r8)
 80111e6:	46bd      	mov	sp, r7
 80111e8:	b00b      	add	sp, #44	@ 0x2c
 80111ea:	bd90      	pop	{r4, r7, pc}
 80111ec:	080172d8 	.word	0x080172d8
 80111f0:	20003c74 	.word	0x20003c74

080111f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80111f4:	b580      	push	{r7, lr}
 80111f6:	b088      	sub	sp, #32
 80111f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80111fa:	e042      	b.n	8011282 <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80111fc:	4b2a      	ldr	r3, [pc, #168]	@ (80112a8 <prvSwitchTimerLists+0xb4>)
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	68db      	ldr	r3, [r3, #12]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011206:	4b28      	ldr	r3, [pc, #160]	@ (80112a8 <prvSwitchTimerLists+0xb4>)
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	68db      	ldr	r3, [r3, #12]
 801120c:	68db      	ldr	r3, [r3, #12]
 801120e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	3304      	adds	r3, #4
 8011214:	0018      	movs	r0, r3
 8011216:	f7fe f93e 	bl	800f496 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	6a1b      	ldr	r3, [r3, #32]
 801121e:	68fa      	ldr	r2, [r7, #12]
 8011220:	0010      	movs	r0, r2
 8011222:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	2228      	movs	r2, #40	@ 0x28
 8011228:	5c9b      	ldrb	r3, [r3, r2]
 801122a:	001a      	movs	r2, r3
 801122c:	2304      	movs	r3, #4
 801122e:	4013      	ands	r3, r2
 8011230:	d027      	beq.n	8011282 <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	699b      	ldr	r3, [r3, #24]
 8011236:	693a      	ldr	r2, [r7, #16]
 8011238:	18d3      	adds	r3, r2, r3
 801123a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801123c:	68ba      	ldr	r2, [r7, #8]
 801123e:	693b      	ldr	r3, [r7, #16]
 8011240:	429a      	cmp	r2, r3
 8011242:	d90e      	bls.n	8011262 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	68ba      	ldr	r2, [r7, #8]
 8011248:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	68fa      	ldr	r2, [r7, #12]
 801124e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011250:	4b15      	ldr	r3, [pc, #84]	@ (80112a8 <prvSwitchTimerLists+0xb4>)
 8011252:	681a      	ldr	r2, [r3, #0]
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	3304      	adds	r3, #4
 8011258:	0019      	movs	r1, r3
 801125a:	0010      	movs	r0, r2
 801125c:	f7fe f8e5 	bl	800f42a <vListInsert>
 8011260:	e00f      	b.n	8011282 <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011262:	693a      	ldr	r2, [r7, #16]
 8011264:	68f8      	ldr	r0, [r7, #12]
 8011266:	2300      	movs	r3, #0
 8011268:	9300      	str	r3, [sp, #0]
 801126a:	2300      	movs	r3, #0
 801126c:	2100      	movs	r1, #0
 801126e:	f7ff fd83 	bl	8010d78 <xTimerGenericCommand>
 8011272:	0003      	movs	r3, r0
 8011274:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	2b00      	cmp	r3, #0
 801127a:	d102      	bne.n	8011282 <prvSwitchTimerLists+0x8e>
 801127c:	b672      	cpsid	i
 801127e:	46c0      	nop			@ (mov r8, r8)
 8011280:	e7fd      	b.n	801127e <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011282:	4b09      	ldr	r3, [pc, #36]	@ (80112a8 <prvSwitchTimerLists+0xb4>)
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d1b7      	bne.n	80111fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801128c:	4b06      	ldr	r3, [pc, #24]	@ (80112a8 <prvSwitchTimerLists+0xb4>)
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011292:	4b06      	ldr	r3, [pc, #24]	@ (80112ac <prvSwitchTimerLists+0xb8>)
 8011294:	681a      	ldr	r2, [r3, #0]
 8011296:	4b04      	ldr	r3, [pc, #16]	@ (80112a8 <prvSwitchTimerLists+0xb4>)
 8011298:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 801129a:	4b04      	ldr	r3, [pc, #16]	@ (80112ac <prvSwitchTimerLists+0xb8>)
 801129c:	697a      	ldr	r2, [r7, #20]
 801129e:	601a      	str	r2, [r3, #0]
}
 80112a0:	46c0      	nop			@ (mov r8, r8)
 80112a2:	46bd      	mov	sp, r7
 80112a4:	b006      	add	sp, #24
 80112a6:	bd80      	pop	{r7, pc}
 80112a8:	20003c6c 	.word	0x20003c6c
 80112ac:	20003c70 	.word	0x20003c70

080112b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b082      	sub	sp, #8
 80112b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80112b6:	f000 f8f3 	bl	80114a0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80112ba:	4b16      	ldr	r3, [pc, #88]	@ (8011314 <prvCheckForValidListAndQueue+0x64>)
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d123      	bne.n	801130a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 80112c2:	4b15      	ldr	r3, [pc, #84]	@ (8011318 <prvCheckForValidListAndQueue+0x68>)
 80112c4:	0018      	movs	r0, r3
 80112c6:	f7fe f865 	bl	800f394 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80112ca:	4b14      	ldr	r3, [pc, #80]	@ (801131c <prvCheckForValidListAndQueue+0x6c>)
 80112cc:	0018      	movs	r0, r3
 80112ce:	f7fe f861 	bl	800f394 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80112d2:	4b13      	ldr	r3, [pc, #76]	@ (8011320 <prvCheckForValidListAndQueue+0x70>)
 80112d4:	4a10      	ldr	r2, [pc, #64]	@ (8011318 <prvCheckForValidListAndQueue+0x68>)
 80112d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80112d8:	4b12      	ldr	r3, [pc, #72]	@ (8011324 <prvCheckForValidListAndQueue+0x74>)
 80112da:	4a10      	ldr	r2, [pc, #64]	@ (801131c <prvCheckForValidListAndQueue+0x6c>)
 80112dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80112de:	4b12      	ldr	r3, [pc, #72]	@ (8011328 <prvCheckForValidListAndQueue+0x78>)
 80112e0:	4a12      	ldr	r2, [pc, #72]	@ (801132c <prvCheckForValidListAndQueue+0x7c>)
 80112e2:	2100      	movs	r1, #0
 80112e4:	9100      	str	r1, [sp, #0]
 80112e6:	2110      	movs	r1, #16
 80112e8:	200a      	movs	r0, #10
 80112ea:	f7fe f951 	bl	800f590 <xQueueGenericCreateStatic>
 80112ee:	0002      	movs	r2, r0
 80112f0:	4b08      	ldr	r3, [pc, #32]	@ (8011314 <prvCheckForValidListAndQueue+0x64>)
 80112f2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80112f4:	4b07      	ldr	r3, [pc, #28]	@ (8011314 <prvCheckForValidListAndQueue+0x64>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d006      	beq.n	801130a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80112fc:	4b05      	ldr	r3, [pc, #20]	@ (8011314 <prvCheckForValidListAndQueue+0x64>)
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	4a0b      	ldr	r2, [pc, #44]	@ (8011330 <prvCheckForValidListAndQueue+0x80>)
 8011302:	0011      	movs	r1, r2
 8011304:	0018      	movs	r0, r3
 8011306:	f7fe fccf 	bl	800fca8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801130a:	f000 f8db 	bl	80114c4 <vPortExitCritical>
}
 801130e:	46c0      	nop			@ (mov r8, r8)
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}
 8011314:	20003c74 	.word	0x20003c74
 8011318:	20003c44 	.word	0x20003c44
 801131c:	20003c58 	.word	0x20003c58
 8011320:	20003c6c 	.word	0x20003c6c
 8011324:	20003c70 	.word	0x20003c70
 8011328:	20003d20 	.word	0x20003d20
 801132c:	20003c80 	.word	0x20003c80
 8011330:	080170c8 	.word	0x080170c8

08011334 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8011334:	b580      	push	{r7, lr}
 8011336:	b084      	sub	sp, #16
 8011338:	af00      	add	r7, sp, #0
 801133a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d102      	bne.n	801134c <pvTimerGetTimerID+0x18>
 8011346:	b672      	cpsid	i
 8011348:	46c0      	nop			@ (mov r8, r8)
 801134a:	e7fd      	b.n	8011348 <pvTimerGetTimerID+0x14>

	taskENTER_CRITICAL();
 801134c:	f000 f8a8 	bl	80114a0 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	69db      	ldr	r3, [r3, #28]
 8011354:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8011356:	f000 f8b5 	bl	80114c4 <vPortExitCritical>

	return pvReturn;
 801135a:	68bb      	ldr	r3, [r7, #8]
}
 801135c:	0018      	movs	r0, r3
 801135e:	46bd      	mov	sp, r7
 8011360:	b004      	add	sp, #16
 8011362:	bd80      	pop	{r7, pc}

08011364 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b084      	sub	sp, #16
 8011368:	af00      	add	r7, sp, #0
 801136a:	60f8      	str	r0, [r7, #12]
 801136c:	60b9      	str	r1, [r7, #8]
 801136e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	3b04      	subs	r3, #4
 8011374:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	2280      	movs	r2, #128	@ 0x80
 801137a:	0452      	lsls	r2, r2, #17
 801137c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	3b04      	subs	r3, #4
 8011382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8011384:	68ba      	ldr	r2, [r7, #8]
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	3b04      	subs	r3, #4
 801138e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011390:	4a08      	ldr	r2, [pc, #32]	@ (80113b4 <pxPortInitialiseStack+0x50>)
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	3b14      	subs	r3, #20
 801139a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801139c:	687a      	ldr	r2, [r7, #4]
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	3b20      	subs	r3, #32
 80113a6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80113a8:	68fb      	ldr	r3, [r7, #12]
}
 80113aa:	0018      	movs	r0, r3
 80113ac:	46bd      	mov	sp, r7
 80113ae:	b004      	add	sp, #16
 80113b0:	bd80      	pop	{r7, pc}
 80113b2:	46c0      	nop			@ (mov r8, r8)
 80113b4:	080113b9 	.word	0x080113b9

080113b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b082      	sub	sp, #8
 80113bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80113be:	2300      	movs	r3, #0
 80113c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80113c2:	4b08      	ldr	r3, [pc, #32]	@ (80113e4 <prvTaskExitError+0x2c>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	3301      	adds	r3, #1
 80113c8:	d002      	beq.n	80113d0 <prvTaskExitError+0x18>
 80113ca:	b672      	cpsid	i
 80113cc:	46c0      	nop			@ (mov r8, r8)
 80113ce:	e7fd      	b.n	80113cc <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 80113d0:	b672      	cpsid	i
	while( ulDummy == 0 )
 80113d2:	46c0      	nop			@ (mov r8, r8)
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d0fc      	beq.n	80113d4 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80113da:	46c0      	nop			@ (mov r8, r8)
 80113dc:	46c0      	nop			@ (mov r8, r8)
 80113de:	46bd      	mov	sp, r7
 80113e0:	b002      	add	sp, #8
 80113e2:	bd80      	pop	{r7, pc}
 80113e4:	2000007c 	.word	0x2000007c

080113e8 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80113e8:	b580      	push	{r7, lr}
 80113ea:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80113ec:	46c0      	nop			@ (mov r8, r8)
 80113ee:	46bd      	mov	sp, r7
 80113f0:	bd80      	pop	{r7, pc}
	...

08011400 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8011400:	4a0b      	ldr	r2, [pc, #44]	@ (8011430 <pxCurrentTCBConst2>)
 8011402:	6813      	ldr	r3, [r2, #0]
 8011404:	6818      	ldr	r0, [r3, #0]
 8011406:	3020      	adds	r0, #32
 8011408:	f380 8809 	msr	PSP, r0
 801140c:	2002      	movs	r0, #2
 801140e:	f380 8814 	msr	CONTROL, r0
 8011412:	f3bf 8f6f 	isb	sy
 8011416:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8011418:	46ae      	mov	lr, r5
 801141a:	bc08      	pop	{r3}
 801141c:	bc04      	pop	{r2}
 801141e:	b662      	cpsie	i
 8011420:	4718      	bx	r3
 8011422:	46c0      	nop			@ (mov r8, r8)
 8011424:	46c0      	nop			@ (mov r8, r8)
 8011426:	46c0      	nop			@ (mov r8, r8)
 8011428:	46c0      	nop			@ (mov r8, r8)
 801142a:	46c0      	nop			@ (mov r8, r8)
 801142c:	46c0      	nop			@ (mov r8, r8)
 801142e:	46c0      	nop			@ (mov r8, r8)

08011430 <pxCurrentTCBConst2>:
 8011430:	20003744 	.word	0x20003744
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8011434:	46c0      	nop			@ (mov r8, r8)
 8011436:	46c0      	nop			@ (mov r8, r8)

08011438 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011438:	b580      	push	{r7, lr}
 801143a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801143c:	4b0e      	ldr	r3, [pc, #56]	@ (8011478 <xPortStartScheduler+0x40>)
 801143e:	681a      	ldr	r2, [r3, #0]
 8011440:	4b0d      	ldr	r3, [pc, #52]	@ (8011478 <xPortStartScheduler+0x40>)
 8011442:	21ff      	movs	r1, #255	@ 0xff
 8011444:	0409      	lsls	r1, r1, #16
 8011446:	430a      	orrs	r2, r1
 8011448:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801144a:	4b0b      	ldr	r3, [pc, #44]	@ (8011478 <xPortStartScheduler+0x40>)
 801144c:	681a      	ldr	r2, [r3, #0]
 801144e:	4b0a      	ldr	r3, [pc, #40]	@ (8011478 <xPortStartScheduler+0x40>)
 8011450:	21ff      	movs	r1, #255	@ 0xff
 8011452:	0609      	lsls	r1, r1, #24
 8011454:	430a      	orrs	r2, r1
 8011456:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011458:	f000 f898 	bl	801158c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801145c:	4b07      	ldr	r3, [pc, #28]	@ (801147c <xPortStartScheduler+0x44>)
 801145e:	2200      	movs	r2, #0
 8011460:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8011462:	f7ff ffcd 	bl	8011400 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011466:	f7fe fff3 	bl	8010450 <vTaskSwitchContext>
	prvTaskExitError();
 801146a:	f7ff ffa5 	bl	80113b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801146e:	2300      	movs	r3, #0
}
 8011470:	0018      	movs	r0, r3
 8011472:	46bd      	mov	sp, r7
 8011474:	bd80      	pop	{r7, pc}
 8011476:	46c0      	nop			@ (mov r8, r8)
 8011478:	e000ed20 	.word	0xe000ed20
 801147c:	2000007c 	.word	0x2000007c

08011480 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8011480:	b580      	push	{r7, lr}
 8011482:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011484:	4b05      	ldr	r3, [pc, #20]	@ (801149c <vPortYield+0x1c>)
 8011486:	2280      	movs	r2, #128	@ 0x80
 8011488:	0552      	lsls	r2, r2, #21
 801148a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 801148c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8011490:	f3bf 8f6f 	isb	sy
}
 8011494:	46c0      	nop			@ (mov r8, r8)
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}
 801149a:	46c0      	nop			@ (mov r8, r8)
 801149c:	e000ed04 	.word	0xe000ed04

080114a0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80114a4:	b672      	cpsid	i
	uxCriticalNesting++;
 80114a6:	4b06      	ldr	r3, [pc, #24]	@ (80114c0 <vPortEnterCritical+0x20>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	1c5a      	adds	r2, r3, #1
 80114ac:	4b04      	ldr	r3, [pc, #16]	@ (80114c0 <vPortEnterCritical+0x20>)
 80114ae:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80114b0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80114b4:	f3bf 8f6f 	isb	sy
}
 80114b8:	46c0      	nop			@ (mov r8, r8)
 80114ba:	46bd      	mov	sp, r7
 80114bc:	bd80      	pop	{r7, pc}
 80114be:	46c0      	nop			@ (mov r8, r8)
 80114c0:	2000007c 	.word	0x2000007c

080114c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80114c8:	4b09      	ldr	r3, [pc, #36]	@ (80114f0 <vPortExitCritical+0x2c>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d102      	bne.n	80114d6 <vPortExitCritical+0x12>
 80114d0:	b672      	cpsid	i
 80114d2:	46c0      	nop			@ (mov r8, r8)
 80114d4:	e7fd      	b.n	80114d2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 80114d6:	4b06      	ldr	r3, [pc, #24]	@ (80114f0 <vPortExitCritical+0x2c>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	1e5a      	subs	r2, r3, #1
 80114dc:	4b04      	ldr	r3, [pc, #16]	@ (80114f0 <vPortExitCritical+0x2c>)
 80114de:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 80114e0:	4b03      	ldr	r3, [pc, #12]	@ (80114f0 <vPortExitCritical+0x2c>)
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d100      	bne.n	80114ea <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 80114e8:	b662      	cpsie	i
	}
}
 80114ea:	46c0      	nop			@ (mov r8, r8)
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}
 80114f0:	2000007c 	.word	0x2000007c

080114f4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80114f4:	f3ef 8010 	mrs	r0, PRIMASK
 80114f8:	b672      	cpsid	i
 80114fa:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 80114fc:	46c0      	nop			@ (mov r8, r8)
 80114fe:	0018      	movs	r0, r3

08011500 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8011500:	f380 8810 	msr	PRIMASK, r0
 8011504:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8011506:	46c0      	nop			@ (mov r8, r8)
	...

08011510 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011510:	f3ef 8009 	mrs	r0, PSP
 8011514:	4b0e      	ldr	r3, [pc, #56]	@ (8011550 <pxCurrentTCBConst>)
 8011516:	681a      	ldr	r2, [r3, #0]
 8011518:	3820      	subs	r0, #32
 801151a:	6010      	str	r0, [r2, #0]
 801151c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 801151e:	4644      	mov	r4, r8
 8011520:	464d      	mov	r5, r9
 8011522:	4656      	mov	r6, sl
 8011524:	465f      	mov	r7, fp
 8011526:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8011528:	b508      	push	{r3, lr}
 801152a:	b672      	cpsid	i
 801152c:	f7fe ff90 	bl	8010450 <vTaskSwitchContext>
 8011530:	b662      	cpsie	i
 8011532:	bc0c      	pop	{r2, r3}
 8011534:	6811      	ldr	r1, [r2, #0]
 8011536:	6808      	ldr	r0, [r1, #0]
 8011538:	3010      	adds	r0, #16
 801153a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801153c:	46a0      	mov	r8, r4
 801153e:	46a9      	mov	r9, r5
 8011540:	46b2      	mov	sl, r6
 8011542:	46bb      	mov	fp, r7
 8011544:	f380 8809 	msr	PSP, r0
 8011548:	3820      	subs	r0, #32
 801154a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801154c:	4718      	bx	r3
 801154e:	46c0      	nop			@ (mov r8, r8)

08011550 <pxCurrentTCBConst>:
 8011550:	20003744 	.word	0x20003744
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8011554:	46c0      	nop			@ (mov r8, r8)
 8011556:	46c0      	nop			@ (mov r8, r8)

08011558 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b082      	sub	sp, #8
 801155c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 801155e:	f7ff ffc9 	bl	80114f4 <ulSetInterruptMaskFromISR>
 8011562:	0003      	movs	r3, r0
 8011564:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011566:	f7fe fec3 	bl	80102f0 <xTaskIncrementTick>
 801156a:	1e03      	subs	r3, r0, #0
 801156c:	d003      	beq.n	8011576 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801156e:	4b06      	ldr	r3, [pc, #24]	@ (8011588 <xPortSysTickHandler+0x30>)
 8011570:	2280      	movs	r2, #128	@ 0x80
 8011572:	0552      	lsls	r2, r2, #21
 8011574:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	0018      	movs	r0, r3
 801157a:	f7ff ffc1 	bl	8011500 <vClearInterruptMaskFromISR>
}
 801157e:	46c0      	nop			@ (mov r8, r8)
 8011580:	46bd      	mov	sp, r7
 8011582:	b002      	add	sp, #8
 8011584:	bd80      	pop	{r7, pc}
 8011586:	46c0      	nop			@ (mov r8, r8)
 8011588:	e000ed04 	.word	0xe000ed04

0801158c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801158c:	b580      	push	{r7, lr}
 801158e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011590:	4b0b      	ldr	r3, [pc, #44]	@ (80115c0 <vPortSetupTimerInterrupt+0x34>)
 8011592:	2200      	movs	r2, #0
 8011594:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011596:	4b0b      	ldr	r3, [pc, #44]	@ (80115c4 <vPortSetupTimerInterrupt+0x38>)
 8011598:	2200      	movs	r2, #0
 801159a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801159c:	4b0a      	ldr	r3, [pc, #40]	@ (80115c8 <vPortSetupTimerInterrupt+0x3c>)
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	22fa      	movs	r2, #250	@ 0xfa
 80115a2:	0091      	lsls	r1, r2, #2
 80115a4:	0018      	movs	r0, r3
 80115a6:	f7ee fdcb 	bl	8000140 <__udivsi3>
 80115aa:	0003      	movs	r3, r0
 80115ac:	001a      	movs	r2, r3
 80115ae:	4b07      	ldr	r3, [pc, #28]	@ (80115cc <vPortSetupTimerInterrupt+0x40>)
 80115b0:	3a01      	subs	r2, #1
 80115b2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80115b4:	4b02      	ldr	r3, [pc, #8]	@ (80115c0 <vPortSetupTimerInterrupt+0x34>)
 80115b6:	2207      	movs	r2, #7
 80115b8:	601a      	str	r2, [r3, #0]
}
 80115ba:	46c0      	nop			@ (mov r8, r8)
 80115bc:	46bd      	mov	sp, r7
 80115be:	bd80      	pop	{r7, pc}
 80115c0:	e000e010 	.word	0xe000e010
 80115c4:	e000e018 	.word	0xe000e018
 80115c8:	20000068 	.word	0x20000068
 80115cc:	e000e014 	.word	0xe000e014

080115d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80115d0:	b580      	push	{r7, lr}
 80115d2:	b086      	sub	sp, #24
 80115d4:	af00      	add	r7, sp, #0
 80115d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80115d8:	2300      	movs	r3, #0
 80115da:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80115dc:	f7fe fde2 	bl	80101a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80115e0:	4b4d      	ldr	r3, [pc, #308]	@ (8011718 <pvPortMalloc+0x148>)
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d101      	bne.n	80115ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80115e8:	f000 f8f2 	bl	80117d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80115ec:	4b4b      	ldr	r3, [pc, #300]	@ (801171c <pvPortMalloc+0x14c>)
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	687a      	ldr	r2, [r7, #4]
 80115f2:	4013      	ands	r3, r2
 80115f4:	d000      	beq.n	80115f8 <pvPortMalloc+0x28>
 80115f6:	e080      	b.n	80116fa <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d013      	beq.n	8011626 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 80115fe:	2208      	movs	r2, #8
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	189b      	adds	r3, r3, r2
 8011604:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	2207      	movs	r2, #7
 801160a:	4013      	ands	r3, r2
 801160c:	d00b      	beq.n	8011626 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	2207      	movs	r2, #7
 8011612:	4393      	bics	r3, r2
 8011614:	3308      	adds	r3, #8
 8011616:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	2207      	movs	r2, #7
 801161c:	4013      	ands	r3, r2
 801161e:	d002      	beq.n	8011626 <pvPortMalloc+0x56>
 8011620:	b672      	cpsid	i
 8011622:	46c0      	nop			@ (mov r8, r8)
 8011624:	e7fd      	b.n	8011622 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	2b00      	cmp	r3, #0
 801162a:	d066      	beq.n	80116fa <pvPortMalloc+0x12a>
 801162c:	4b3c      	ldr	r3, [pc, #240]	@ (8011720 <pvPortMalloc+0x150>)
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	687a      	ldr	r2, [r7, #4]
 8011632:	429a      	cmp	r2, r3
 8011634:	d861      	bhi.n	80116fa <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011636:	4b3b      	ldr	r3, [pc, #236]	@ (8011724 <pvPortMalloc+0x154>)
 8011638:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 801163a:	4b3a      	ldr	r3, [pc, #232]	@ (8011724 <pvPortMalloc+0x154>)
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011640:	e004      	b.n	801164c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8011642:	697b      	ldr	r3, [r7, #20]
 8011644:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011646:	697b      	ldr	r3, [r7, #20]
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801164c:	697b      	ldr	r3, [r7, #20]
 801164e:	685b      	ldr	r3, [r3, #4]
 8011650:	687a      	ldr	r2, [r7, #4]
 8011652:	429a      	cmp	r2, r3
 8011654:	d903      	bls.n	801165e <pvPortMalloc+0x8e>
 8011656:	697b      	ldr	r3, [r7, #20]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d1f1      	bne.n	8011642 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801165e:	4b2e      	ldr	r3, [pc, #184]	@ (8011718 <pvPortMalloc+0x148>)
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	697a      	ldr	r2, [r7, #20]
 8011664:	429a      	cmp	r2, r3
 8011666:	d048      	beq.n	80116fa <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011668:	693b      	ldr	r3, [r7, #16]
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	2208      	movs	r2, #8
 801166e:	189b      	adds	r3, r3, r2
 8011670:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011672:	697b      	ldr	r3, [r7, #20]
 8011674:	681a      	ldr	r2, [r3, #0]
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	685a      	ldr	r2, [r3, #4]
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	1ad2      	subs	r2, r2, r3
 8011682:	2308      	movs	r3, #8
 8011684:	005b      	lsls	r3, r3, #1
 8011686:	429a      	cmp	r2, r3
 8011688:	d917      	bls.n	80116ba <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801168a:	697a      	ldr	r2, [r7, #20]
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	18d3      	adds	r3, r2, r3
 8011690:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	2207      	movs	r2, #7
 8011696:	4013      	ands	r3, r2
 8011698:	d002      	beq.n	80116a0 <pvPortMalloc+0xd0>
 801169a:	b672      	cpsid	i
 801169c:	46c0      	nop			@ (mov r8, r8)
 801169e:	e7fd      	b.n	801169c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80116a0:	697b      	ldr	r3, [r7, #20]
 80116a2:	685a      	ldr	r2, [r3, #4]
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	1ad2      	subs	r2, r2, r3
 80116a8:	68bb      	ldr	r3, [r7, #8]
 80116aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80116ac:	697b      	ldr	r3, [r7, #20]
 80116ae:	687a      	ldr	r2, [r7, #4]
 80116b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80116b2:	68bb      	ldr	r3, [r7, #8]
 80116b4:	0018      	movs	r0, r3
 80116b6:	f000 f8eb 	bl	8011890 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80116ba:	4b19      	ldr	r3, [pc, #100]	@ (8011720 <pvPortMalloc+0x150>)
 80116bc:	681a      	ldr	r2, [r3, #0]
 80116be:	697b      	ldr	r3, [r7, #20]
 80116c0:	685b      	ldr	r3, [r3, #4]
 80116c2:	1ad2      	subs	r2, r2, r3
 80116c4:	4b16      	ldr	r3, [pc, #88]	@ (8011720 <pvPortMalloc+0x150>)
 80116c6:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80116c8:	4b15      	ldr	r3, [pc, #84]	@ (8011720 <pvPortMalloc+0x150>)
 80116ca:	681a      	ldr	r2, [r3, #0]
 80116cc:	4b16      	ldr	r3, [pc, #88]	@ (8011728 <pvPortMalloc+0x158>)
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	429a      	cmp	r2, r3
 80116d2:	d203      	bcs.n	80116dc <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80116d4:	4b12      	ldr	r3, [pc, #72]	@ (8011720 <pvPortMalloc+0x150>)
 80116d6:	681a      	ldr	r2, [r3, #0]
 80116d8:	4b13      	ldr	r3, [pc, #76]	@ (8011728 <pvPortMalloc+0x158>)
 80116da:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80116dc:	697b      	ldr	r3, [r7, #20]
 80116de:	685a      	ldr	r2, [r3, #4]
 80116e0:	4b0e      	ldr	r3, [pc, #56]	@ (801171c <pvPortMalloc+0x14c>)
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	431a      	orrs	r2, r3
 80116e6:	697b      	ldr	r3, [r7, #20]
 80116e8:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80116ea:	697b      	ldr	r3, [r7, #20]
 80116ec:	2200      	movs	r2, #0
 80116ee:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80116f0:	4b0e      	ldr	r3, [pc, #56]	@ (801172c <pvPortMalloc+0x15c>)
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	1c5a      	adds	r2, r3, #1
 80116f6:	4b0d      	ldr	r3, [pc, #52]	@ (801172c <pvPortMalloc+0x15c>)
 80116f8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80116fa:	f7fe fd5f 	bl	80101bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	2207      	movs	r2, #7
 8011702:	4013      	ands	r3, r2
 8011704:	d002      	beq.n	801170c <pvPortMalloc+0x13c>
 8011706:	b672      	cpsid	i
 8011708:	46c0      	nop			@ (mov r8, r8)
 801170a:	e7fd      	b.n	8011708 <pvPortMalloc+0x138>
	return pvReturn;
 801170c:	68fb      	ldr	r3, [r7, #12]
}
 801170e:	0018      	movs	r0, r3
 8011710:	46bd      	mov	sp, r7
 8011712:	b006      	add	sp, #24
 8011714:	bd80      	pop	{r7, pc}
 8011716:	46c0      	nop			@ (mov r8, r8)
 8011718:	20007178 	.word	0x20007178
 801171c:	2000718c 	.word	0x2000718c
 8011720:	2000717c 	.word	0x2000717c
 8011724:	20007170 	.word	0x20007170
 8011728:	20007180 	.word	0x20007180
 801172c:	20007184 	.word	0x20007184

08011730 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b084      	sub	sp, #16
 8011734:	af00      	add	r7, sp, #0
 8011736:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d03c      	beq.n	80117bc <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011742:	2308      	movs	r3, #8
 8011744:	425b      	negs	r3, r3
 8011746:	68fa      	ldr	r2, [r7, #12]
 8011748:	18d3      	adds	r3, r2, r3
 801174a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011750:	68bb      	ldr	r3, [r7, #8]
 8011752:	685a      	ldr	r2, [r3, #4]
 8011754:	4b1b      	ldr	r3, [pc, #108]	@ (80117c4 <vPortFree+0x94>)
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	4013      	ands	r3, r2
 801175a:	d102      	bne.n	8011762 <vPortFree+0x32>
 801175c:	b672      	cpsid	i
 801175e:	46c0      	nop			@ (mov r8, r8)
 8011760:	e7fd      	b.n	801175e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011762:	68bb      	ldr	r3, [r7, #8]
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d002      	beq.n	8011770 <vPortFree+0x40>
 801176a:	b672      	cpsid	i
 801176c:	46c0      	nop			@ (mov r8, r8)
 801176e:	e7fd      	b.n	801176c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011770:	68bb      	ldr	r3, [r7, #8]
 8011772:	685a      	ldr	r2, [r3, #4]
 8011774:	4b13      	ldr	r3, [pc, #76]	@ (80117c4 <vPortFree+0x94>)
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	4013      	ands	r3, r2
 801177a:	d01f      	beq.n	80117bc <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801177c:	68bb      	ldr	r3, [r7, #8]
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d11b      	bne.n	80117bc <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011784:	68bb      	ldr	r3, [r7, #8]
 8011786:	685a      	ldr	r2, [r3, #4]
 8011788:	4b0e      	ldr	r3, [pc, #56]	@ (80117c4 <vPortFree+0x94>)
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	43db      	mvns	r3, r3
 801178e:	401a      	ands	r2, r3
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011794:	f7fe fd06 	bl	80101a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011798:	68bb      	ldr	r3, [r7, #8]
 801179a:	685a      	ldr	r2, [r3, #4]
 801179c:	4b0a      	ldr	r3, [pc, #40]	@ (80117c8 <vPortFree+0x98>)
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	18d2      	adds	r2, r2, r3
 80117a2:	4b09      	ldr	r3, [pc, #36]	@ (80117c8 <vPortFree+0x98>)
 80117a4:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80117a6:	68bb      	ldr	r3, [r7, #8]
 80117a8:	0018      	movs	r0, r3
 80117aa:	f000 f871 	bl	8011890 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80117ae:	4b07      	ldr	r3, [pc, #28]	@ (80117cc <vPortFree+0x9c>)
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	1c5a      	adds	r2, r3, #1
 80117b4:	4b05      	ldr	r3, [pc, #20]	@ (80117cc <vPortFree+0x9c>)
 80117b6:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 80117b8:	f7fe fd00 	bl	80101bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80117bc:	46c0      	nop			@ (mov r8, r8)
 80117be:	46bd      	mov	sp, r7
 80117c0:	b004      	add	sp, #16
 80117c2:	bd80      	pop	{r7, pc}
 80117c4:	2000718c 	.word	0x2000718c
 80117c8:	2000717c 	.word	0x2000717c
 80117cc:	20007188 	.word	0x20007188

080117d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b084      	sub	sp, #16
 80117d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80117d6:	23d0      	movs	r3, #208	@ 0xd0
 80117d8:	019b      	lsls	r3, r3, #6
 80117da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80117dc:	4b26      	ldr	r3, [pc, #152]	@ (8011878 <prvHeapInit+0xa8>)
 80117de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	2207      	movs	r2, #7
 80117e4:	4013      	ands	r3, r2
 80117e6:	d00c      	beq.n	8011802 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	3307      	adds	r3, #7
 80117ec:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	2207      	movs	r2, #7
 80117f2:	4393      	bics	r3, r2
 80117f4:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80117f6:	68ba      	ldr	r2, [r7, #8]
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	1ad2      	subs	r2, r2, r3
 80117fc:	4b1e      	ldr	r3, [pc, #120]	@ (8011878 <prvHeapInit+0xa8>)
 80117fe:	18d3      	adds	r3, r2, r3
 8011800:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011806:	4b1d      	ldr	r3, [pc, #116]	@ (801187c <prvHeapInit+0xac>)
 8011808:	687a      	ldr	r2, [r7, #4]
 801180a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801180c:	4b1b      	ldr	r3, [pc, #108]	@ (801187c <prvHeapInit+0xac>)
 801180e:	2200      	movs	r2, #0
 8011810:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	68ba      	ldr	r2, [r7, #8]
 8011816:	18d3      	adds	r3, r2, r3
 8011818:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801181a:	2208      	movs	r2, #8
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	1a9b      	subs	r3, r3, r2
 8011820:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	2207      	movs	r2, #7
 8011826:	4393      	bics	r3, r2
 8011828:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801182a:	68fa      	ldr	r2, [r7, #12]
 801182c:	4b14      	ldr	r3, [pc, #80]	@ (8011880 <prvHeapInit+0xb0>)
 801182e:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8011830:	4b13      	ldr	r3, [pc, #76]	@ (8011880 <prvHeapInit+0xb0>)
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	2200      	movs	r2, #0
 8011836:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011838:	4b11      	ldr	r3, [pc, #68]	@ (8011880 <prvHeapInit+0xb0>)
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	2200      	movs	r2, #0
 801183e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	68fa      	ldr	r2, [r7, #12]
 8011848:	1ad2      	subs	r2, r2, r3
 801184a:	683b      	ldr	r3, [r7, #0]
 801184c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801184e:	4b0c      	ldr	r3, [pc, #48]	@ (8011880 <prvHeapInit+0xb0>)
 8011850:	681a      	ldr	r2, [r3, #0]
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011856:	683b      	ldr	r3, [r7, #0]
 8011858:	685a      	ldr	r2, [r3, #4]
 801185a:	4b0a      	ldr	r3, [pc, #40]	@ (8011884 <prvHeapInit+0xb4>)
 801185c:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801185e:	683b      	ldr	r3, [r7, #0]
 8011860:	685a      	ldr	r2, [r3, #4]
 8011862:	4b09      	ldr	r3, [pc, #36]	@ (8011888 <prvHeapInit+0xb8>)
 8011864:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011866:	4b09      	ldr	r3, [pc, #36]	@ (801188c <prvHeapInit+0xbc>)
 8011868:	2280      	movs	r2, #128	@ 0x80
 801186a:	0612      	lsls	r2, r2, #24
 801186c:	601a      	str	r2, [r3, #0]
}
 801186e:	46c0      	nop			@ (mov r8, r8)
 8011870:	46bd      	mov	sp, r7
 8011872:	b004      	add	sp, #16
 8011874:	bd80      	pop	{r7, pc}
 8011876:	46c0      	nop			@ (mov r8, r8)
 8011878:	20003d70 	.word	0x20003d70
 801187c:	20007170 	.word	0x20007170
 8011880:	20007178 	.word	0x20007178
 8011884:	20007180 	.word	0x20007180
 8011888:	2000717c 	.word	0x2000717c
 801188c:	2000718c 	.word	0x2000718c

08011890 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011890:	b580      	push	{r7, lr}
 8011892:	b084      	sub	sp, #16
 8011894:	af00      	add	r7, sp, #0
 8011896:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011898:	4b27      	ldr	r3, [pc, #156]	@ (8011938 <prvInsertBlockIntoFreeList+0xa8>)
 801189a:	60fb      	str	r3, [r7, #12]
 801189c:	e002      	b.n	80118a4 <prvInsertBlockIntoFreeList+0x14>
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	60fb      	str	r3, [r7, #12]
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	681b      	ldr	r3, [r3, #0]
 80118a8:	687a      	ldr	r2, [r7, #4]
 80118aa:	429a      	cmp	r2, r3
 80118ac:	d8f7      	bhi.n	801189e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	685b      	ldr	r3, [r3, #4]
 80118b6:	68ba      	ldr	r2, [r7, #8]
 80118b8:	18d3      	adds	r3, r2, r3
 80118ba:	687a      	ldr	r2, [r7, #4]
 80118bc:	429a      	cmp	r2, r3
 80118be:	d108      	bne.n	80118d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	685a      	ldr	r2, [r3, #4]
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	685b      	ldr	r3, [r3, #4]
 80118c8:	18d2      	adds	r2, r2, r3
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	685b      	ldr	r3, [r3, #4]
 80118da:	68ba      	ldr	r2, [r7, #8]
 80118dc:	18d2      	adds	r2, r2, r3
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	429a      	cmp	r2, r3
 80118e4:	d118      	bne.n	8011918 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	681a      	ldr	r2, [r3, #0]
 80118ea:	4b14      	ldr	r3, [pc, #80]	@ (801193c <prvInsertBlockIntoFreeList+0xac>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	429a      	cmp	r2, r3
 80118f0:	d00d      	beq.n	801190e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	685a      	ldr	r2, [r3, #4]
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	685b      	ldr	r3, [r3, #4]
 80118fc:	18d2      	adds	r2, r2, r3
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	681a      	ldr	r2, [r3, #0]
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	601a      	str	r2, [r3, #0]
 801190c:	e008      	b.n	8011920 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801190e:	4b0b      	ldr	r3, [pc, #44]	@ (801193c <prvInsertBlockIntoFreeList+0xac>)
 8011910:	681a      	ldr	r2, [r3, #0]
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	601a      	str	r2, [r3, #0]
 8011916:	e003      	b.n	8011920 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	681a      	ldr	r2, [r3, #0]
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011920:	68fa      	ldr	r2, [r7, #12]
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	429a      	cmp	r2, r3
 8011926:	d002      	beq.n	801192e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	687a      	ldr	r2, [r7, #4]
 801192c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801192e:	46c0      	nop			@ (mov r8, r8)
 8011930:	46bd      	mov	sp, r7
 8011932:	b004      	add	sp, #16
 8011934:	bd80      	pop	{r7, pc}
 8011936:	46c0      	nop			@ (mov r8, r8)
 8011938:	20007170 	.word	0x20007170
 801193c:	20007178 	.word	0x20007178

08011940 <asinf>:
 8011940:	b570      	push	{r4, r5, r6, lr}
 8011942:	1c05      	adds	r5, r0, #0
 8011944:	f000 f94c 	bl	8011be0 <__ieee754_asinf>
 8011948:	1c29      	adds	r1, r5, #0
 801194a:	1c04      	adds	r4, r0, #0
 801194c:	1c28      	adds	r0, r5, #0
 801194e:	f7ef fda9 	bl	80014a4 <__aeabi_fcmpun>
 8011952:	2800      	cmp	r0, #0
 8011954:	d110      	bne.n	8011978 <asinf+0x38>
 8011956:	1c28      	adds	r0, r5, #0
 8011958:	f000 f82e 	bl	80119b8 <fabsf>
 801195c:	21fe      	movs	r1, #254	@ 0xfe
 801195e:	0589      	lsls	r1, r1, #22
 8011960:	f7ee fdc8 	bl	80004f4 <__aeabi_fcmpgt>
 8011964:	2800      	cmp	r0, #0
 8011966:	d007      	beq.n	8011978 <asinf+0x38>
 8011968:	f001 fb48 	bl	8012ffc <__errno>
 801196c:	2321      	movs	r3, #33	@ 0x21
 801196e:	6003      	str	r3, [r0, #0]
 8011970:	4802      	ldr	r0, [pc, #8]	@ (801197c <asinf+0x3c>)
 8011972:	f000 f871 	bl	8011a58 <nanf>
 8011976:	1c04      	adds	r4, r0, #0
 8011978:	1c20      	adds	r0, r4, #0
 801197a:	bd70      	pop	{r4, r5, r6, pc}
 801197c:	080176cd 	.word	0x080176cd

08011980 <sqrtf>:
 8011980:	b570      	push	{r4, r5, r6, lr}
 8011982:	1c05      	adds	r5, r0, #0
 8011984:	f000 f8b4 	bl	8011af0 <__ieee754_sqrtf>
 8011988:	1c29      	adds	r1, r5, #0
 801198a:	1c04      	adds	r4, r0, #0
 801198c:	1c28      	adds	r0, r5, #0
 801198e:	f7ef fd89 	bl	80014a4 <__aeabi_fcmpun>
 8011992:	2800      	cmp	r0, #0
 8011994:	d10e      	bne.n	80119b4 <sqrtf+0x34>
 8011996:	2100      	movs	r1, #0
 8011998:	1c28      	adds	r0, r5, #0
 801199a:	f7ee fd97 	bl	80004cc <__aeabi_fcmplt>
 801199e:	2800      	cmp	r0, #0
 80119a0:	d008      	beq.n	80119b4 <sqrtf+0x34>
 80119a2:	f001 fb2b 	bl	8012ffc <__errno>
 80119a6:	2321      	movs	r3, #33	@ 0x21
 80119a8:	2100      	movs	r1, #0
 80119aa:	6003      	str	r3, [r0, #0]
 80119ac:	1c08      	adds	r0, r1, #0
 80119ae:	f7ef f8b1 	bl	8000b14 <__aeabi_fdiv>
 80119b2:	1c04      	adds	r4, r0, #0
 80119b4:	1c20      	adds	r0, r4, #0
 80119b6:	bd70      	pop	{r4, r5, r6, pc}

080119b8 <fabsf>:
 80119b8:	0040      	lsls	r0, r0, #1
 80119ba:	0840      	lsrs	r0, r0, #1
 80119bc:	4770      	bx	lr

080119be <fmax>:
 80119be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119c0:	0004      	movs	r4, r0
 80119c2:	000d      	movs	r5, r1
 80119c4:	0016      	movs	r6, r2
 80119c6:	001f      	movs	r7, r3
 80119c8:	f000 f816 	bl	80119f8 <__fpclassifyd>
 80119cc:	2800      	cmp	r0, #0
 80119ce:	d104      	bne.n	80119da <fmax+0x1c>
 80119d0:	0034      	movs	r4, r6
 80119d2:	003d      	movs	r5, r7
 80119d4:	0029      	movs	r1, r5
 80119d6:	0020      	movs	r0, r4
 80119d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119da:	0030      	movs	r0, r6
 80119dc:	0039      	movs	r1, r7
 80119de:	f000 f80b 	bl	80119f8 <__fpclassifyd>
 80119e2:	2800      	cmp	r0, #0
 80119e4:	d0f6      	beq.n	80119d4 <fmax+0x16>
 80119e6:	0032      	movs	r2, r6
 80119e8:	003b      	movs	r3, r7
 80119ea:	0020      	movs	r0, r4
 80119ec:	0029      	movs	r1, r5
 80119ee:	f7ee fd47 	bl	8000480 <__aeabi_dcmpgt>
 80119f2:	2800      	cmp	r0, #0
 80119f4:	d0ec      	beq.n	80119d0 <fmax+0x12>
 80119f6:	e7ed      	b.n	80119d4 <fmax+0x16>

080119f8 <__fpclassifyd>:
 80119f8:	000b      	movs	r3, r1
 80119fa:	b570      	push	{r4, r5, r6, lr}
 80119fc:	0004      	movs	r4, r0
 80119fe:	0002      	movs	r2, r0
 8011a00:	0001      	movs	r1, r0
 8011a02:	431c      	orrs	r4, r3
 8011a04:	2002      	movs	r0, #2
 8011a06:	2c00      	cmp	r4, #0
 8011a08:	d006      	beq.n	8011a18 <__fpclassifyd+0x20>
 8011a0a:	2080      	movs	r0, #128	@ 0x80
 8011a0c:	0600      	lsls	r0, r0, #24
 8011a0e:	4283      	cmp	r3, r0
 8011a10:	d103      	bne.n	8011a1a <__fpclassifyd+0x22>
 8011a12:	1e4b      	subs	r3, r1, #1
 8011a14:	4199      	sbcs	r1, r3
 8011a16:	1c88      	adds	r0, r1, #2
 8011a18:	bd70      	pop	{r4, r5, r6, pc}
 8011a1a:	480c      	ldr	r0, [pc, #48]	@ (8011a4c <__fpclassifyd+0x54>)
 8011a1c:	0059      	lsls	r1, r3, #1
 8011a1e:	0849      	lsrs	r1, r1, #1
 8011a20:	4c0b      	ldr	r4, [pc, #44]	@ (8011a50 <__fpclassifyd+0x58>)
 8011a22:	180e      	adds	r6, r1, r0
 8011a24:	2004      	movs	r0, #4
 8011a26:	42a6      	cmp	r6, r4
 8011a28:	d9f6      	bls.n	8011a18 <__fpclassifyd+0x20>
 8011a2a:	2480      	movs	r4, #128	@ 0x80
 8011a2c:	3801      	subs	r0, #1
 8011a2e:	0364      	lsls	r4, r4, #13
 8011a30:	42a3      	cmp	r3, r4
 8011a32:	d3f1      	bcc.n	8011a18 <__fpclassifyd+0x20>
 8011a34:	2580      	movs	r5, #128	@ 0x80
 8011a36:	062d      	lsls	r5, r5, #24
 8011a38:	195d      	adds	r5, r3, r5
 8011a3a:	42a5      	cmp	r5, r4
 8011a3c:	d3ec      	bcc.n	8011a18 <__fpclassifyd+0x20>
 8011a3e:	4c05      	ldr	r4, [pc, #20]	@ (8011a54 <__fpclassifyd+0x5c>)
 8011a40:	2000      	movs	r0, #0
 8011a42:	42a1      	cmp	r1, r4
 8011a44:	d1e8      	bne.n	8011a18 <__fpclassifyd+0x20>
 8011a46:	4250      	negs	r0, r2
 8011a48:	4150      	adcs	r0, r2
 8011a4a:	e7e5      	b.n	8011a18 <__fpclassifyd+0x20>
 8011a4c:	fff00000 	.word	0xfff00000
 8011a50:	7fdfffff 	.word	0x7fdfffff
 8011a54:	7ff00000 	.word	0x7ff00000

08011a58 <nanf>:
 8011a58:	4800      	ldr	r0, [pc, #0]	@ (8011a5c <nanf+0x4>)
 8011a5a:	4770      	bx	lr
 8011a5c:	7fc00000 	.word	0x7fc00000

08011a60 <fmaxf>:
 8011a60:	b570      	push	{r4, r5, r6, lr}
 8011a62:	1c04      	adds	r4, r0, #0
 8011a64:	1c0d      	adds	r5, r1, #0
 8011a66:	f000 f827 	bl	8011ab8 <__fpclassifyf>
 8011a6a:	2800      	cmp	r0, #0
 8011a6c:	d102      	bne.n	8011a74 <fmaxf+0x14>
 8011a6e:	1c2c      	adds	r4, r5, #0
 8011a70:	1c20      	adds	r0, r4, #0
 8011a72:	bd70      	pop	{r4, r5, r6, pc}
 8011a74:	1c28      	adds	r0, r5, #0
 8011a76:	f000 f81f 	bl	8011ab8 <__fpclassifyf>
 8011a7a:	2800      	cmp	r0, #0
 8011a7c:	d0f8      	beq.n	8011a70 <fmaxf+0x10>
 8011a7e:	1c29      	adds	r1, r5, #0
 8011a80:	1c20      	adds	r0, r4, #0
 8011a82:	f7ee fd37 	bl	80004f4 <__aeabi_fcmpgt>
 8011a86:	2800      	cmp	r0, #0
 8011a88:	d0f1      	beq.n	8011a6e <fmaxf+0xe>
 8011a8a:	e7f1      	b.n	8011a70 <fmaxf+0x10>

08011a8c <fminf>:
 8011a8c:	b570      	push	{r4, r5, r6, lr}
 8011a8e:	1c04      	adds	r4, r0, #0
 8011a90:	1c0d      	adds	r5, r1, #0
 8011a92:	f000 f811 	bl	8011ab8 <__fpclassifyf>
 8011a96:	2800      	cmp	r0, #0
 8011a98:	d102      	bne.n	8011aa0 <fminf+0x14>
 8011a9a:	1c2c      	adds	r4, r5, #0
 8011a9c:	1c20      	adds	r0, r4, #0
 8011a9e:	bd70      	pop	{r4, r5, r6, pc}
 8011aa0:	1c28      	adds	r0, r5, #0
 8011aa2:	f000 f809 	bl	8011ab8 <__fpclassifyf>
 8011aa6:	2800      	cmp	r0, #0
 8011aa8:	d0f8      	beq.n	8011a9c <fminf+0x10>
 8011aaa:	1c29      	adds	r1, r5, #0
 8011aac:	1c20      	adds	r0, r4, #0
 8011aae:	f7ee fd0d 	bl	80004cc <__aeabi_fcmplt>
 8011ab2:	2800      	cmp	r0, #0
 8011ab4:	d0f1      	beq.n	8011a9a <fminf+0xe>
 8011ab6:	e7f1      	b.n	8011a9c <fminf+0x10>

08011ab8 <__fpclassifyf>:
 8011ab8:	0043      	lsls	r3, r0, #1
 8011aba:	085a      	lsrs	r2, r3, #1
 8011abc:	2002      	movs	r0, #2
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d00f      	beq.n	8011ae2 <__fpclassifyf+0x2a>
 8011ac2:	21fe      	movs	r1, #254	@ 0xfe
 8011ac4:	4b07      	ldr	r3, [pc, #28]	@ (8011ae4 <__fpclassifyf+0x2c>)
 8011ac6:	05c9      	lsls	r1, r1, #23
 8011ac8:	18d3      	adds	r3, r2, r3
 8011aca:	1800      	adds	r0, r0, r0
 8011acc:	428b      	cmp	r3, r1
 8011ace:	d308      	bcc.n	8011ae2 <__fpclassifyf+0x2a>
 8011ad0:	4905      	ldr	r1, [pc, #20]	@ (8011ae8 <__fpclassifyf+0x30>)
 8011ad2:	1e53      	subs	r3, r2, #1
 8011ad4:	3801      	subs	r0, #1
 8011ad6:	428b      	cmp	r3, r1
 8011ad8:	d903      	bls.n	8011ae2 <__fpclassifyf+0x2a>
 8011ada:	4b04      	ldr	r3, [pc, #16]	@ (8011aec <__fpclassifyf+0x34>)
 8011adc:	18d0      	adds	r0, r2, r3
 8011ade:	4243      	negs	r3, r0
 8011ae0:	4158      	adcs	r0, r3
 8011ae2:	4770      	bx	lr
 8011ae4:	ff800000 	.word	0xff800000
 8011ae8:	007ffffe 	.word	0x007ffffe
 8011aec:	80800000 	.word	0x80800000

08011af0 <__ieee754_sqrtf>:
 8011af0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011af2:	0003      	movs	r3, r0
 8011af4:	0042      	lsls	r2, r0, #1
 8011af6:	1c04      	adds	r4, r0, #0
 8011af8:	20ff      	movs	r0, #255	@ 0xff
 8011afa:	0852      	lsrs	r2, r2, #1
 8011afc:	05c0      	lsls	r0, r0, #23
 8011afe:	4282      	cmp	r2, r0
 8011b00:	d30a      	bcc.n	8011b18 <__ieee754_sqrtf+0x28>
 8011b02:	1c21      	adds	r1, r4, #0
 8011b04:	1c20      	adds	r0, r4, #0
 8011b06:	f7ef f9eb 	bl	8000ee0 <__aeabi_fmul>
 8011b0a:	1c01      	adds	r1, r0, #0
 8011b0c:	1c20      	adds	r0, r4, #0
 8011b0e:	f7ee fe77 	bl	8000800 <__aeabi_fadd>
 8011b12:	1c04      	adds	r4, r0, #0
 8011b14:	1c20      	adds	r0, r4, #0
 8011b16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011b18:	2a00      	cmp	r2, #0
 8011b1a:	d0fb      	beq.n	8011b14 <__ieee754_sqrtf+0x24>
 8011b1c:	2c00      	cmp	r4, #0
 8011b1e:	da07      	bge.n	8011b30 <__ieee754_sqrtf+0x40>
 8011b20:	1c21      	adds	r1, r4, #0
 8011b22:	1c20      	adds	r0, r4, #0
 8011b24:	f7ef fb1a 	bl	800115c <__aeabi_fsub>
 8011b28:	1c01      	adds	r1, r0, #0
 8011b2a:	f7ee fff3 	bl	8000b14 <__aeabi_fdiv>
 8011b2e:	e7f0      	b.n	8011b12 <__ieee754_sqrtf+0x22>
 8011b30:	0022      	movs	r2, r4
 8011b32:	15e1      	asrs	r1, r4, #23
 8011b34:	4002      	ands	r2, r0
 8011b36:	4204      	tst	r4, r0
 8011b38:	d046      	beq.n	8011bc8 <__ieee754_sqrtf+0xd8>
 8011b3a:	2280      	movs	r2, #128	@ 0x80
 8011b3c:	000f      	movs	r7, r1
 8011b3e:	025b      	lsls	r3, r3, #9
 8011b40:	0a5b      	lsrs	r3, r3, #9
 8011b42:	0412      	lsls	r2, r2, #16
 8011b44:	3f7f      	subs	r7, #127	@ 0x7f
 8011b46:	4313      	orrs	r3, r2
 8011b48:	07c9      	lsls	r1, r1, #31
 8011b4a:	d400      	bmi.n	8011b4e <__ieee754_sqrtf+0x5e>
 8011b4c:	005b      	lsls	r3, r3, #1
 8011b4e:	2400      	movs	r4, #0
 8011b50:	2180      	movs	r1, #128	@ 0x80
 8011b52:	2019      	movs	r0, #25
 8011b54:	0026      	movs	r6, r4
 8011b56:	107f      	asrs	r7, r7, #1
 8011b58:	005b      	lsls	r3, r3, #1
 8011b5a:	0449      	lsls	r1, r1, #17
 8011b5c:	1875      	adds	r5, r6, r1
 8011b5e:	001a      	movs	r2, r3
 8011b60:	429d      	cmp	r5, r3
 8011b62:	dc02      	bgt.n	8011b6a <__ieee754_sqrtf+0x7a>
 8011b64:	186e      	adds	r6, r5, r1
 8011b66:	1b5a      	subs	r2, r3, r5
 8011b68:	1864      	adds	r4, r4, r1
 8011b6a:	3801      	subs	r0, #1
 8011b6c:	0053      	lsls	r3, r2, #1
 8011b6e:	0849      	lsrs	r1, r1, #1
 8011b70:	2800      	cmp	r0, #0
 8011b72:	d1f3      	bne.n	8011b5c <__ieee754_sqrtf+0x6c>
 8011b74:	2a00      	cmp	r2, #0
 8011b76:	d019      	beq.n	8011bac <__ieee754_sqrtf+0xbc>
 8011b78:	4d17      	ldr	r5, [pc, #92]	@ (8011bd8 <__ieee754_sqrtf+0xe8>)
 8011b7a:	4e18      	ldr	r6, [pc, #96]	@ (8011bdc <__ieee754_sqrtf+0xec>)
 8011b7c:	6828      	ldr	r0, [r5, #0]
 8011b7e:	6831      	ldr	r1, [r6, #0]
 8011b80:	682b      	ldr	r3, [r5, #0]
 8011b82:	9301      	str	r3, [sp, #4]
 8011b84:	f7ef faea 	bl	800115c <__aeabi_fsub>
 8011b88:	1c01      	adds	r1, r0, #0
 8011b8a:	9801      	ldr	r0, [sp, #4]
 8011b8c:	f7ee fca8 	bl	80004e0 <__aeabi_fcmple>
 8011b90:	2800      	cmp	r0, #0
 8011b92:	d00b      	beq.n	8011bac <__ieee754_sqrtf+0xbc>
 8011b94:	6828      	ldr	r0, [r5, #0]
 8011b96:	6831      	ldr	r1, [r6, #0]
 8011b98:	f7ee fe32 	bl	8000800 <__aeabi_fadd>
 8011b9c:	682d      	ldr	r5, [r5, #0]
 8011b9e:	1c01      	adds	r1, r0, #0
 8011ba0:	1c28      	adds	r0, r5, #0
 8011ba2:	f7ee fc93 	bl	80004cc <__aeabi_fcmplt>
 8011ba6:	2800      	cmp	r0, #0
 8011ba8:	d011      	beq.n	8011bce <__ieee754_sqrtf+0xde>
 8011baa:	3402      	adds	r4, #2
 8011bac:	23fc      	movs	r3, #252	@ 0xfc
 8011bae:	1064      	asrs	r4, r4, #1
 8011bb0:	059b      	lsls	r3, r3, #22
 8011bb2:	18e3      	adds	r3, r4, r3
 8011bb4:	05fc      	lsls	r4, r7, #23
 8011bb6:	18e4      	adds	r4, r4, r3
 8011bb8:	e7ac      	b.n	8011b14 <__ieee754_sqrtf+0x24>
 8011bba:	005b      	lsls	r3, r3, #1
 8011bbc:	3201      	adds	r2, #1
 8011bbe:	4203      	tst	r3, r0
 8011bc0:	d0fb      	beq.n	8011bba <__ieee754_sqrtf+0xca>
 8011bc2:	3a01      	subs	r2, #1
 8011bc4:	1a89      	subs	r1, r1, r2
 8011bc6:	e7b8      	b.n	8011b3a <__ieee754_sqrtf+0x4a>
 8011bc8:	2080      	movs	r0, #128	@ 0x80
 8011bca:	0400      	lsls	r0, r0, #16
 8011bcc:	e7f7      	b.n	8011bbe <__ieee754_sqrtf+0xce>
 8011bce:	2301      	movs	r3, #1
 8011bd0:	3401      	adds	r4, #1
 8011bd2:	439c      	bics	r4, r3
 8011bd4:	e7ea      	b.n	8011bac <__ieee754_sqrtf+0xbc>
 8011bd6:	46c0      	nop			@ (mov r8, r8)
 8011bd8:	20000084 	.word	0x20000084
 8011bdc:	20000080 	.word	0x20000080

08011be0 <__ieee754_asinf>:
 8011be0:	23fe      	movs	r3, #254	@ 0xfe
 8011be2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011be4:	0046      	lsls	r6, r0, #1
 8011be6:	b085      	sub	sp, #20
 8011be8:	1c04      	adds	r4, r0, #0
 8011bea:	9002      	str	r0, [sp, #8]
 8011bec:	0876      	lsrs	r6, r6, #1
 8011bee:	059b      	lsls	r3, r3, #22
 8011bf0:	429e      	cmp	r6, r3
 8011bf2:	d10c      	bne.n	8011c0e <__ieee754_asinf+0x2e>
 8011bf4:	498e      	ldr	r1, [pc, #568]	@ (8011e30 <__ieee754_asinf+0x250>)
 8011bf6:	f7ef f973 	bl	8000ee0 <__aeabi_fmul>
 8011bfa:	498e      	ldr	r1, [pc, #568]	@ (8011e34 <__ieee754_asinf+0x254>)
 8011bfc:	1c05      	adds	r5, r0, #0
 8011bfe:	1c20      	adds	r0, r4, #0
 8011c00:	f7ef f96e 	bl	8000ee0 <__aeabi_fmul>
 8011c04:	1c01      	adds	r1, r0, #0
 8011c06:	1c28      	adds	r0, r5, #0
 8011c08:	f7ee fdfa 	bl	8000800 <__aeabi_fadd>
 8011c0c:	e007      	b.n	8011c1e <__ieee754_asinf+0x3e>
 8011c0e:	429e      	cmp	r6, r3
 8011c10:	d909      	bls.n	8011c26 <__ieee754_asinf+0x46>
 8011c12:	1c01      	adds	r1, r0, #0
 8011c14:	f7ef faa2 	bl	800115c <__aeabi_fsub>
 8011c18:	1c01      	adds	r1, r0, #0
 8011c1a:	f7ee ff7b 	bl	8000b14 <__aeabi_fdiv>
 8011c1e:	1c04      	adds	r4, r0, #0
 8011c20:	1c20      	adds	r0, r4, #0
 8011c22:	b005      	add	sp, #20
 8011c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c26:	23fc      	movs	r3, #252	@ 0xfc
 8011c28:	059b      	lsls	r3, r3, #22
 8011c2a:	429e      	cmp	r6, r3
 8011c2c:	d20c      	bcs.n	8011c48 <__ieee754_asinf+0x68>
 8011c2e:	23c8      	movs	r3, #200	@ 0xc8
 8011c30:	059b      	lsls	r3, r3, #22
 8011c32:	429e      	cmp	r6, r3
 8011c34:	d276      	bcs.n	8011d24 <__ieee754_asinf+0x144>
 8011c36:	4980      	ldr	r1, [pc, #512]	@ (8011e38 <__ieee754_asinf+0x258>)
 8011c38:	f7ee fde2 	bl	8000800 <__aeabi_fadd>
 8011c3c:	21fe      	movs	r1, #254	@ 0xfe
 8011c3e:	0589      	lsls	r1, r1, #22
 8011c40:	f7ee fc58 	bl	80004f4 <__aeabi_fcmpgt>
 8011c44:	2800      	cmp	r0, #0
 8011c46:	d1eb      	bne.n	8011c20 <__ieee754_asinf+0x40>
 8011c48:	1c20      	adds	r0, r4, #0
 8011c4a:	f7ff feb5 	bl	80119b8 <fabsf>
 8011c4e:	1c01      	adds	r1, r0, #0
 8011c50:	20fe      	movs	r0, #254	@ 0xfe
 8011c52:	0580      	lsls	r0, r0, #22
 8011c54:	f7ef fa82 	bl	800115c <__aeabi_fsub>
 8011c58:	21fc      	movs	r1, #252	@ 0xfc
 8011c5a:	0589      	lsls	r1, r1, #22
 8011c5c:	f7ef f940 	bl	8000ee0 <__aeabi_fmul>
 8011c60:	4976      	ldr	r1, [pc, #472]	@ (8011e3c <__ieee754_asinf+0x25c>)
 8011c62:	1c04      	adds	r4, r0, #0
 8011c64:	f7ef f93c 	bl	8000ee0 <__aeabi_fmul>
 8011c68:	4975      	ldr	r1, [pc, #468]	@ (8011e40 <__ieee754_asinf+0x260>)
 8011c6a:	f7ee fdc9 	bl	8000800 <__aeabi_fadd>
 8011c6e:	1c21      	adds	r1, r4, #0
 8011c70:	f7ef f936 	bl	8000ee0 <__aeabi_fmul>
 8011c74:	4973      	ldr	r1, [pc, #460]	@ (8011e44 <__ieee754_asinf+0x264>)
 8011c76:	f7ef fa71 	bl	800115c <__aeabi_fsub>
 8011c7a:	1c21      	adds	r1, r4, #0
 8011c7c:	f7ef f930 	bl	8000ee0 <__aeabi_fmul>
 8011c80:	4971      	ldr	r1, [pc, #452]	@ (8011e48 <__ieee754_asinf+0x268>)
 8011c82:	f7ee fdbd 	bl	8000800 <__aeabi_fadd>
 8011c86:	1c21      	adds	r1, r4, #0
 8011c88:	f7ef f92a 	bl	8000ee0 <__aeabi_fmul>
 8011c8c:	496f      	ldr	r1, [pc, #444]	@ (8011e4c <__ieee754_asinf+0x26c>)
 8011c8e:	f7ef fa65 	bl	800115c <__aeabi_fsub>
 8011c92:	1c21      	adds	r1, r4, #0
 8011c94:	f7ef f924 	bl	8000ee0 <__aeabi_fmul>
 8011c98:	496d      	ldr	r1, [pc, #436]	@ (8011e50 <__ieee754_asinf+0x270>)
 8011c9a:	f7ee fdb1 	bl	8000800 <__aeabi_fadd>
 8011c9e:	1c21      	adds	r1, r4, #0
 8011ca0:	f7ef f91e 	bl	8000ee0 <__aeabi_fmul>
 8011ca4:	496b      	ldr	r1, [pc, #428]	@ (8011e54 <__ieee754_asinf+0x274>)
 8011ca6:	9001      	str	r0, [sp, #4]
 8011ca8:	1c20      	adds	r0, r4, #0
 8011caa:	f7ef f919 	bl	8000ee0 <__aeabi_fmul>
 8011cae:	496a      	ldr	r1, [pc, #424]	@ (8011e58 <__ieee754_asinf+0x278>)
 8011cb0:	f7ef fa54 	bl	800115c <__aeabi_fsub>
 8011cb4:	1c21      	adds	r1, r4, #0
 8011cb6:	f7ef f913 	bl	8000ee0 <__aeabi_fmul>
 8011cba:	4968      	ldr	r1, [pc, #416]	@ (8011e5c <__ieee754_asinf+0x27c>)
 8011cbc:	f7ee fda0 	bl	8000800 <__aeabi_fadd>
 8011cc0:	1c21      	adds	r1, r4, #0
 8011cc2:	f7ef f90d 	bl	8000ee0 <__aeabi_fmul>
 8011cc6:	4966      	ldr	r1, [pc, #408]	@ (8011e60 <__ieee754_asinf+0x280>)
 8011cc8:	f7ef fa48 	bl	800115c <__aeabi_fsub>
 8011ccc:	1c21      	adds	r1, r4, #0
 8011cce:	f7ef f907 	bl	8000ee0 <__aeabi_fmul>
 8011cd2:	21fe      	movs	r1, #254	@ 0xfe
 8011cd4:	0589      	lsls	r1, r1, #22
 8011cd6:	f7ee fd93 	bl	8000800 <__aeabi_fadd>
 8011cda:	1c07      	adds	r7, r0, #0
 8011cdc:	1c20      	adds	r0, r4, #0
 8011cde:	f7ff ff07 	bl	8011af0 <__ieee754_sqrtf>
 8011ce2:	4b60      	ldr	r3, [pc, #384]	@ (8011e64 <__ieee754_asinf+0x284>)
 8011ce4:	1c05      	adds	r5, r0, #0
 8011ce6:	429e      	cmp	r6, r3
 8011ce8:	d966      	bls.n	8011db8 <__ieee754_asinf+0x1d8>
 8011cea:	1c39      	adds	r1, r7, #0
 8011cec:	9801      	ldr	r0, [sp, #4]
 8011cee:	f7ee ff11 	bl	8000b14 <__aeabi_fdiv>
 8011cf2:	1c29      	adds	r1, r5, #0
 8011cf4:	f7ef f8f4 	bl	8000ee0 <__aeabi_fmul>
 8011cf8:	1c29      	adds	r1, r5, #0
 8011cfa:	f7ee fd81 	bl	8000800 <__aeabi_fadd>
 8011cfe:	1c01      	adds	r1, r0, #0
 8011d00:	f7ee fd7e 	bl	8000800 <__aeabi_fadd>
 8011d04:	4958      	ldr	r1, [pc, #352]	@ (8011e68 <__ieee754_asinf+0x288>)
 8011d06:	f7ee fd7b 	bl	8000800 <__aeabi_fadd>
 8011d0a:	1c01      	adds	r1, r0, #0
 8011d0c:	4848      	ldr	r0, [pc, #288]	@ (8011e30 <__ieee754_asinf+0x250>)
 8011d0e:	f7ef fa25 	bl	800115c <__aeabi_fsub>
 8011d12:	9b02      	ldr	r3, [sp, #8]
 8011d14:	1c04      	adds	r4, r0, #0
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	dd00      	ble.n	8011d1c <__ieee754_asinf+0x13c>
 8011d1a:	e781      	b.n	8011c20 <__ieee754_asinf+0x40>
 8011d1c:	2380      	movs	r3, #128	@ 0x80
 8011d1e:	061b      	lsls	r3, r3, #24
 8011d20:	18c4      	adds	r4, r0, r3
 8011d22:	e77d      	b.n	8011c20 <__ieee754_asinf+0x40>
 8011d24:	1c01      	adds	r1, r0, #0
 8011d26:	f7ef f8db 	bl	8000ee0 <__aeabi_fmul>
 8011d2a:	4944      	ldr	r1, [pc, #272]	@ (8011e3c <__ieee754_asinf+0x25c>)
 8011d2c:	1c05      	adds	r5, r0, #0
 8011d2e:	f7ef f8d7 	bl	8000ee0 <__aeabi_fmul>
 8011d32:	4943      	ldr	r1, [pc, #268]	@ (8011e40 <__ieee754_asinf+0x260>)
 8011d34:	f7ee fd64 	bl	8000800 <__aeabi_fadd>
 8011d38:	1c29      	adds	r1, r5, #0
 8011d3a:	f7ef f8d1 	bl	8000ee0 <__aeabi_fmul>
 8011d3e:	4941      	ldr	r1, [pc, #260]	@ (8011e44 <__ieee754_asinf+0x264>)
 8011d40:	f7ef fa0c 	bl	800115c <__aeabi_fsub>
 8011d44:	1c29      	adds	r1, r5, #0
 8011d46:	f7ef f8cb 	bl	8000ee0 <__aeabi_fmul>
 8011d4a:	493f      	ldr	r1, [pc, #252]	@ (8011e48 <__ieee754_asinf+0x268>)
 8011d4c:	f7ee fd58 	bl	8000800 <__aeabi_fadd>
 8011d50:	1c29      	adds	r1, r5, #0
 8011d52:	f7ef f8c5 	bl	8000ee0 <__aeabi_fmul>
 8011d56:	493d      	ldr	r1, [pc, #244]	@ (8011e4c <__ieee754_asinf+0x26c>)
 8011d58:	f7ef fa00 	bl	800115c <__aeabi_fsub>
 8011d5c:	1c29      	adds	r1, r5, #0
 8011d5e:	f7ef f8bf 	bl	8000ee0 <__aeabi_fmul>
 8011d62:	493b      	ldr	r1, [pc, #236]	@ (8011e50 <__ieee754_asinf+0x270>)
 8011d64:	f7ee fd4c 	bl	8000800 <__aeabi_fadd>
 8011d68:	1c29      	adds	r1, r5, #0
 8011d6a:	f7ef f8b9 	bl	8000ee0 <__aeabi_fmul>
 8011d6e:	4939      	ldr	r1, [pc, #228]	@ (8011e54 <__ieee754_asinf+0x274>)
 8011d70:	1c06      	adds	r6, r0, #0
 8011d72:	1c28      	adds	r0, r5, #0
 8011d74:	f7ef f8b4 	bl	8000ee0 <__aeabi_fmul>
 8011d78:	4937      	ldr	r1, [pc, #220]	@ (8011e58 <__ieee754_asinf+0x278>)
 8011d7a:	f7ef f9ef 	bl	800115c <__aeabi_fsub>
 8011d7e:	1c29      	adds	r1, r5, #0
 8011d80:	f7ef f8ae 	bl	8000ee0 <__aeabi_fmul>
 8011d84:	4935      	ldr	r1, [pc, #212]	@ (8011e5c <__ieee754_asinf+0x27c>)
 8011d86:	f7ee fd3b 	bl	8000800 <__aeabi_fadd>
 8011d8a:	1c29      	adds	r1, r5, #0
 8011d8c:	f7ef f8a8 	bl	8000ee0 <__aeabi_fmul>
 8011d90:	4933      	ldr	r1, [pc, #204]	@ (8011e60 <__ieee754_asinf+0x280>)
 8011d92:	f7ef f9e3 	bl	800115c <__aeabi_fsub>
 8011d96:	1c29      	adds	r1, r5, #0
 8011d98:	f7ef f8a2 	bl	8000ee0 <__aeabi_fmul>
 8011d9c:	21fe      	movs	r1, #254	@ 0xfe
 8011d9e:	0589      	lsls	r1, r1, #22
 8011da0:	f7ee fd2e 	bl	8000800 <__aeabi_fadd>
 8011da4:	1c01      	adds	r1, r0, #0
 8011da6:	1c30      	adds	r0, r6, #0
 8011da8:	f7ee feb4 	bl	8000b14 <__aeabi_fdiv>
 8011dac:	1c21      	adds	r1, r4, #0
 8011dae:	f7ef f897 	bl	8000ee0 <__aeabi_fmul>
 8011db2:	1c01      	adds	r1, r0, #0
 8011db4:	1c20      	adds	r0, r4, #0
 8011db6:	e727      	b.n	8011c08 <__ieee754_asinf+0x28>
 8011db8:	1c01      	adds	r1, r0, #0
 8011dba:	0b06      	lsrs	r6, r0, #12
 8011dbc:	f7ee fd20 	bl	8000800 <__aeabi_fadd>
 8011dc0:	1c39      	adds	r1, r7, #0
 8011dc2:	9003      	str	r0, [sp, #12]
 8011dc4:	9801      	ldr	r0, [sp, #4]
 8011dc6:	f7ee fea5 	bl	8000b14 <__aeabi_fdiv>
 8011dca:	1c01      	adds	r1, r0, #0
 8011dcc:	9803      	ldr	r0, [sp, #12]
 8011dce:	f7ef f887 	bl	8000ee0 <__aeabi_fmul>
 8011dd2:	0336      	lsls	r6, r6, #12
 8011dd4:	1c07      	adds	r7, r0, #0
 8011dd6:	1c31      	adds	r1, r6, #0
 8011dd8:	1c30      	adds	r0, r6, #0
 8011dda:	f7ef f881 	bl	8000ee0 <__aeabi_fmul>
 8011dde:	1c01      	adds	r1, r0, #0
 8011de0:	1c20      	adds	r0, r4, #0
 8011de2:	f7ef f9bb 	bl	800115c <__aeabi_fsub>
 8011de6:	1c31      	adds	r1, r6, #0
 8011de8:	1c04      	adds	r4, r0, #0
 8011dea:	1c28      	adds	r0, r5, #0
 8011dec:	f7ee fd08 	bl	8000800 <__aeabi_fadd>
 8011df0:	1c01      	adds	r1, r0, #0
 8011df2:	1c20      	adds	r0, r4, #0
 8011df4:	f7ee fe8e 	bl	8000b14 <__aeabi_fdiv>
 8011df8:	1c01      	adds	r1, r0, #0
 8011dfa:	f7ee fd01 	bl	8000800 <__aeabi_fadd>
 8011dfe:	1c01      	adds	r1, r0, #0
 8011e00:	480c      	ldr	r0, [pc, #48]	@ (8011e34 <__ieee754_asinf+0x254>)
 8011e02:	f7ef f9ab 	bl	800115c <__aeabi_fsub>
 8011e06:	1c01      	adds	r1, r0, #0
 8011e08:	1c38      	adds	r0, r7, #0
 8011e0a:	f7ef f9a7 	bl	800115c <__aeabi_fsub>
 8011e0e:	1c31      	adds	r1, r6, #0
 8011e10:	1c04      	adds	r4, r0, #0
 8011e12:	1c30      	adds	r0, r6, #0
 8011e14:	f7ee fcf4 	bl	8000800 <__aeabi_fadd>
 8011e18:	1c01      	adds	r1, r0, #0
 8011e1a:	4814      	ldr	r0, [pc, #80]	@ (8011e6c <__ieee754_asinf+0x28c>)
 8011e1c:	f7ef f99e 	bl	800115c <__aeabi_fsub>
 8011e20:	1c01      	adds	r1, r0, #0
 8011e22:	1c20      	adds	r0, r4, #0
 8011e24:	f7ef f99a 	bl	800115c <__aeabi_fsub>
 8011e28:	1c01      	adds	r1, r0, #0
 8011e2a:	4810      	ldr	r0, [pc, #64]	@ (8011e6c <__ieee754_asinf+0x28c>)
 8011e2c:	e76f      	b.n	8011d0e <__ieee754_asinf+0x12e>
 8011e2e:	46c0      	nop			@ (mov r8, r8)
 8011e30:	3fc90fdb 	.word	0x3fc90fdb
 8011e34:	b33bbd2e 	.word	0xb33bbd2e
 8011e38:	7149f2ca 	.word	0x7149f2ca
 8011e3c:	3811ef08 	.word	0x3811ef08
 8011e40:	3a4f7f04 	.word	0x3a4f7f04
 8011e44:	3d241146 	.word	0x3d241146
 8011e48:	3e4e0aa8 	.word	0x3e4e0aa8
 8011e4c:	3ea6b090 	.word	0x3ea6b090
 8011e50:	3e2aaaab 	.word	0x3e2aaaab
 8011e54:	3d9dc62e 	.word	0x3d9dc62e
 8011e58:	3f303361 	.word	0x3f303361
 8011e5c:	4001572d 	.word	0x4001572d
 8011e60:	4019d139 	.word	0x4019d139
 8011e64:	3f799999 	.word	0x3f799999
 8011e68:	333bbd2e 	.word	0x333bbd2e
 8011e6c:	3f490fdb 	.word	0x3f490fdb

08011e70 <__cvt>:
 8011e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e72:	001f      	movs	r7, r3
 8011e74:	2300      	movs	r3, #0
 8011e76:	0016      	movs	r6, r2
 8011e78:	b08b      	sub	sp, #44	@ 0x2c
 8011e7a:	429f      	cmp	r7, r3
 8011e7c:	da04      	bge.n	8011e88 <__cvt+0x18>
 8011e7e:	2180      	movs	r1, #128	@ 0x80
 8011e80:	0609      	lsls	r1, r1, #24
 8011e82:	187b      	adds	r3, r7, r1
 8011e84:	001f      	movs	r7, r3
 8011e86:	232d      	movs	r3, #45	@ 0x2d
 8011e88:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011e8a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8011e8c:	7013      	strb	r3, [r2, #0]
 8011e8e:	2320      	movs	r3, #32
 8011e90:	2203      	movs	r2, #3
 8011e92:	439d      	bics	r5, r3
 8011e94:	2d46      	cmp	r5, #70	@ 0x46
 8011e96:	d007      	beq.n	8011ea8 <__cvt+0x38>
 8011e98:	002b      	movs	r3, r5
 8011e9a:	3b45      	subs	r3, #69	@ 0x45
 8011e9c:	4259      	negs	r1, r3
 8011e9e:	414b      	adcs	r3, r1
 8011ea0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8011ea2:	3a01      	subs	r2, #1
 8011ea4:	18cb      	adds	r3, r1, r3
 8011ea6:	9310      	str	r3, [sp, #64]	@ 0x40
 8011ea8:	ab09      	add	r3, sp, #36	@ 0x24
 8011eaa:	9304      	str	r3, [sp, #16]
 8011eac:	ab08      	add	r3, sp, #32
 8011eae:	9303      	str	r3, [sp, #12]
 8011eb0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011eb2:	9200      	str	r2, [sp, #0]
 8011eb4:	9302      	str	r3, [sp, #8]
 8011eb6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011eb8:	0032      	movs	r2, r6
 8011eba:	9301      	str	r3, [sp, #4]
 8011ebc:	003b      	movs	r3, r7
 8011ebe:	f001 f96d 	bl	801319c <_dtoa_r>
 8011ec2:	0004      	movs	r4, r0
 8011ec4:	2d47      	cmp	r5, #71	@ 0x47
 8011ec6:	d11b      	bne.n	8011f00 <__cvt+0x90>
 8011ec8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011eca:	07db      	lsls	r3, r3, #31
 8011ecc:	d511      	bpl.n	8011ef2 <__cvt+0x82>
 8011ece:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011ed0:	18c3      	adds	r3, r0, r3
 8011ed2:	9307      	str	r3, [sp, #28]
 8011ed4:	2200      	movs	r2, #0
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	0030      	movs	r0, r6
 8011eda:	0039      	movs	r1, r7
 8011edc:	f7ee fab6 	bl	800044c <__aeabi_dcmpeq>
 8011ee0:	2800      	cmp	r0, #0
 8011ee2:	d001      	beq.n	8011ee8 <__cvt+0x78>
 8011ee4:	9b07      	ldr	r3, [sp, #28]
 8011ee6:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ee8:	2230      	movs	r2, #48	@ 0x30
 8011eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011eec:	9907      	ldr	r1, [sp, #28]
 8011eee:	428b      	cmp	r3, r1
 8011ef0:	d320      	bcc.n	8011f34 <__cvt+0xc4>
 8011ef2:	0020      	movs	r0, r4
 8011ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ef6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8011ef8:	1b1b      	subs	r3, r3, r4
 8011efa:	6013      	str	r3, [r2, #0]
 8011efc:	b00b      	add	sp, #44	@ 0x2c
 8011efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011f02:	18c3      	adds	r3, r0, r3
 8011f04:	9307      	str	r3, [sp, #28]
 8011f06:	2d46      	cmp	r5, #70	@ 0x46
 8011f08:	d1e4      	bne.n	8011ed4 <__cvt+0x64>
 8011f0a:	7803      	ldrb	r3, [r0, #0]
 8011f0c:	2b30      	cmp	r3, #48	@ 0x30
 8011f0e:	d10c      	bne.n	8011f2a <__cvt+0xba>
 8011f10:	2200      	movs	r2, #0
 8011f12:	2300      	movs	r3, #0
 8011f14:	0030      	movs	r0, r6
 8011f16:	0039      	movs	r1, r7
 8011f18:	f7ee fa98 	bl	800044c <__aeabi_dcmpeq>
 8011f1c:	2800      	cmp	r0, #0
 8011f1e:	d104      	bne.n	8011f2a <__cvt+0xba>
 8011f20:	2301      	movs	r3, #1
 8011f22:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8011f24:	1a9b      	subs	r3, r3, r2
 8011f26:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011f28:	6013      	str	r3, [r2, #0]
 8011f2a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011f2c:	9a07      	ldr	r2, [sp, #28]
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	18d3      	adds	r3, r2, r3
 8011f32:	e7ce      	b.n	8011ed2 <__cvt+0x62>
 8011f34:	1c59      	adds	r1, r3, #1
 8011f36:	9109      	str	r1, [sp, #36]	@ 0x24
 8011f38:	701a      	strb	r2, [r3, #0]
 8011f3a:	e7d6      	b.n	8011eea <__cvt+0x7a>

08011f3c <__exponent>:
 8011f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f3e:	232b      	movs	r3, #43	@ 0x2b
 8011f40:	0005      	movs	r5, r0
 8011f42:	000c      	movs	r4, r1
 8011f44:	b085      	sub	sp, #20
 8011f46:	7002      	strb	r2, [r0, #0]
 8011f48:	2900      	cmp	r1, #0
 8011f4a:	da01      	bge.n	8011f50 <__exponent+0x14>
 8011f4c:	424c      	negs	r4, r1
 8011f4e:	3302      	adds	r3, #2
 8011f50:	706b      	strb	r3, [r5, #1]
 8011f52:	2c09      	cmp	r4, #9
 8011f54:	dd2c      	ble.n	8011fb0 <__exponent+0x74>
 8011f56:	ab02      	add	r3, sp, #8
 8011f58:	1dde      	adds	r6, r3, #7
 8011f5a:	0020      	movs	r0, r4
 8011f5c:	210a      	movs	r1, #10
 8011f5e:	f7ee fa5f 	bl	8000420 <__aeabi_idivmod>
 8011f62:	0037      	movs	r7, r6
 8011f64:	3130      	adds	r1, #48	@ 0x30
 8011f66:	3e01      	subs	r6, #1
 8011f68:	0020      	movs	r0, r4
 8011f6a:	7031      	strb	r1, [r6, #0]
 8011f6c:	210a      	movs	r1, #10
 8011f6e:	9401      	str	r4, [sp, #4]
 8011f70:	f7ee f970 	bl	8000254 <__divsi3>
 8011f74:	9b01      	ldr	r3, [sp, #4]
 8011f76:	0004      	movs	r4, r0
 8011f78:	2b63      	cmp	r3, #99	@ 0x63
 8011f7a:	dcee      	bgt.n	8011f5a <__exponent+0x1e>
 8011f7c:	1eba      	subs	r2, r7, #2
 8011f7e:	1ca8      	adds	r0, r5, #2
 8011f80:	0001      	movs	r1, r0
 8011f82:	0013      	movs	r3, r2
 8011f84:	3430      	adds	r4, #48	@ 0x30
 8011f86:	7014      	strb	r4, [r2, #0]
 8011f88:	ac02      	add	r4, sp, #8
 8011f8a:	3407      	adds	r4, #7
 8011f8c:	429c      	cmp	r4, r3
 8011f8e:	d80a      	bhi.n	8011fa6 <__exponent+0x6a>
 8011f90:	2300      	movs	r3, #0
 8011f92:	42a2      	cmp	r2, r4
 8011f94:	d803      	bhi.n	8011f9e <__exponent+0x62>
 8011f96:	3309      	adds	r3, #9
 8011f98:	aa02      	add	r2, sp, #8
 8011f9a:	189b      	adds	r3, r3, r2
 8011f9c:	1bdb      	subs	r3, r3, r7
 8011f9e:	18c0      	adds	r0, r0, r3
 8011fa0:	1b40      	subs	r0, r0, r5
 8011fa2:	b005      	add	sp, #20
 8011fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fa6:	781c      	ldrb	r4, [r3, #0]
 8011fa8:	3301      	adds	r3, #1
 8011faa:	700c      	strb	r4, [r1, #0]
 8011fac:	3101      	adds	r1, #1
 8011fae:	e7eb      	b.n	8011f88 <__exponent+0x4c>
 8011fb0:	2330      	movs	r3, #48	@ 0x30
 8011fb2:	18e4      	adds	r4, r4, r3
 8011fb4:	70ab      	strb	r3, [r5, #2]
 8011fb6:	1d28      	adds	r0, r5, #4
 8011fb8:	70ec      	strb	r4, [r5, #3]
 8011fba:	e7f1      	b.n	8011fa0 <__exponent+0x64>

08011fbc <_printf_float>:
 8011fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011fbe:	b097      	sub	sp, #92	@ 0x5c
 8011fc0:	000d      	movs	r5, r1
 8011fc2:	920a      	str	r2, [sp, #40]	@ 0x28
 8011fc4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8011fc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011fc8:	9009      	str	r0, [sp, #36]	@ 0x24
 8011fca:	f000 ff65 	bl	8012e98 <_localeconv_r>
 8011fce:	6803      	ldr	r3, [r0, #0]
 8011fd0:	0018      	movs	r0, r3
 8011fd2:	930d      	str	r3, [sp, #52]	@ 0x34
 8011fd4:	f7ee f898 	bl	8000108 <strlen>
 8011fd8:	2300      	movs	r3, #0
 8011fda:	900f      	str	r0, [sp, #60]	@ 0x3c
 8011fdc:	9314      	str	r3, [sp, #80]	@ 0x50
 8011fde:	7e2b      	ldrb	r3, [r5, #24]
 8011fe0:	2207      	movs	r2, #7
 8011fe2:	930c      	str	r3, [sp, #48]	@ 0x30
 8011fe4:	682b      	ldr	r3, [r5, #0]
 8011fe6:	930e      	str	r3, [sp, #56]	@ 0x38
 8011fe8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011fea:	6823      	ldr	r3, [r4, #0]
 8011fec:	05c9      	lsls	r1, r1, #23
 8011fee:	d545      	bpl.n	801207c <_printf_float+0xc0>
 8011ff0:	189b      	adds	r3, r3, r2
 8011ff2:	4393      	bics	r3, r2
 8011ff4:	001a      	movs	r2, r3
 8011ff6:	3208      	adds	r2, #8
 8011ff8:	6022      	str	r2, [r4, #0]
 8011ffa:	2201      	movs	r2, #1
 8011ffc:	681e      	ldr	r6, [r3, #0]
 8011ffe:	685f      	ldr	r7, [r3, #4]
 8012000:	007b      	lsls	r3, r7, #1
 8012002:	085b      	lsrs	r3, r3, #1
 8012004:	9311      	str	r3, [sp, #68]	@ 0x44
 8012006:	9610      	str	r6, [sp, #64]	@ 0x40
 8012008:	64ae      	str	r6, [r5, #72]	@ 0x48
 801200a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 801200c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801200e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012010:	4ba7      	ldr	r3, [pc, #668]	@ (80122b0 <_printf_float+0x2f4>)
 8012012:	4252      	negs	r2, r2
 8012014:	f7f1 f916 	bl	8003244 <__aeabi_dcmpun>
 8012018:	2800      	cmp	r0, #0
 801201a:	d131      	bne.n	8012080 <_printf_float+0xc4>
 801201c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801201e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012020:	2201      	movs	r2, #1
 8012022:	4ba3      	ldr	r3, [pc, #652]	@ (80122b0 <_printf_float+0x2f4>)
 8012024:	4252      	negs	r2, r2
 8012026:	f7ee fa21 	bl	800046c <__aeabi_dcmple>
 801202a:	2800      	cmp	r0, #0
 801202c:	d128      	bne.n	8012080 <_printf_float+0xc4>
 801202e:	2200      	movs	r2, #0
 8012030:	2300      	movs	r3, #0
 8012032:	0030      	movs	r0, r6
 8012034:	0039      	movs	r1, r7
 8012036:	f7ee fa0f 	bl	8000458 <__aeabi_dcmplt>
 801203a:	2800      	cmp	r0, #0
 801203c:	d003      	beq.n	8012046 <_printf_float+0x8a>
 801203e:	002b      	movs	r3, r5
 8012040:	222d      	movs	r2, #45	@ 0x2d
 8012042:	3343      	adds	r3, #67	@ 0x43
 8012044:	701a      	strb	r2, [r3, #0]
 8012046:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012048:	4f9a      	ldr	r7, [pc, #616]	@ (80122b4 <_printf_float+0x2f8>)
 801204a:	2b47      	cmp	r3, #71	@ 0x47
 801204c:	d900      	bls.n	8012050 <_printf_float+0x94>
 801204e:	4f9a      	ldr	r7, [pc, #616]	@ (80122b8 <_printf_float+0x2fc>)
 8012050:	2303      	movs	r3, #3
 8012052:	2400      	movs	r4, #0
 8012054:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012056:	612b      	str	r3, [r5, #16]
 8012058:	3301      	adds	r3, #1
 801205a:	439a      	bics	r2, r3
 801205c:	602a      	str	r2, [r5, #0]
 801205e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012060:	0029      	movs	r1, r5
 8012062:	9300      	str	r3, [sp, #0]
 8012064:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012066:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012068:	aa15      	add	r2, sp, #84	@ 0x54
 801206a:	f000 f9e5 	bl	8012438 <_printf_common>
 801206e:	3001      	adds	r0, #1
 8012070:	d000      	beq.n	8012074 <_printf_float+0xb8>
 8012072:	e09f      	b.n	80121b4 <_printf_float+0x1f8>
 8012074:	2001      	movs	r0, #1
 8012076:	4240      	negs	r0, r0
 8012078:	b017      	add	sp, #92	@ 0x5c
 801207a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801207c:	3307      	adds	r3, #7
 801207e:	e7b8      	b.n	8011ff2 <_printf_float+0x36>
 8012080:	0032      	movs	r2, r6
 8012082:	003b      	movs	r3, r7
 8012084:	0030      	movs	r0, r6
 8012086:	0039      	movs	r1, r7
 8012088:	f7f1 f8dc 	bl	8003244 <__aeabi_dcmpun>
 801208c:	2800      	cmp	r0, #0
 801208e:	d00b      	beq.n	80120a8 <_printf_float+0xec>
 8012090:	2f00      	cmp	r7, #0
 8012092:	da03      	bge.n	801209c <_printf_float+0xe0>
 8012094:	002b      	movs	r3, r5
 8012096:	222d      	movs	r2, #45	@ 0x2d
 8012098:	3343      	adds	r3, #67	@ 0x43
 801209a:	701a      	strb	r2, [r3, #0]
 801209c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801209e:	4f87      	ldr	r7, [pc, #540]	@ (80122bc <_printf_float+0x300>)
 80120a0:	2b47      	cmp	r3, #71	@ 0x47
 80120a2:	d9d5      	bls.n	8012050 <_printf_float+0x94>
 80120a4:	4f86      	ldr	r7, [pc, #536]	@ (80122c0 <_printf_float+0x304>)
 80120a6:	e7d3      	b.n	8012050 <_printf_float+0x94>
 80120a8:	2220      	movs	r2, #32
 80120aa:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80120ac:	686b      	ldr	r3, [r5, #4]
 80120ae:	4394      	bics	r4, r2
 80120b0:	1c5a      	adds	r2, r3, #1
 80120b2:	d146      	bne.n	8012142 <_printf_float+0x186>
 80120b4:	3307      	adds	r3, #7
 80120b6:	606b      	str	r3, [r5, #4]
 80120b8:	2380      	movs	r3, #128	@ 0x80
 80120ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80120bc:	00db      	lsls	r3, r3, #3
 80120be:	4313      	orrs	r3, r2
 80120c0:	2200      	movs	r2, #0
 80120c2:	602b      	str	r3, [r5, #0]
 80120c4:	9206      	str	r2, [sp, #24]
 80120c6:	aa14      	add	r2, sp, #80	@ 0x50
 80120c8:	9205      	str	r2, [sp, #20]
 80120ca:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80120cc:	a90a      	add	r1, sp, #40	@ 0x28
 80120ce:	9204      	str	r2, [sp, #16]
 80120d0:	aa13      	add	r2, sp, #76	@ 0x4c
 80120d2:	9203      	str	r2, [sp, #12]
 80120d4:	2223      	movs	r2, #35	@ 0x23
 80120d6:	1852      	adds	r2, r2, r1
 80120d8:	9202      	str	r2, [sp, #8]
 80120da:	9301      	str	r3, [sp, #4]
 80120dc:	686b      	ldr	r3, [r5, #4]
 80120de:	0032      	movs	r2, r6
 80120e0:	9300      	str	r3, [sp, #0]
 80120e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80120e4:	003b      	movs	r3, r7
 80120e6:	f7ff fec3 	bl	8011e70 <__cvt>
 80120ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80120ec:	0007      	movs	r7, r0
 80120ee:	2c47      	cmp	r4, #71	@ 0x47
 80120f0:	d12d      	bne.n	801214e <_printf_float+0x192>
 80120f2:	1cd3      	adds	r3, r2, #3
 80120f4:	db02      	blt.n	80120fc <_printf_float+0x140>
 80120f6:	686b      	ldr	r3, [r5, #4]
 80120f8:	429a      	cmp	r2, r3
 80120fa:	dd48      	ble.n	801218e <_printf_float+0x1d2>
 80120fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80120fe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8012100:	3b02      	subs	r3, #2
 8012102:	b2db      	uxtb	r3, r3
 8012104:	930c      	str	r3, [sp, #48]	@ 0x30
 8012106:	0028      	movs	r0, r5
 8012108:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801210a:	3901      	subs	r1, #1
 801210c:	3050      	adds	r0, #80	@ 0x50
 801210e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012110:	f7ff ff14 	bl	8011f3c <__exponent>
 8012114:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012116:	0004      	movs	r4, r0
 8012118:	1813      	adds	r3, r2, r0
 801211a:	612b      	str	r3, [r5, #16]
 801211c:	2a01      	cmp	r2, #1
 801211e:	dc02      	bgt.n	8012126 <_printf_float+0x16a>
 8012120:	682a      	ldr	r2, [r5, #0]
 8012122:	07d2      	lsls	r2, r2, #31
 8012124:	d501      	bpl.n	801212a <_printf_float+0x16e>
 8012126:	3301      	adds	r3, #1
 8012128:	612b      	str	r3, [r5, #16]
 801212a:	2323      	movs	r3, #35	@ 0x23
 801212c:	aa0a      	add	r2, sp, #40	@ 0x28
 801212e:	189b      	adds	r3, r3, r2
 8012130:	781b      	ldrb	r3, [r3, #0]
 8012132:	2b00      	cmp	r3, #0
 8012134:	d100      	bne.n	8012138 <_printf_float+0x17c>
 8012136:	e792      	b.n	801205e <_printf_float+0xa2>
 8012138:	002b      	movs	r3, r5
 801213a:	222d      	movs	r2, #45	@ 0x2d
 801213c:	3343      	adds	r3, #67	@ 0x43
 801213e:	701a      	strb	r2, [r3, #0]
 8012140:	e78d      	b.n	801205e <_printf_float+0xa2>
 8012142:	2c47      	cmp	r4, #71	@ 0x47
 8012144:	d1b8      	bne.n	80120b8 <_printf_float+0xfc>
 8012146:	2b00      	cmp	r3, #0
 8012148:	d1b6      	bne.n	80120b8 <_printf_float+0xfc>
 801214a:	3301      	adds	r3, #1
 801214c:	e7b3      	b.n	80120b6 <_printf_float+0xfa>
 801214e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012150:	0011      	movs	r1, r2
 8012152:	2b65      	cmp	r3, #101	@ 0x65
 8012154:	d9d7      	bls.n	8012106 <_printf_float+0x14a>
 8012156:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012158:	2b66      	cmp	r3, #102	@ 0x66
 801215a:	d11a      	bne.n	8012192 <_printf_float+0x1d6>
 801215c:	686b      	ldr	r3, [r5, #4]
 801215e:	2a00      	cmp	r2, #0
 8012160:	dd09      	ble.n	8012176 <_printf_float+0x1ba>
 8012162:	612a      	str	r2, [r5, #16]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d102      	bne.n	801216e <_printf_float+0x1b2>
 8012168:	6829      	ldr	r1, [r5, #0]
 801216a:	07c9      	lsls	r1, r1, #31
 801216c:	d50b      	bpl.n	8012186 <_printf_float+0x1ca>
 801216e:	3301      	adds	r3, #1
 8012170:	189b      	adds	r3, r3, r2
 8012172:	612b      	str	r3, [r5, #16]
 8012174:	e007      	b.n	8012186 <_printf_float+0x1ca>
 8012176:	2b00      	cmp	r3, #0
 8012178:	d103      	bne.n	8012182 <_printf_float+0x1c6>
 801217a:	2201      	movs	r2, #1
 801217c:	6829      	ldr	r1, [r5, #0]
 801217e:	4211      	tst	r1, r2
 8012180:	d000      	beq.n	8012184 <_printf_float+0x1c8>
 8012182:	1c9a      	adds	r2, r3, #2
 8012184:	612a      	str	r2, [r5, #16]
 8012186:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012188:	2400      	movs	r4, #0
 801218a:	65ab      	str	r3, [r5, #88]	@ 0x58
 801218c:	e7cd      	b.n	801212a <_printf_float+0x16e>
 801218e:	2367      	movs	r3, #103	@ 0x67
 8012190:	930c      	str	r3, [sp, #48]	@ 0x30
 8012192:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8012194:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012196:	4299      	cmp	r1, r3
 8012198:	db06      	blt.n	80121a8 <_printf_float+0x1ec>
 801219a:	682b      	ldr	r3, [r5, #0]
 801219c:	6129      	str	r1, [r5, #16]
 801219e:	07db      	lsls	r3, r3, #31
 80121a0:	d5f1      	bpl.n	8012186 <_printf_float+0x1ca>
 80121a2:	3101      	adds	r1, #1
 80121a4:	6129      	str	r1, [r5, #16]
 80121a6:	e7ee      	b.n	8012186 <_printf_float+0x1ca>
 80121a8:	2201      	movs	r2, #1
 80121aa:	2900      	cmp	r1, #0
 80121ac:	dce0      	bgt.n	8012170 <_printf_float+0x1b4>
 80121ae:	1892      	adds	r2, r2, r2
 80121b0:	1a52      	subs	r2, r2, r1
 80121b2:	e7dd      	b.n	8012170 <_printf_float+0x1b4>
 80121b4:	682a      	ldr	r2, [r5, #0]
 80121b6:	0553      	lsls	r3, r2, #21
 80121b8:	d408      	bmi.n	80121cc <_printf_float+0x210>
 80121ba:	692b      	ldr	r3, [r5, #16]
 80121bc:	003a      	movs	r2, r7
 80121be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80121c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80121c2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80121c4:	47a0      	blx	r4
 80121c6:	3001      	adds	r0, #1
 80121c8:	d129      	bne.n	801221e <_printf_float+0x262>
 80121ca:	e753      	b.n	8012074 <_printf_float+0xb8>
 80121cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80121ce:	2b65      	cmp	r3, #101	@ 0x65
 80121d0:	d800      	bhi.n	80121d4 <_printf_float+0x218>
 80121d2:	e0da      	b.n	801238a <_printf_float+0x3ce>
 80121d4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80121d6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80121d8:	2200      	movs	r2, #0
 80121da:	2300      	movs	r3, #0
 80121dc:	f7ee f936 	bl	800044c <__aeabi_dcmpeq>
 80121e0:	2800      	cmp	r0, #0
 80121e2:	d033      	beq.n	801224c <_printf_float+0x290>
 80121e4:	2301      	movs	r3, #1
 80121e6:	4a37      	ldr	r2, [pc, #220]	@ (80122c4 <_printf_float+0x308>)
 80121e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80121ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80121ec:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80121ee:	47a0      	blx	r4
 80121f0:	3001      	adds	r0, #1
 80121f2:	d100      	bne.n	80121f6 <_printf_float+0x23a>
 80121f4:	e73e      	b.n	8012074 <_printf_float+0xb8>
 80121f6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80121f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80121fa:	42b3      	cmp	r3, r6
 80121fc:	db02      	blt.n	8012204 <_printf_float+0x248>
 80121fe:	682b      	ldr	r3, [r5, #0]
 8012200:	07db      	lsls	r3, r3, #31
 8012202:	d50c      	bpl.n	801221e <_printf_float+0x262>
 8012204:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012206:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012208:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801220a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801220c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801220e:	47a0      	blx	r4
 8012210:	2400      	movs	r4, #0
 8012212:	3001      	adds	r0, #1
 8012214:	d100      	bne.n	8012218 <_printf_float+0x25c>
 8012216:	e72d      	b.n	8012074 <_printf_float+0xb8>
 8012218:	1e73      	subs	r3, r6, #1
 801221a:	42a3      	cmp	r3, r4
 801221c:	dc0a      	bgt.n	8012234 <_printf_float+0x278>
 801221e:	682b      	ldr	r3, [r5, #0]
 8012220:	079b      	lsls	r3, r3, #30
 8012222:	d500      	bpl.n	8012226 <_printf_float+0x26a>
 8012224:	e105      	b.n	8012432 <_printf_float+0x476>
 8012226:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012228:	68e8      	ldr	r0, [r5, #12]
 801222a:	4298      	cmp	r0, r3
 801222c:	db00      	blt.n	8012230 <_printf_float+0x274>
 801222e:	e723      	b.n	8012078 <_printf_float+0xbc>
 8012230:	0018      	movs	r0, r3
 8012232:	e721      	b.n	8012078 <_printf_float+0xbc>
 8012234:	002a      	movs	r2, r5
 8012236:	2301      	movs	r3, #1
 8012238:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801223a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801223c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801223e:	321a      	adds	r2, #26
 8012240:	47b8      	blx	r7
 8012242:	3001      	adds	r0, #1
 8012244:	d100      	bne.n	8012248 <_printf_float+0x28c>
 8012246:	e715      	b.n	8012074 <_printf_float+0xb8>
 8012248:	3401      	adds	r4, #1
 801224a:	e7e5      	b.n	8012218 <_printf_float+0x25c>
 801224c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801224e:	2b00      	cmp	r3, #0
 8012250:	dc3a      	bgt.n	80122c8 <_printf_float+0x30c>
 8012252:	2301      	movs	r3, #1
 8012254:	4a1b      	ldr	r2, [pc, #108]	@ (80122c4 <_printf_float+0x308>)
 8012256:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012258:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801225a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801225c:	47a0      	blx	r4
 801225e:	3001      	adds	r0, #1
 8012260:	d100      	bne.n	8012264 <_printf_float+0x2a8>
 8012262:	e707      	b.n	8012074 <_printf_float+0xb8>
 8012264:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8012266:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012268:	4333      	orrs	r3, r6
 801226a:	d102      	bne.n	8012272 <_printf_float+0x2b6>
 801226c:	682b      	ldr	r3, [r5, #0]
 801226e:	07db      	lsls	r3, r3, #31
 8012270:	d5d5      	bpl.n	801221e <_printf_float+0x262>
 8012272:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012274:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012276:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012278:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801227a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801227c:	47a0      	blx	r4
 801227e:	2300      	movs	r3, #0
 8012280:	3001      	adds	r0, #1
 8012282:	d100      	bne.n	8012286 <_printf_float+0x2ca>
 8012284:	e6f6      	b.n	8012074 <_printf_float+0xb8>
 8012286:	930c      	str	r3, [sp, #48]	@ 0x30
 8012288:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801228a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801228c:	425b      	negs	r3, r3
 801228e:	4293      	cmp	r3, r2
 8012290:	dc01      	bgt.n	8012296 <_printf_float+0x2da>
 8012292:	0033      	movs	r3, r6
 8012294:	e792      	b.n	80121bc <_printf_float+0x200>
 8012296:	002a      	movs	r2, r5
 8012298:	2301      	movs	r3, #1
 801229a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801229c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801229e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80122a0:	321a      	adds	r2, #26
 80122a2:	47a0      	blx	r4
 80122a4:	3001      	adds	r0, #1
 80122a6:	d100      	bne.n	80122aa <_printf_float+0x2ee>
 80122a8:	e6e4      	b.n	8012074 <_printf_float+0xb8>
 80122aa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80122ac:	3301      	adds	r3, #1
 80122ae:	e7ea      	b.n	8012286 <_printf_float+0x2ca>
 80122b0:	7fefffff 	.word	0x7fefffff
 80122b4:	08017300 	.word	0x08017300
 80122b8:	08017304 	.word	0x08017304
 80122bc:	08017308 	.word	0x08017308
 80122c0:	0801730c 	.word	0x0801730c
 80122c4:	08017310 	.word	0x08017310
 80122c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80122ca:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80122cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80122ce:	429e      	cmp	r6, r3
 80122d0:	dd00      	ble.n	80122d4 <_printf_float+0x318>
 80122d2:	001e      	movs	r6, r3
 80122d4:	2e00      	cmp	r6, #0
 80122d6:	dc31      	bgt.n	801233c <_printf_float+0x380>
 80122d8:	43f3      	mvns	r3, r6
 80122da:	2400      	movs	r4, #0
 80122dc:	17db      	asrs	r3, r3, #31
 80122de:	4033      	ands	r3, r6
 80122e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80122e2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80122e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80122e6:	1af3      	subs	r3, r6, r3
 80122e8:	42a3      	cmp	r3, r4
 80122ea:	dc30      	bgt.n	801234e <_printf_float+0x392>
 80122ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80122ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80122f0:	429a      	cmp	r2, r3
 80122f2:	dc38      	bgt.n	8012366 <_printf_float+0x3aa>
 80122f4:	682b      	ldr	r3, [r5, #0]
 80122f6:	07db      	lsls	r3, r3, #31
 80122f8:	d435      	bmi.n	8012366 <_printf_float+0x3aa>
 80122fa:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80122fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80122fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012300:	1b9b      	subs	r3, r3, r6
 8012302:	1b14      	subs	r4, r2, r4
 8012304:	429c      	cmp	r4, r3
 8012306:	dd00      	ble.n	801230a <_printf_float+0x34e>
 8012308:	001c      	movs	r4, r3
 801230a:	2c00      	cmp	r4, #0
 801230c:	dc34      	bgt.n	8012378 <_printf_float+0x3bc>
 801230e:	43e3      	mvns	r3, r4
 8012310:	2600      	movs	r6, #0
 8012312:	17db      	asrs	r3, r3, #31
 8012314:	401c      	ands	r4, r3
 8012316:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012318:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801231a:	1ad3      	subs	r3, r2, r3
 801231c:	1b1b      	subs	r3, r3, r4
 801231e:	42b3      	cmp	r3, r6
 8012320:	dc00      	bgt.n	8012324 <_printf_float+0x368>
 8012322:	e77c      	b.n	801221e <_printf_float+0x262>
 8012324:	002a      	movs	r2, r5
 8012326:	2301      	movs	r3, #1
 8012328:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801232a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801232c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801232e:	321a      	adds	r2, #26
 8012330:	47b8      	blx	r7
 8012332:	3001      	adds	r0, #1
 8012334:	d100      	bne.n	8012338 <_printf_float+0x37c>
 8012336:	e69d      	b.n	8012074 <_printf_float+0xb8>
 8012338:	3601      	adds	r6, #1
 801233a:	e7ec      	b.n	8012316 <_printf_float+0x35a>
 801233c:	0033      	movs	r3, r6
 801233e:	003a      	movs	r2, r7
 8012340:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012342:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012344:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012346:	47a0      	blx	r4
 8012348:	3001      	adds	r0, #1
 801234a:	d1c5      	bne.n	80122d8 <_printf_float+0x31c>
 801234c:	e692      	b.n	8012074 <_printf_float+0xb8>
 801234e:	002a      	movs	r2, r5
 8012350:	2301      	movs	r3, #1
 8012352:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012354:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012356:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012358:	321a      	adds	r2, #26
 801235a:	47b0      	blx	r6
 801235c:	3001      	adds	r0, #1
 801235e:	d100      	bne.n	8012362 <_printf_float+0x3a6>
 8012360:	e688      	b.n	8012074 <_printf_float+0xb8>
 8012362:	3401      	adds	r4, #1
 8012364:	e7bd      	b.n	80122e2 <_printf_float+0x326>
 8012366:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012368:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801236a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801236c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801236e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012370:	47a0      	blx	r4
 8012372:	3001      	adds	r0, #1
 8012374:	d1c1      	bne.n	80122fa <_printf_float+0x33e>
 8012376:	e67d      	b.n	8012074 <_printf_float+0xb8>
 8012378:	19ba      	adds	r2, r7, r6
 801237a:	0023      	movs	r3, r4
 801237c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801237e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012380:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012382:	47b0      	blx	r6
 8012384:	3001      	adds	r0, #1
 8012386:	d1c2      	bne.n	801230e <_printf_float+0x352>
 8012388:	e674      	b.n	8012074 <_printf_float+0xb8>
 801238a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801238c:	930c      	str	r3, [sp, #48]	@ 0x30
 801238e:	2b01      	cmp	r3, #1
 8012390:	dc02      	bgt.n	8012398 <_printf_float+0x3dc>
 8012392:	2301      	movs	r3, #1
 8012394:	421a      	tst	r2, r3
 8012396:	d039      	beq.n	801240c <_printf_float+0x450>
 8012398:	2301      	movs	r3, #1
 801239a:	003a      	movs	r2, r7
 801239c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801239e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80123a0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80123a2:	47b0      	blx	r6
 80123a4:	3001      	adds	r0, #1
 80123a6:	d100      	bne.n	80123aa <_printf_float+0x3ee>
 80123a8:	e664      	b.n	8012074 <_printf_float+0xb8>
 80123aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80123ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80123b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80123b2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80123b4:	47b0      	blx	r6
 80123b6:	3001      	adds	r0, #1
 80123b8:	d100      	bne.n	80123bc <_printf_float+0x400>
 80123ba:	e65b      	b.n	8012074 <_printf_float+0xb8>
 80123bc:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80123be:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80123c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80123c2:	2200      	movs	r2, #0
 80123c4:	3b01      	subs	r3, #1
 80123c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80123c8:	2300      	movs	r3, #0
 80123ca:	f7ee f83f 	bl	800044c <__aeabi_dcmpeq>
 80123ce:	2800      	cmp	r0, #0
 80123d0:	d11a      	bne.n	8012408 <_printf_float+0x44c>
 80123d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80123d4:	1c7a      	adds	r2, r7, #1
 80123d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80123d8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80123da:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80123dc:	47b0      	blx	r6
 80123de:	3001      	adds	r0, #1
 80123e0:	d10e      	bne.n	8012400 <_printf_float+0x444>
 80123e2:	e647      	b.n	8012074 <_printf_float+0xb8>
 80123e4:	002a      	movs	r2, r5
 80123e6:	2301      	movs	r3, #1
 80123e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80123ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80123ec:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80123ee:	321a      	adds	r2, #26
 80123f0:	47b8      	blx	r7
 80123f2:	3001      	adds	r0, #1
 80123f4:	d100      	bne.n	80123f8 <_printf_float+0x43c>
 80123f6:	e63d      	b.n	8012074 <_printf_float+0xb8>
 80123f8:	3601      	adds	r6, #1
 80123fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80123fc:	429e      	cmp	r6, r3
 80123fe:	dbf1      	blt.n	80123e4 <_printf_float+0x428>
 8012400:	002a      	movs	r2, r5
 8012402:	0023      	movs	r3, r4
 8012404:	3250      	adds	r2, #80	@ 0x50
 8012406:	e6da      	b.n	80121be <_printf_float+0x202>
 8012408:	2600      	movs	r6, #0
 801240a:	e7f6      	b.n	80123fa <_printf_float+0x43e>
 801240c:	003a      	movs	r2, r7
 801240e:	e7e2      	b.n	80123d6 <_printf_float+0x41a>
 8012410:	002a      	movs	r2, r5
 8012412:	2301      	movs	r3, #1
 8012414:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012416:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012418:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801241a:	3219      	adds	r2, #25
 801241c:	47b0      	blx	r6
 801241e:	3001      	adds	r0, #1
 8012420:	d100      	bne.n	8012424 <_printf_float+0x468>
 8012422:	e627      	b.n	8012074 <_printf_float+0xb8>
 8012424:	3401      	adds	r4, #1
 8012426:	68eb      	ldr	r3, [r5, #12]
 8012428:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801242a:	1a9b      	subs	r3, r3, r2
 801242c:	42a3      	cmp	r3, r4
 801242e:	dcef      	bgt.n	8012410 <_printf_float+0x454>
 8012430:	e6f9      	b.n	8012226 <_printf_float+0x26a>
 8012432:	2400      	movs	r4, #0
 8012434:	e7f7      	b.n	8012426 <_printf_float+0x46a>
 8012436:	46c0      	nop			@ (mov r8, r8)

08012438 <_printf_common>:
 8012438:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801243a:	0016      	movs	r6, r2
 801243c:	9301      	str	r3, [sp, #4]
 801243e:	688a      	ldr	r2, [r1, #8]
 8012440:	690b      	ldr	r3, [r1, #16]
 8012442:	000c      	movs	r4, r1
 8012444:	9000      	str	r0, [sp, #0]
 8012446:	4293      	cmp	r3, r2
 8012448:	da00      	bge.n	801244c <_printf_common+0x14>
 801244a:	0013      	movs	r3, r2
 801244c:	0022      	movs	r2, r4
 801244e:	6033      	str	r3, [r6, #0]
 8012450:	3243      	adds	r2, #67	@ 0x43
 8012452:	7812      	ldrb	r2, [r2, #0]
 8012454:	2a00      	cmp	r2, #0
 8012456:	d001      	beq.n	801245c <_printf_common+0x24>
 8012458:	3301      	adds	r3, #1
 801245a:	6033      	str	r3, [r6, #0]
 801245c:	6823      	ldr	r3, [r4, #0]
 801245e:	069b      	lsls	r3, r3, #26
 8012460:	d502      	bpl.n	8012468 <_printf_common+0x30>
 8012462:	6833      	ldr	r3, [r6, #0]
 8012464:	3302      	adds	r3, #2
 8012466:	6033      	str	r3, [r6, #0]
 8012468:	6822      	ldr	r2, [r4, #0]
 801246a:	2306      	movs	r3, #6
 801246c:	0015      	movs	r5, r2
 801246e:	401d      	ands	r5, r3
 8012470:	421a      	tst	r2, r3
 8012472:	d027      	beq.n	80124c4 <_printf_common+0x8c>
 8012474:	0023      	movs	r3, r4
 8012476:	3343      	adds	r3, #67	@ 0x43
 8012478:	781b      	ldrb	r3, [r3, #0]
 801247a:	1e5a      	subs	r2, r3, #1
 801247c:	4193      	sbcs	r3, r2
 801247e:	6822      	ldr	r2, [r4, #0]
 8012480:	0692      	lsls	r2, r2, #26
 8012482:	d430      	bmi.n	80124e6 <_printf_common+0xae>
 8012484:	0022      	movs	r2, r4
 8012486:	9901      	ldr	r1, [sp, #4]
 8012488:	9800      	ldr	r0, [sp, #0]
 801248a:	9d08      	ldr	r5, [sp, #32]
 801248c:	3243      	adds	r2, #67	@ 0x43
 801248e:	47a8      	blx	r5
 8012490:	3001      	adds	r0, #1
 8012492:	d025      	beq.n	80124e0 <_printf_common+0xa8>
 8012494:	2206      	movs	r2, #6
 8012496:	6823      	ldr	r3, [r4, #0]
 8012498:	2500      	movs	r5, #0
 801249a:	4013      	ands	r3, r2
 801249c:	2b04      	cmp	r3, #4
 801249e:	d105      	bne.n	80124ac <_printf_common+0x74>
 80124a0:	6833      	ldr	r3, [r6, #0]
 80124a2:	68e5      	ldr	r5, [r4, #12]
 80124a4:	1aed      	subs	r5, r5, r3
 80124a6:	43eb      	mvns	r3, r5
 80124a8:	17db      	asrs	r3, r3, #31
 80124aa:	401d      	ands	r5, r3
 80124ac:	68a3      	ldr	r3, [r4, #8]
 80124ae:	6922      	ldr	r2, [r4, #16]
 80124b0:	4293      	cmp	r3, r2
 80124b2:	dd01      	ble.n	80124b8 <_printf_common+0x80>
 80124b4:	1a9b      	subs	r3, r3, r2
 80124b6:	18ed      	adds	r5, r5, r3
 80124b8:	2600      	movs	r6, #0
 80124ba:	42b5      	cmp	r5, r6
 80124bc:	d120      	bne.n	8012500 <_printf_common+0xc8>
 80124be:	2000      	movs	r0, #0
 80124c0:	e010      	b.n	80124e4 <_printf_common+0xac>
 80124c2:	3501      	adds	r5, #1
 80124c4:	68e3      	ldr	r3, [r4, #12]
 80124c6:	6832      	ldr	r2, [r6, #0]
 80124c8:	1a9b      	subs	r3, r3, r2
 80124ca:	42ab      	cmp	r3, r5
 80124cc:	ddd2      	ble.n	8012474 <_printf_common+0x3c>
 80124ce:	0022      	movs	r2, r4
 80124d0:	2301      	movs	r3, #1
 80124d2:	9901      	ldr	r1, [sp, #4]
 80124d4:	9800      	ldr	r0, [sp, #0]
 80124d6:	9f08      	ldr	r7, [sp, #32]
 80124d8:	3219      	adds	r2, #25
 80124da:	47b8      	blx	r7
 80124dc:	3001      	adds	r0, #1
 80124de:	d1f0      	bne.n	80124c2 <_printf_common+0x8a>
 80124e0:	2001      	movs	r0, #1
 80124e2:	4240      	negs	r0, r0
 80124e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80124e6:	2030      	movs	r0, #48	@ 0x30
 80124e8:	18e1      	adds	r1, r4, r3
 80124ea:	3143      	adds	r1, #67	@ 0x43
 80124ec:	7008      	strb	r0, [r1, #0]
 80124ee:	0021      	movs	r1, r4
 80124f0:	1c5a      	adds	r2, r3, #1
 80124f2:	3145      	adds	r1, #69	@ 0x45
 80124f4:	7809      	ldrb	r1, [r1, #0]
 80124f6:	18a2      	adds	r2, r4, r2
 80124f8:	3243      	adds	r2, #67	@ 0x43
 80124fa:	3302      	adds	r3, #2
 80124fc:	7011      	strb	r1, [r2, #0]
 80124fe:	e7c1      	b.n	8012484 <_printf_common+0x4c>
 8012500:	0022      	movs	r2, r4
 8012502:	2301      	movs	r3, #1
 8012504:	9901      	ldr	r1, [sp, #4]
 8012506:	9800      	ldr	r0, [sp, #0]
 8012508:	9f08      	ldr	r7, [sp, #32]
 801250a:	321a      	adds	r2, #26
 801250c:	47b8      	blx	r7
 801250e:	3001      	adds	r0, #1
 8012510:	d0e6      	beq.n	80124e0 <_printf_common+0xa8>
 8012512:	3601      	adds	r6, #1
 8012514:	e7d1      	b.n	80124ba <_printf_common+0x82>
	...

08012518 <_printf_i>:
 8012518:	b5f0      	push	{r4, r5, r6, r7, lr}
 801251a:	b08b      	sub	sp, #44	@ 0x2c
 801251c:	9206      	str	r2, [sp, #24]
 801251e:	000a      	movs	r2, r1
 8012520:	3243      	adds	r2, #67	@ 0x43
 8012522:	9307      	str	r3, [sp, #28]
 8012524:	9005      	str	r0, [sp, #20]
 8012526:	9203      	str	r2, [sp, #12]
 8012528:	7e0a      	ldrb	r2, [r1, #24]
 801252a:	000c      	movs	r4, r1
 801252c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801252e:	2a78      	cmp	r2, #120	@ 0x78
 8012530:	d809      	bhi.n	8012546 <_printf_i+0x2e>
 8012532:	2a62      	cmp	r2, #98	@ 0x62
 8012534:	d80b      	bhi.n	801254e <_printf_i+0x36>
 8012536:	2a00      	cmp	r2, #0
 8012538:	d100      	bne.n	801253c <_printf_i+0x24>
 801253a:	e0bc      	b.n	80126b6 <_printf_i+0x19e>
 801253c:	497b      	ldr	r1, [pc, #492]	@ (801272c <_printf_i+0x214>)
 801253e:	9104      	str	r1, [sp, #16]
 8012540:	2a58      	cmp	r2, #88	@ 0x58
 8012542:	d100      	bne.n	8012546 <_printf_i+0x2e>
 8012544:	e090      	b.n	8012668 <_printf_i+0x150>
 8012546:	0025      	movs	r5, r4
 8012548:	3542      	adds	r5, #66	@ 0x42
 801254a:	702a      	strb	r2, [r5, #0]
 801254c:	e022      	b.n	8012594 <_printf_i+0x7c>
 801254e:	0010      	movs	r0, r2
 8012550:	3863      	subs	r0, #99	@ 0x63
 8012552:	2815      	cmp	r0, #21
 8012554:	d8f7      	bhi.n	8012546 <_printf_i+0x2e>
 8012556:	f7ed fde9 	bl	800012c <__gnu_thumb1_case_shi>
 801255a:	0016      	.short	0x0016
 801255c:	fff6001f 	.word	0xfff6001f
 8012560:	fff6fff6 	.word	0xfff6fff6
 8012564:	001ffff6 	.word	0x001ffff6
 8012568:	fff6fff6 	.word	0xfff6fff6
 801256c:	fff6fff6 	.word	0xfff6fff6
 8012570:	003600a1 	.word	0x003600a1
 8012574:	fff60080 	.word	0xfff60080
 8012578:	00b2fff6 	.word	0x00b2fff6
 801257c:	0036fff6 	.word	0x0036fff6
 8012580:	fff6fff6 	.word	0xfff6fff6
 8012584:	0084      	.short	0x0084
 8012586:	0025      	movs	r5, r4
 8012588:	681a      	ldr	r2, [r3, #0]
 801258a:	3542      	adds	r5, #66	@ 0x42
 801258c:	1d11      	adds	r1, r2, #4
 801258e:	6019      	str	r1, [r3, #0]
 8012590:	6813      	ldr	r3, [r2, #0]
 8012592:	702b      	strb	r3, [r5, #0]
 8012594:	2301      	movs	r3, #1
 8012596:	e0a0      	b.n	80126da <_printf_i+0x1c2>
 8012598:	6818      	ldr	r0, [r3, #0]
 801259a:	6809      	ldr	r1, [r1, #0]
 801259c:	1d02      	adds	r2, r0, #4
 801259e:	060d      	lsls	r5, r1, #24
 80125a0:	d50b      	bpl.n	80125ba <_printf_i+0xa2>
 80125a2:	6806      	ldr	r6, [r0, #0]
 80125a4:	601a      	str	r2, [r3, #0]
 80125a6:	2e00      	cmp	r6, #0
 80125a8:	da03      	bge.n	80125b2 <_printf_i+0x9a>
 80125aa:	232d      	movs	r3, #45	@ 0x2d
 80125ac:	9a03      	ldr	r2, [sp, #12]
 80125ae:	4276      	negs	r6, r6
 80125b0:	7013      	strb	r3, [r2, #0]
 80125b2:	4b5e      	ldr	r3, [pc, #376]	@ (801272c <_printf_i+0x214>)
 80125b4:	270a      	movs	r7, #10
 80125b6:	9304      	str	r3, [sp, #16]
 80125b8:	e018      	b.n	80125ec <_printf_i+0xd4>
 80125ba:	6806      	ldr	r6, [r0, #0]
 80125bc:	601a      	str	r2, [r3, #0]
 80125be:	0649      	lsls	r1, r1, #25
 80125c0:	d5f1      	bpl.n	80125a6 <_printf_i+0x8e>
 80125c2:	b236      	sxth	r6, r6
 80125c4:	e7ef      	b.n	80125a6 <_printf_i+0x8e>
 80125c6:	6808      	ldr	r0, [r1, #0]
 80125c8:	6819      	ldr	r1, [r3, #0]
 80125ca:	c940      	ldmia	r1!, {r6}
 80125cc:	0605      	lsls	r5, r0, #24
 80125ce:	d402      	bmi.n	80125d6 <_printf_i+0xbe>
 80125d0:	0640      	lsls	r0, r0, #25
 80125d2:	d500      	bpl.n	80125d6 <_printf_i+0xbe>
 80125d4:	b2b6      	uxth	r6, r6
 80125d6:	6019      	str	r1, [r3, #0]
 80125d8:	4b54      	ldr	r3, [pc, #336]	@ (801272c <_printf_i+0x214>)
 80125da:	270a      	movs	r7, #10
 80125dc:	9304      	str	r3, [sp, #16]
 80125de:	2a6f      	cmp	r2, #111	@ 0x6f
 80125e0:	d100      	bne.n	80125e4 <_printf_i+0xcc>
 80125e2:	3f02      	subs	r7, #2
 80125e4:	0023      	movs	r3, r4
 80125e6:	2200      	movs	r2, #0
 80125e8:	3343      	adds	r3, #67	@ 0x43
 80125ea:	701a      	strb	r2, [r3, #0]
 80125ec:	6863      	ldr	r3, [r4, #4]
 80125ee:	60a3      	str	r3, [r4, #8]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	db03      	blt.n	80125fc <_printf_i+0xe4>
 80125f4:	2104      	movs	r1, #4
 80125f6:	6822      	ldr	r2, [r4, #0]
 80125f8:	438a      	bics	r2, r1
 80125fa:	6022      	str	r2, [r4, #0]
 80125fc:	2e00      	cmp	r6, #0
 80125fe:	d102      	bne.n	8012606 <_printf_i+0xee>
 8012600:	9d03      	ldr	r5, [sp, #12]
 8012602:	2b00      	cmp	r3, #0
 8012604:	d00c      	beq.n	8012620 <_printf_i+0x108>
 8012606:	9d03      	ldr	r5, [sp, #12]
 8012608:	0030      	movs	r0, r6
 801260a:	0039      	movs	r1, r7
 801260c:	f7ed fe1e 	bl	800024c <__aeabi_uidivmod>
 8012610:	9b04      	ldr	r3, [sp, #16]
 8012612:	3d01      	subs	r5, #1
 8012614:	5c5b      	ldrb	r3, [r3, r1]
 8012616:	702b      	strb	r3, [r5, #0]
 8012618:	0033      	movs	r3, r6
 801261a:	0006      	movs	r6, r0
 801261c:	429f      	cmp	r7, r3
 801261e:	d9f3      	bls.n	8012608 <_printf_i+0xf0>
 8012620:	2f08      	cmp	r7, #8
 8012622:	d109      	bne.n	8012638 <_printf_i+0x120>
 8012624:	6823      	ldr	r3, [r4, #0]
 8012626:	07db      	lsls	r3, r3, #31
 8012628:	d506      	bpl.n	8012638 <_printf_i+0x120>
 801262a:	6862      	ldr	r2, [r4, #4]
 801262c:	6923      	ldr	r3, [r4, #16]
 801262e:	429a      	cmp	r2, r3
 8012630:	dc02      	bgt.n	8012638 <_printf_i+0x120>
 8012632:	2330      	movs	r3, #48	@ 0x30
 8012634:	3d01      	subs	r5, #1
 8012636:	702b      	strb	r3, [r5, #0]
 8012638:	9b03      	ldr	r3, [sp, #12]
 801263a:	1b5b      	subs	r3, r3, r5
 801263c:	6123      	str	r3, [r4, #16]
 801263e:	9b07      	ldr	r3, [sp, #28]
 8012640:	0021      	movs	r1, r4
 8012642:	9300      	str	r3, [sp, #0]
 8012644:	9805      	ldr	r0, [sp, #20]
 8012646:	9b06      	ldr	r3, [sp, #24]
 8012648:	aa09      	add	r2, sp, #36	@ 0x24
 801264a:	f7ff fef5 	bl	8012438 <_printf_common>
 801264e:	3001      	adds	r0, #1
 8012650:	d148      	bne.n	80126e4 <_printf_i+0x1cc>
 8012652:	2001      	movs	r0, #1
 8012654:	4240      	negs	r0, r0
 8012656:	b00b      	add	sp, #44	@ 0x2c
 8012658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801265a:	2220      	movs	r2, #32
 801265c:	6809      	ldr	r1, [r1, #0]
 801265e:	430a      	orrs	r2, r1
 8012660:	6022      	str	r2, [r4, #0]
 8012662:	2278      	movs	r2, #120	@ 0x78
 8012664:	4932      	ldr	r1, [pc, #200]	@ (8012730 <_printf_i+0x218>)
 8012666:	9104      	str	r1, [sp, #16]
 8012668:	0021      	movs	r1, r4
 801266a:	3145      	adds	r1, #69	@ 0x45
 801266c:	700a      	strb	r2, [r1, #0]
 801266e:	6819      	ldr	r1, [r3, #0]
 8012670:	6822      	ldr	r2, [r4, #0]
 8012672:	c940      	ldmia	r1!, {r6}
 8012674:	0610      	lsls	r0, r2, #24
 8012676:	d402      	bmi.n	801267e <_printf_i+0x166>
 8012678:	0650      	lsls	r0, r2, #25
 801267a:	d500      	bpl.n	801267e <_printf_i+0x166>
 801267c:	b2b6      	uxth	r6, r6
 801267e:	6019      	str	r1, [r3, #0]
 8012680:	07d3      	lsls	r3, r2, #31
 8012682:	d502      	bpl.n	801268a <_printf_i+0x172>
 8012684:	2320      	movs	r3, #32
 8012686:	4313      	orrs	r3, r2
 8012688:	6023      	str	r3, [r4, #0]
 801268a:	2e00      	cmp	r6, #0
 801268c:	d001      	beq.n	8012692 <_printf_i+0x17a>
 801268e:	2710      	movs	r7, #16
 8012690:	e7a8      	b.n	80125e4 <_printf_i+0xcc>
 8012692:	2220      	movs	r2, #32
 8012694:	6823      	ldr	r3, [r4, #0]
 8012696:	4393      	bics	r3, r2
 8012698:	6023      	str	r3, [r4, #0]
 801269a:	e7f8      	b.n	801268e <_printf_i+0x176>
 801269c:	681a      	ldr	r2, [r3, #0]
 801269e:	680d      	ldr	r5, [r1, #0]
 80126a0:	1d10      	adds	r0, r2, #4
 80126a2:	6949      	ldr	r1, [r1, #20]
 80126a4:	6018      	str	r0, [r3, #0]
 80126a6:	6813      	ldr	r3, [r2, #0]
 80126a8:	062e      	lsls	r6, r5, #24
 80126aa:	d501      	bpl.n	80126b0 <_printf_i+0x198>
 80126ac:	6019      	str	r1, [r3, #0]
 80126ae:	e002      	b.n	80126b6 <_printf_i+0x19e>
 80126b0:	066d      	lsls	r5, r5, #25
 80126b2:	d5fb      	bpl.n	80126ac <_printf_i+0x194>
 80126b4:	8019      	strh	r1, [r3, #0]
 80126b6:	2300      	movs	r3, #0
 80126b8:	9d03      	ldr	r5, [sp, #12]
 80126ba:	6123      	str	r3, [r4, #16]
 80126bc:	e7bf      	b.n	801263e <_printf_i+0x126>
 80126be:	681a      	ldr	r2, [r3, #0]
 80126c0:	1d11      	adds	r1, r2, #4
 80126c2:	6019      	str	r1, [r3, #0]
 80126c4:	6815      	ldr	r5, [r2, #0]
 80126c6:	2100      	movs	r1, #0
 80126c8:	0028      	movs	r0, r5
 80126ca:	6862      	ldr	r2, [r4, #4]
 80126cc:	f000 fcc3 	bl	8013056 <memchr>
 80126d0:	2800      	cmp	r0, #0
 80126d2:	d001      	beq.n	80126d8 <_printf_i+0x1c0>
 80126d4:	1b40      	subs	r0, r0, r5
 80126d6:	6060      	str	r0, [r4, #4]
 80126d8:	6863      	ldr	r3, [r4, #4]
 80126da:	6123      	str	r3, [r4, #16]
 80126dc:	2300      	movs	r3, #0
 80126de:	9a03      	ldr	r2, [sp, #12]
 80126e0:	7013      	strb	r3, [r2, #0]
 80126e2:	e7ac      	b.n	801263e <_printf_i+0x126>
 80126e4:	002a      	movs	r2, r5
 80126e6:	6923      	ldr	r3, [r4, #16]
 80126e8:	9906      	ldr	r1, [sp, #24]
 80126ea:	9805      	ldr	r0, [sp, #20]
 80126ec:	9d07      	ldr	r5, [sp, #28]
 80126ee:	47a8      	blx	r5
 80126f0:	3001      	adds	r0, #1
 80126f2:	d0ae      	beq.n	8012652 <_printf_i+0x13a>
 80126f4:	6823      	ldr	r3, [r4, #0]
 80126f6:	079b      	lsls	r3, r3, #30
 80126f8:	d415      	bmi.n	8012726 <_printf_i+0x20e>
 80126fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126fc:	68e0      	ldr	r0, [r4, #12]
 80126fe:	4298      	cmp	r0, r3
 8012700:	daa9      	bge.n	8012656 <_printf_i+0x13e>
 8012702:	0018      	movs	r0, r3
 8012704:	e7a7      	b.n	8012656 <_printf_i+0x13e>
 8012706:	0022      	movs	r2, r4
 8012708:	2301      	movs	r3, #1
 801270a:	9906      	ldr	r1, [sp, #24]
 801270c:	9805      	ldr	r0, [sp, #20]
 801270e:	9e07      	ldr	r6, [sp, #28]
 8012710:	3219      	adds	r2, #25
 8012712:	47b0      	blx	r6
 8012714:	3001      	adds	r0, #1
 8012716:	d09c      	beq.n	8012652 <_printf_i+0x13a>
 8012718:	3501      	adds	r5, #1
 801271a:	68e3      	ldr	r3, [r4, #12]
 801271c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801271e:	1a9b      	subs	r3, r3, r2
 8012720:	42ab      	cmp	r3, r5
 8012722:	dcf0      	bgt.n	8012706 <_printf_i+0x1ee>
 8012724:	e7e9      	b.n	80126fa <_printf_i+0x1e2>
 8012726:	2500      	movs	r5, #0
 8012728:	e7f7      	b.n	801271a <_printf_i+0x202>
 801272a:	46c0      	nop			@ (mov r8, r8)
 801272c:	08017312 	.word	0x08017312
 8012730:	08017323 	.word	0x08017323

08012734 <_scanf_float>:
 8012734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012736:	b08b      	sub	sp, #44	@ 0x2c
 8012738:	0016      	movs	r6, r2
 801273a:	9003      	str	r0, [sp, #12]
 801273c:	22ae      	movs	r2, #174	@ 0xae
 801273e:	2000      	movs	r0, #0
 8012740:	9307      	str	r3, [sp, #28]
 8012742:	688b      	ldr	r3, [r1, #8]
 8012744:	000c      	movs	r4, r1
 8012746:	1e59      	subs	r1, r3, #1
 8012748:	0052      	lsls	r2, r2, #1
 801274a:	9006      	str	r0, [sp, #24]
 801274c:	4291      	cmp	r1, r2
 801274e:	d905      	bls.n	801275c <_scanf_float+0x28>
 8012750:	3b5e      	subs	r3, #94	@ 0x5e
 8012752:	3bff      	subs	r3, #255	@ 0xff
 8012754:	9306      	str	r3, [sp, #24]
 8012756:	235e      	movs	r3, #94	@ 0x5e
 8012758:	33ff      	adds	r3, #255	@ 0xff
 801275a:	60a3      	str	r3, [r4, #8]
 801275c:	23f0      	movs	r3, #240	@ 0xf0
 801275e:	6822      	ldr	r2, [r4, #0]
 8012760:	00db      	lsls	r3, r3, #3
 8012762:	4313      	orrs	r3, r2
 8012764:	6023      	str	r3, [r4, #0]
 8012766:	0023      	movs	r3, r4
 8012768:	2500      	movs	r5, #0
 801276a:	331c      	adds	r3, #28
 801276c:	001f      	movs	r7, r3
 801276e:	9304      	str	r3, [sp, #16]
 8012770:	9502      	str	r5, [sp, #8]
 8012772:	9509      	str	r5, [sp, #36]	@ 0x24
 8012774:	9508      	str	r5, [sp, #32]
 8012776:	9501      	str	r5, [sp, #4]
 8012778:	9505      	str	r5, [sp, #20]
 801277a:	68a2      	ldr	r2, [r4, #8]
 801277c:	2a00      	cmp	r2, #0
 801277e:	d00a      	beq.n	8012796 <_scanf_float+0x62>
 8012780:	6833      	ldr	r3, [r6, #0]
 8012782:	781b      	ldrb	r3, [r3, #0]
 8012784:	2b4e      	cmp	r3, #78	@ 0x4e
 8012786:	d844      	bhi.n	8012812 <_scanf_float+0xde>
 8012788:	0018      	movs	r0, r3
 801278a:	2b40      	cmp	r3, #64	@ 0x40
 801278c:	d82c      	bhi.n	80127e8 <_scanf_float+0xb4>
 801278e:	382b      	subs	r0, #43	@ 0x2b
 8012790:	b2c1      	uxtb	r1, r0
 8012792:	290e      	cmp	r1, #14
 8012794:	d92a      	bls.n	80127ec <_scanf_float+0xb8>
 8012796:	9b01      	ldr	r3, [sp, #4]
 8012798:	2b00      	cmp	r3, #0
 801279a:	d003      	beq.n	80127a4 <_scanf_float+0x70>
 801279c:	6823      	ldr	r3, [r4, #0]
 801279e:	4aa6      	ldr	r2, [pc, #664]	@ (8012a38 <_scanf_float+0x304>)
 80127a0:	4013      	ands	r3, r2
 80127a2:	6023      	str	r3, [r4, #0]
 80127a4:	9b02      	ldr	r3, [sp, #8]
 80127a6:	3b01      	subs	r3, #1
 80127a8:	2b01      	cmp	r3, #1
 80127aa:	d900      	bls.n	80127ae <_scanf_float+0x7a>
 80127ac:	e0fe      	b.n	80129ac <_scanf_float+0x278>
 80127ae:	25be      	movs	r5, #190	@ 0xbe
 80127b0:	006d      	lsls	r5, r5, #1
 80127b2:	9b04      	ldr	r3, [sp, #16]
 80127b4:	429f      	cmp	r7, r3
 80127b6:	d900      	bls.n	80127ba <_scanf_float+0x86>
 80127b8:	e0ee      	b.n	8012998 <_scanf_float+0x264>
 80127ba:	2001      	movs	r0, #1
 80127bc:	b00b      	add	sp, #44	@ 0x2c
 80127be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127c0:	0018      	movs	r0, r3
 80127c2:	3861      	subs	r0, #97	@ 0x61
 80127c4:	280d      	cmp	r0, #13
 80127c6:	d8e6      	bhi.n	8012796 <_scanf_float+0x62>
 80127c8:	f7ed fcb0 	bl	800012c <__gnu_thumb1_case_shi>
 80127cc:	ffe50089 	.word	0xffe50089
 80127d0:	ffe5ffe5 	.word	0xffe5ffe5
 80127d4:	00a700bb 	.word	0x00a700bb
 80127d8:	ffe5ffe5 	.word	0xffe5ffe5
 80127dc:	ffe5008f 	.word	0xffe5008f
 80127e0:	ffe5ffe5 	.word	0xffe5ffe5
 80127e4:	006bffe5 	.word	0x006bffe5
 80127e8:	3841      	subs	r0, #65	@ 0x41
 80127ea:	e7eb      	b.n	80127c4 <_scanf_float+0x90>
 80127ec:	280e      	cmp	r0, #14
 80127ee:	d8d2      	bhi.n	8012796 <_scanf_float+0x62>
 80127f0:	f7ed fc9c 	bl	800012c <__gnu_thumb1_case_shi>
 80127f4:	ffd1004f 	.word	0xffd1004f
 80127f8:	009d004f 	.word	0x009d004f
 80127fc:	0021ffd1 	.word	0x0021ffd1
 8012800:	00410041 	.word	0x00410041
 8012804:	00410041 	.word	0x00410041
 8012808:	00410041 	.word	0x00410041
 801280c:	00410041 	.word	0x00410041
 8012810:	0041      	.short	0x0041
 8012812:	2b6e      	cmp	r3, #110	@ 0x6e
 8012814:	d80a      	bhi.n	801282c <_scanf_float+0xf8>
 8012816:	2b60      	cmp	r3, #96	@ 0x60
 8012818:	d8d2      	bhi.n	80127c0 <_scanf_float+0x8c>
 801281a:	2b54      	cmp	r3, #84	@ 0x54
 801281c:	d100      	bne.n	8012820 <_scanf_float+0xec>
 801281e:	e081      	b.n	8012924 <_scanf_float+0x1f0>
 8012820:	2b59      	cmp	r3, #89	@ 0x59
 8012822:	d1b8      	bne.n	8012796 <_scanf_float+0x62>
 8012824:	2d07      	cmp	r5, #7
 8012826:	d1b6      	bne.n	8012796 <_scanf_float+0x62>
 8012828:	2508      	movs	r5, #8
 801282a:	e02f      	b.n	801288c <_scanf_float+0x158>
 801282c:	2b74      	cmp	r3, #116	@ 0x74
 801282e:	d079      	beq.n	8012924 <_scanf_float+0x1f0>
 8012830:	2b79      	cmp	r3, #121	@ 0x79
 8012832:	d0f7      	beq.n	8012824 <_scanf_float+0xf0>
 8012834:	e7af      	b.n	8012796 <_scanf_float+0x62>
 8012836:	6821      	ldr	r1, [r4, #0]
 8012838:	05c8      	lsls	r0, r1, #23
 801283a:	d51c      	bpl.n	8012876 <_scanf_float+0x142>
 801283c:	2380      	movs	r3, #128	@ 0x80
 801283e:	4399      	bics	r1, r3
 8012840:	9b01      	ldr	r3, [sp, #4]
 8012842:	6021      	str	r1, [r4, #0]
 8012844:	3301      	adds	r3, #1
 8012846:	9301      	str	r3, [sp, #4]
 8012848:	9b06      	ldr	r3, [sp, #24]
 801284a:	2b00      	cmp	r3, #0
 801284c:	d003      	beq.n	8012856 <_scanf_float+0x122>
 801284e:	3b01      	subs	r3, #1
 8012850:	3201      	adds	r2, #1
 8012852:	9306      	str	r3, [sp, #24]
 8012854:	60a2      	str	r2, [r4, #8]
 8012856:	68a3      	ldr	r3, [r4, #8]
 8012858:	3b01      	subs	r3, #1
 801285a:	60a3      	str	r3, [r4, #8]
 801285c:	6923      	ldr	r3, [r4, #16]
 801285e:	3301      	adds	r3, #1
 8012860:	6123      	str	r3, [r4, #16]
 8012862:	6873      	ldr	r3, [r6, #4]
 8012864:	3b01      	subs	r3, #1
 8012866:	6073      	str	r3, [r6, #4]
 8012868:	2b00      	cmp	r3, #0
 801286a:	dc00      	bgt.n	801286e <_scanf_float+0x13a>
 801286c:	e08a      	b.n	8012984 <_scanf_float+0x250>
 801286e:	6833      	ldr	r3, [r6, #0]
 8012870:	3301      	adds	r3, #1
 8012872:	6033      	str	r3, [r6, #0]
 8012874:	e781      	b.n	801277a <_scanf_float+0x46>
 8012876:	9a02      	ldr	r2, [sp, #8]
 8012878:	1951      	adds	r1, r2, r5
 801287a:	2900      	cmp	r1, #0
 801287c:	d000      	beq.n	8012880 <_scanf_float+0x14c>
 801287e:	e78a      	b.n	8012796 <_scanf_float+0x62>
 8012880:	000d      	movs	r5, r1
 8012882:	6822      	ldr	r2, [r4, #0]
 8012884:	486d      	ldr	r0, [pc, #436]	@ (8012a3c <_scanf_float+0x308>)
 8012886:	9102      	str	r1, [sp, #8]
 8012888:	4002      	ands	r2, r0
 801288a:	6022      	str	r2, [r4, #0]
 801288c:	703b      	strb	r3, [r7, #0]
 801288e:	3701      	adds	r7, #1
 8012890:	e7e1      	b.n	8012856 <_scanf_float+0x122>
 8012892:	2180      	movs	r1, #128	@ 0x80
 8012894:	6822      	ldr	r2, [r4, #0]
 8012896:	420a      	tst	r2, r1
 8012898:	d100      	bne.n	801289c <_scanf_float+0x168>
 801289a:	e77c      	b.n	8012796 <_scanf_float+0x62>
 801289c:	438a      	bics	r2, r1
 801289e:	6022      	str	r2, [r4, #0]
 80128a0:	e7f4      	b.n	801288c <_scanf_float+0x158>
 80128a2:	9a02      	ldr	r2, [sp, #8]
 80128a4:	2a00      	cmp	r2, #0
 80128a6:	d10f      	bne.n	80128c8 <_scanf_float+0x194>
 80128a8:	9a01      	ldr	r2, [sp, #4]
 80128aa:	2a00      	cmp	r2, #0
 80128ac:	d10f      	bne.n	80128ce <_scanf_float+0x19a>
 80128ae:	6822      	ldr	r2, [r4, #0]
 80128b0:	21e0      	movs	r1, #224	@ 0xe0
 80128b2:	0010      	movs	r0, r2
 80128b4:	00c9      	lsls	r1, r1, #3
 80128b6:	4008      	ands	r0, r1
 80128b8:	4288      	cmp	r0, r1
 80128ba:	d108      	bne.n	80128ce <_scanf_float+0x19a>
 80128bc:	4960      	ldr	r1, [pc, #384]	@ (8012a40 <_scanf_float+0x30c>)
 80128be:	400a      	ands	r2, r1
 80128c0:	6022      	str	r2, [r4, #0]
 80128c2:	2201      	movs	r2, #1
 80128c4:	9202      	str	r2, [sp, #8]
 80128c6:	e7e1      	b.n	801288c <_scanf_float+0x158>
 80128c8:	9a02      	ldr	r2, [sp, #8]
 80128ca:	2a02      	cmp	r2, #2
 80128cc:	d058      	beq.n	8012980 <_scanf_float+0x24c>
 80128ce:	2d01      	cmp	r5, #1
 80128d0:	d002      	beq.n	80128d8 <_scanf_float+0x1a4>
 80128d2:	2d04      	cmp	r5, #4
 80128d4:	d000      	beq.n	80128d8 <_scanf_float+0x1a4>
 80128d6:	e75e      	b.n	8012796 <_scanf_float+0x62>
 80128d8:	3501      	adds	r5, #1
 80128da:	b2ed      	uxtb	r5, r5
 80128dc:	e7d6      	b.n	801288c <_scanf_float+0x158>
 80128de:	9a02      	ldr	r2, [sp, #8]
 80128e0:	2a01      	cmp	r2, #1
 80128e2:	d000      	beq.n	80128e6 <_scanf_float+0x1b2>
 80128e4:	e757      	b.n	8012796 <_scanf_float+0x62>
 80128e6:	2202      	movs	r2, #2
 80128e8:	e7ec      	b.n	80128c4 <_scanf_float+0x190>
 80128ea:	2d00      	cmp	r5, #0
 80128ec:	d110      	bne.n	8012910 <_scanf_float+0x1dc>
 80128ee:	9a01      	ldr	r2, [sp, #4]
 80128f0:	2a00      	cmp	r2, #0
 80128f2:	d000      	beq.n	80128f6 <_scanf_float+0x1c2>
 80128f4:	e752      	b.n	801279c <_scanf_float+0x68>
 80128f6:	6822      	ldr	r2, [r4, #0]
 80128f8:	21e0      	movs	r1, #224	@ 0xe0
 80128fa:	0010      	movs	r0, r2
 80128fc:	00c9      	lsls	r1, r1, #3
 80128fe:	4008      	ands	r0, r1
 8012900:	4288      	cmp	r0, r1
 8012902:	d000      	beq.n	8012906 <_scanf_float+0x1d2>
 8012904:	e11d      	b.n	8012b42 <_scanf_float+0x40e>
 8012906:	494e      	ldr	r1, [pc, #312]	@ (8012a40 <_scanf_float+0x30c>)
 8012908:	3501      	adds	r5, #1
 801290a:	400a      	ands	r2, r1
 801290c:	6022      	str	r2, [r4, #0]
 801290e:	e7bd      	b.n	801288c <_scanf_float+0x158>
 8012910:	21fd      	movs	r1, #253	@ 0xfd
 8012912:	1eea      	subs	r2, r5, #3
 8012914:	420a      	tst	r2, r1
 8012916:	d0df      	beq.n	80128d8 <_scanf_float+0x1a4>
 8012918:	e73d      	b.n	8012796 <_scanf_float+0x62>
 801291a:	2d02      	cmp	r5, #2
 801291c:	d000      	beq.n	8012920 <_scanf_float+0x1ec>
 801291e:	e73a      	b.n	8012796 <_scanf_float+0x62>
 8012920:	2503      	movs	r5, #3
 8012922:	e7b3      	b.n	801288c <_scanf_float+0x158>
 8012924:	2d06      	cmp	r5, #6
 8012926:	d000      	beq.n	801292a <_scanf_float+0x1f6>
 8012928:	e735      	b.n	8012796 <_scanf_float+0x62>
 801292a:	2507      	movs	r5, #7
 801292c:	e7ae      	b.n	801288c <_scanf_float+0x158>
 801292e:	6822      	ldr	r2, [r4, #0]
 8012930:	0591      	lsls	r1, r2, #22
 8012932:	d400      	bmi.n	8012936 <_scanf_float+0x202>
 8012934:	e72f      	b.n	8012796 <_scanf_float+0x62>
 8012936:	4943      	ldr	r1, [pc, #268]	@ (8012a44 <_scanf_float+0x310>)
 8012938:	400a      	ands	r2, r1
 801293a:	6022      	str	r2, [r4, #0]
 801293c:	9a01      	ldr	r2, [sp, #4]
 801293e:	9205      	str	r2, [sp, #20]
 8012940:	e7a4      	b.n	801288c <_scanf_float+0x158>
 8012942:	21a0      	movs	r1, #160	@ 0xa0
 8012944:	2080      	movs	r0, #128	@ 0x80
 8012946:	6822      	ldr	r2, [r4, #0]
 8012948:	00c9      	lsls	r1, r1, #3
 801294a:	4011      	ands	r1, r2
 801294c:	00c0      	lsls	r0, r0, #3
 801294e:	4281      	cmp	r1, r0
 8012950:	d006      	beq.n	8012960 <_scanf_float+0x22c>
 8012952:	4202      	tst	r2, r0
 8012954:	d100      	bne.n	8012958 <_scanf_float+0x224>
 8012956:	e71e      	b.n	8012796 <_scanf_float+0x62>
 8012958:	9901      	ldr	r1, [sp, #4]
 801295a:	2900      	cmp	r1, #0
 801295c:	d100      	bne.n	8012960 <_scanf_float+0x22c>
 801295e:	e0f0      	b.n	8012b42 <_scanf_float+0x40e>
 8012960:	0591      	lsls	r1, r2, #22
 8012962:	d404      	bmi.n	801296e <_scanf_float+0x23a>
 8012964:	9901      	ldr	r1, [sp, #4]
 8012966:	9805      	ldr	r0, [sp, #20]
 8012968:	9709      	str	r7, [sp, #36]	@ 0x24
 801296a:	1a09      	subs	r1, r1, r0
 801296c:	9108      	str	r1, [sp, #32]
 801296e:	4934      	ldr	r1, [pc, #208]	@ (8012a40 <_scanf_float+0x30c>)
 8012970:	400a      	ands	r2, r1
 8012972:	21c0      	movs	r1, #192	@ 0xc0
 8012974:	0049      	lsls	r1, r1, #1
 8012976:	430a      	orrs	r2, r1
 8012978:	6022      	str	r2, [r4, #0]
 801297a:	2200      	movs	r2, #0
 801297c:	9201      	str	r2, [sp, #4]
 801297e:	e785      	b.n	801288c <_scanf_float+0x158>
 8012980:	2203      	movs	r2, #3
 8012982:	e79f      	b.n	80128c4 <_scanf_float+0x190>
 8012984:	23c0      	movs	r3, #192	@ 0xc0
 8012986:	005b      	lsls	r3, r3, #1
 8012988:	0031      	movs	r1, r6
 801298a:	58e3      	ldr	r3, [r4, r3]
 801298c:	9803      	ldr	r0, [sp, #12]
 801298e:	4798      	blx	r3
 8012990:	2800      	cmp	r0, #0
 8012992:	d100      	bne.n	8012996 <_scanf_float+0x262>
 8012994:	e6f1      	b.n	801277a <_scanf_float+0x46>
 8012996:	e6fe      	b.n	8012796 <_scanf_float+0x62>
 8012998:	3f01      	subs	r7, #1
 801299a:	5963      	ldr	r3, [r4, r5]
 801299c:	0032      	movs	r2, r6
 801299e:	7839      	ldrb	r1, [r7, #0]
 80129a0:	9803      	ldr	r0, [sp, #12]
 80129a2:	4798      	blx	r3
 80129a4:	6923      	ldr	r3, [r4, #16]
 80129a6:	3b01      	subs	r3, #1
 80129a8:	6123      	str	r3, [r4, #16]
 80129aa:	e702      	b.n	80127b2 <_scanf_float+0x7e>
 80129ac:	1e6b      	subs	r3, r5, #1
 80129ae:	2b06      	cmp	r3, #6
 80129b0:	d80e      	bhi.n	80129d0 <_scanf_float+0x29c>
 80129b2:	9702      	str	r7, [sp, #8]
 80129b4:	2d02      	cmp	r5, #2
 80129b6:	d920      	bls.n	80129fa <_scanf_float+0x2c6>
 80129b8:	1beb      	subs	r3, r5, r7
 80129ba:	b2db      	uxtb	r3, r3
 80129bc:	9306      	str	r3, [sp, #24]
 80129be:	9b02      	ldr	r3, [sp, #8]
 80129c0:	9a06      	ldr	r2, [sp, #24]
 80129c2:	189b      	adds	r3, r3, r2
 80129c4:	b2db      	uxtb	r3, r3
 80129c6:	2b03      	cmp	r3, #3
 80129c8:	d127      	bne.n	8012a1a <_scanf_float+0x2e6>
 80129ca:	3d03      	subs	r5, #3
 80129cc:	b2ed      	uxtb	r5, r5
 80129ce:	1b7f      	subs	r7, r7, r5
 80129d0:	6823      	ldr	r3, [r4, #0]
 80129d2:	05da      	lsls	r2, r3, #23
 80129d4:	d553      	bpl.n	8012a7e <_scanf_float+0x34a>
 80129d6:	055b      	lsls	r3, r3, #21
 80129d8:	d536      	bpl.n	8012a48 <_scanf_float+0x314>
 80129da:	25be      	movs	r5, #190	@ 0xbe
 80129dc:	006d      	lsls	r5, r5, #1
 80129de:	9b04      	ldr	r3, [sp, #16]
 80129e0:	429f      	cmp	r7, r3
 80129e2:	d800      	bhi.n	80129e6 <_scanf_float+0x2b2>
 80129e4:	e6e9      	b.n	80127ba <_scanf_float+0x86>
 80129e6:	3f01      	subs	r7, #1
 80129e8:	5963      	ldr	r3, [r4, r5]
 80129ea:	0032      	movs	r2, r6
 80129ec:	7839      	ldrb	r1, [r7, #0]
 80129ee:	9803      	ldr	r0, [sp, #12]
 80129f0:	4798      	blx	r3
 80129f2:	6923      	ldr	r3, [r4, #16]
 80129f4:	3b01      	subs	r3, #1
 80129f6:	6123      	str	r3, [r4, #16]
 80129f8:	e7f1      	b.n	80129de <_scanf_float+0x2aa>
 80129fa:	25be      	movs	r5, #190	@ 0xbe
 80129fc:	006d      	lsls	r5, r5, #1
 80129fe:	9b04      	ldr	r3, [sp, #16]
 8012a00:	429f      	cmp	r7, r3
 8012a02:	d800      	bhi.n	8012a06 <_scanf_float+0x2d2>
 8012a04:	e6d9      	b.n	80127ba <_scanf_float+0x86>
 8012a06:	3f01      	subs	r7, #1
 8012a08:	5963      	ldr	r3, [r4, r5]
 8012a0a:	0032      	movs	r2, r6
 8012a0c:	7839      	ldrb	r1, [r7, #0]
 8012a0e:	9803      	ldr	r0, [sp, #12]
 8012a10:	4798      	blx	r3
 8012a12:	6923      	ldr	r3, [r4, #16]
 8012a14:	3b01      	subs	r3, #1
 8012a16:	6123      	str	r3, [r4, #16]
 8012a18:	e7f1      	b.n	80129fe <_scanf_float+0x2ca>
 8012a1a:	9b02      	ldr	r3, [sp, #8]
 8012a1c:	0032      	movs	r2, r6
 8012a1e:	3b01      	subs	r3, #1
 8012a20:	7819      	ldrb	r1, [r3, #0]
 8012a22:	9302      	str	r3, [sp, #8]
 8012a24:	23be      	movs	r3, #190	@ 0xbe
 8012a26:	005b      	lsls	r3, r3, #1
 8012a28:	58e3      	ldr	r3, [r4, r3]
 8012a2a:	9803      	ldr	r0, [sp, #12]
 8012a2c:	4798      	blx	r3
 8012a2e:	6923      	ldr	r3, [r4, #16]
 8012a30:	3b01      	subs	r3, #1
 8012a32:	6123      	str	r3, [r4, #16]
 8012a34:	e7c3      	b.n	80129be <_scanf_float+0x28a>
 8012a36:	46c0      	nop			@ (mov r8, r8)
 8012a38:	fffffeff 	.word	0xfffffeff
 8012a3c:	fffffe7f 	.word	0xfffffe7f
 8012a40:	fffff87f 	.word	0xfffff87f
 8012a44:	fffffd7f 	.word	0xfffffd7f
 8012a48:	6923      	ldr	r3, [r4, #16]
 8012a4a:	1e7d      	subs	r5, r7, #1
 8012a4c:	7829      	ldrb	r1, [r5, #0]
 8012a4e:	3b01      	subs	r3, #1
 8012a50:	6123      	str	r3, [r4, #16]
 8012a52:	2965      	cmp	r1, #101	@ 0x65
 8012a54:	d00c      	beq.n	8012a70 <_scanf_float+0x33c>
 8012a56:	2945      	cmp	r1, #69	@ 0x45
 8012a58:	d00a      	beq.n	8012a70 <_scanf_float+0x33c>
 8012a5a:	23be      	movs	r3, #190	@ 0xbe
 8012a5c:	005b      	lsls	r3, r3, #1
 8012a5e:	58e3      	ldr	r3, [r4, r3]
 8012a60:	0032      	movs	r2, r6
 8012a62:	9803      	ldr	r0, [sp, #12]
 8012a64:	4798      	blx	r3
 8012a66:	6923      	ldr	r3, [r4, #16]
 8012a68:	1ebd      	subs	r5, r7, #2
 8012a6a:	3b01      	subs	r3, #1
 8012a6c:	7829      	ldrb	r1, [r5, #0]
 8012a6e:	6123      	str	r3, [r4, #16]
 8012a70:	23be      	movs	r3, #190	@ 0xbe
 8012a72:	005b      	lsls	r3, r3, #1
 8012a74:	0032      	movs	r2, r6
 8012a76:	58e3      	ldr	r3, [r4, r3]
 8012a78:	9803      	ldr	r0, [sp, #12]
 8012a7a:	4798      	blx	r3
 8012a7c:	002f      	movs	r7, r5
 8012a7e:	6821      	ldr	r1, [r4, #0]
 8012a80:	2310      	movs	r3, #16
 8012a82:	000a      	movs	r2, r1
 8012a84:	401a      	ands	r2, r3
 8012a86:	4219      	tst	r1, r3
 8012a88:	d001      	beq.n	8012a8e <_scanf_float+0x35a>
 8012a8a:	2000      	movs	r0, #0
 8012a8c:	e696      	b.n	80127bc <_scanf_float+0x88>
 8012a8e:	21c0      	movs	r1, #192	@ 0xc0
 8012a90:	703a      	strb	r2, [r7, #0]
 8012a92:	6823      	ldr	r3, [r4, #0]
 8012a94:	00c9      	lsls	r1, r1, #3
 8012a96:	400b      	ands	r3, r1
 8012a98:	2180      	movs	r1, #128	@ 0x80
 8012a9a:	00c9      	lsls	r1, r1, #3
 8012a9c:	428b      	cmp	r3, r1
 8012a9e:	d11c      	bne.n	8012ada <_scanf_float+0x3a6>
 8012aa0:	9b05      	ldr	r3, [sp, #20]
 8012aa2:	9a01      	ldr	r2, [sp, #4]
 8012aa4:	9905      	ldr	r1, [sp, #20]
 8012aa6:	1a9a      	subs	r2, r3, r2
 8012aa8:	9b01      	ldr	r3, [sp, #4]
 8012aaa:	428b      	cmp	r3, r1
 8012aac:	d121      	bne.n	8012af2 <_scanf_float+0x3be>
 8012aae:	2200      	movs	r2, #0
 8012ab0:	9904      	ldr	r1, [sp, #16]
 8012ab2:	9803      	ldr	r0, [sp, #12]
 8012ab4:	f002 fd40 	bl	8015538 <_strtod_r>
 8012ab8:	9b07      	ldr	r3, [sp, #28]
 8012aba:	6822      	ldr	r2, [r4, #0]
 8012abc:	0006      	movs	r6, r0
 8012abe:	000f      	movs	r7, r1
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	0791      	lsls	r1, r2, #30
 8012ac4:	d522      	bpl.n	8012b0c <_scanf_float+0x3d8>
 8012ac6:	9907      	ldr	r1, [sp, #28]
 8012ac8:	1d1a      	adds	r2, r3, #4
 8012aca:	600a      	str	r2, [r1, #0]
 8012acc:	681b      	ldr	r3, [r3, #0]
 8012ace:	601e      	str	r6, [r3, #0]
 8012ad0:	605f      	str	r7, [r3, #4]
 8012ad2:	68e3      	ldr	r3, [r4, #12]
 8012ad4:	3301      	adds	r3, #1
 8012ad6:	60e3      	str	r3, [r4, #12]
 8012ad8:	e7d7      	b.n	8012a8a <_scanf_float+0x356>
 8012ada:	9b08      	ldr	r3, [sp, #32]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d0e6      	beq.n	8012aae <_scanf_float+0x37a>
 8012ae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ae2:	9803      	ldr	r0, [sp, #12]
 8012ae4:	1c59      	adds	r1, r3, #1
 8012ae6:	230a      	movs	r3, #10
 8012ae8:	f002 fdb8 	bl	801565c <_strtol_r>
 8012aec:	9b08      	ldr	r3, [sp, #32]
 8012aee:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8012af0:	1ac2      	subs	r2, r0, r3
 8012af2:	0023      	movs	r3, r4
 8012af4:	3370      	adds	r3, #112	@ 0x70
 8012af6:	33ff      	adds	r3, #255	@ 0xff
 8012af8:	429f      	cmp	r7, r3
 8012afa:	d302      	bcc.n	8012b02 <_scanf_float+0x3ce>
 8012afc:	0027      	movs	r7, r4
 8012afe:	376f      	adds	r7, #111	@ 0x6f
 8012b00:	37ff      	adds	r7, #255	@ 0xff
 8012b02:	0038      	movs	r0, r7
 8012b04:	4910      	ldr	r1, [pc, #64]	@ (8012b48 <_scanf_float+0x414>)
 8012b06:	f000 f91b 	bl	8012d40 <siprintf>
 8012b0a:	e7d0      	b.n	8012aae <_scanf_float+0x37a>
 8012b0c:	1d19      	adds	r1, r3, #4
 8012b0e:	0752      	lsls	r2, r2, #29
 8012b10:	d502      	bpl.n	8012b18 <_scanf_float+0x3e4>
 8012b12:	9a07      	ldr	r2, [sp, #28]
 8012b14:	6011      	str	r1, [r2, #0]
 8012b16:	e7d9      	b.n	8012acc <_scanf_float+0x398>
 8012b18:	9a07      	ldr	r2, [sp, #28]
 8012b1a:	0030      	movs	r0, r6
 8012b1c:	6011      	str	r1, [r2, #0]
 8012b1e:	681d      	ldr	r5, [r3, #0]
 8012b20:	0032      	movs	r2, r6
 8012b22:	003b      	movs	r3, r7
 8012b24:	0039      	movs	r1, r7
 8012b26:	f7f0 fb8d 	bl	8003244 <__aeabi_dcmpun>
 8012b2a:	2800      	cmp	r0, #0
 8012b2c:	d004      	beq.n	8012b38 <_scanf_float+0x404>
 8012b2e:	4807      	ldr	r0, [pc, #28]	@ (8012b4c <_scanf_float+0x418>)
 8012b30:	f7fe ff92 	bl	8011a58 <nanf>
 8012b34:	6028      	str	r0, [r5, #0]
 8012b36:	e7cc      	b.n	8012ad2 <_scanf_float+0x39e>
 8012b38:	0030      	movs	r0, r6
 8012b3a:	0039      	movs	r1, r7
 8012b3c:	f7f0 fc7a 	bl	8003434 <__aeabi_d2f>
 8012b40:	e7f8      	b.n	8012b34 <_scanf_float+0x400>
 8012b42:	2300      	movs	r3, #0
 8012b44:	9301      	str	r3, [sp, #4]
 8012b46:	e62d      	b.n	80127a4 <_scanf_float+0x70>
 8012b48:	08017334 	.word	0x08017334
 8012b4c:	080176cd 	.word	0x080176cd

08012b50 <std>:
 8012b50:	2300      	movs	r3, #0
 8012b52:	b510      	push	{r4, lr}
 8012b54:	0004      	movs	r4, r0
 8012b56:	6003      	str	r3, [r0, #0]
 8012b58:	6043      	str	r3, [r0, #4]
 8012b5a:	6083      	str	r3, [r0, #8]
 8012b5c:	8181      	strh	r1, [r0, #12]
 8012b5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8012b60:	81c2      	strh	r2, [r0, #14]
 8012b62:	6103      	str	r3, [r0, #16]
 8012b64:	6143      	str	r3, [r0, #20]
 8012b66:	6183      	str	r3, [r0, #24]
 8012b68:	0019      	movs	r1, r3
 8012b6a:	2208      	movs	r2, #8
 8012b6c:	305c      	adds	r0, #92	@ 0x5c
 8012b6e:	f000 f98b 	bl	8012e88 <memset>
 8012b72:	4b0b      	ldr	r3, [pc, #44]	@ (8012ba0 <std+0x50>)
 8012b74:	6224      	str	r4, [r4, #32]
 8012b76:	6263      	str	r3, [r4, #36]	@ 0x24
 8012b78:	4b0a      	ldr	r3, [pc, #40]	@ (8012ba4 <std+0x54>)
 8012b7a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8012ba8 <std+0x58>)
 8012b7e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012b80:	4b0a      	ldr	r3, [pc, #40]	@ (8012bac <std+0x5c>)
 8012b82:	6323      	str	r3, [r4, #48]	@ 0x30
 8012b84:	4b0a      	ldr	r3, [pc, #40]	@ (8012bb0 <std+0x60>)
 8012b86:	429c      	cmp	r4, r3
 8012b88:	d005      	beq.n	8012b96 <std+0x46>
 8012b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8012bb4 <std+0x64>)
 8012b8c:	429c      	cmp	r4, r3
 8012b8e:	d002      	beq.n	8012b96 <std+0x46>
 8012b90:	4b09      	ldr	r3, [pc, #36]	@ (8012bb8 <std+0x68>)
 8012b92:	429c      	cmp	r4, r3
 8012b94:	d103      	bne.n	8012b9e <std+0x4e>
 8012b96:	0020      	movs	r0, r4
 8012b98:	3058      	adds	r0, #88	@ 0x58
 8012b9a:	f000 fa59 	bl	8013050 <__retarget_lock_init_recursive>
 8012b9e:	bd10      	pop	{r4, pc}
 8012ba0:	08012d81 	.word	0x08012d81
 8012ba4:	08012da9 	.word	0x08012da9
 8012ba8:	08012de1 	.word	0x08012de1
 8012bac:	08012e0d 	.word	0x08012e0d
 8012bb0:	20007190 	.word	0x20007190
 8012bb4:	200071f8 	.word	0x200071f8
 8012bb8:	20007260 	.word	0x20007260

08012bbc <stdio_exit_handler>:
 8012bbc:	b510      	push	{r4, lr}
 8012bbe:	4a03      	ldr	r2, [pc, #12]	@ (8012bcc <stdio_exit_handler+0x10>)
 8012bc0:	4903      	ldr	r1, [pc, #12]	@ (8012bd0 <stdio_exit_handler+0x14>)
 8012bc2:	4804      	ldr	r0, [pc, #16]	@ (8012bd4 <stdio_exit_handler+0x18>)
 8012bc4:	f000 f86c 	bl	8012ca0 <_fwalk_sglue>
 8012bc8:	bd10      	pop	{r4, pc}
 8012bca:	46c0      	nop			@ (mov r8, r8)
 8012bcc:	20000088 	.word	0x20000088
 8012bd0:	08015a2d 	.word	0x08015a2d
 8012bd4:	20000098 	.word	0x20000098

08012bd8 <cleanup_stdio>:
 8012bd8:	6841      	ldr	r1, [r0, #4]
 8012bda:	4b0b      	ldr	r3, [pc, #44]	@ (8012c08 <cleanup_stdio+0x30>)
 8012bdc:	b510      	push	{r4, lr}
 8012bde:	0004      	movs	r4, r0
 8012be0:	4299      	cmp	r1, r3
 8012be2:	d001      	beq.n	8012be8 <cleanup_stdio+0x10>
 8012be4:	f002 ff22 	bl	8015a2c <_fflush_r>
 8012be8:	68a1      	ldr	r1, [r4, #8]
 8012bea:	4b08      	ldr	r3, [pc, #32]	@ (8012c0c <cleanup_stdio+0x34>)
 8012bec:	4299      	cmp	r1, r3
 8012bee:	d002      	beq.n	8012bf6 <cleanup_stdio+0x1e>
 8012bf0:	0020      	movs	r0, r4
 8012bf2:	f002 ff1b 	bl	8015a2c <_fflush_r>
 8012bf6:	68e1      	ldr	r1, [r4, #12]
 8012bf8:	4b05      	ldr	r3, [pc, #20]	@ (8012c10 <cleanup_stdio+0x38>)
 8012bfa:	4299      	cmp	r1, r3
 8012bfc:	d002      	beq.n	8012c04 <cleanup_stdio+0x2c>
 8012bfe:	0020      	movs	r0, r4
 8012c00:	f002 ff14 	bl	8015a2c <_fflush_r>
 8012c04:	bd10      	pop	{r4, pc}
 8012c06:	46c0      	nop			@ (mov r8, r8)
 8012c08:	20007190 	.word	0x20007190
 8012c0c:	200071f8 	.word	0x200071f8
 8012c10:	20007260 	.word	0x20007260

08012c14 <global_stdio_init.part.0>:
 8012c14:	b510      	push	{r4, lr}
 8012c16:	4b09      	ldr	r3, [pc, #36]	@ (8012c3c <global_stdio_init.part.0+0x28>)
 8012c18:	4a09      	ldr	r2, [pc, #36]	@ (8012c40 <global_stdio_init.part.0+0x2c>)
 8012c1a:	2104      	movs	r1, #4
 8012c1c:	601a      	str	r2, [r3, #0]
 8012c1e:	4809      	ldr	r0, [pc, #36]	@ (8012c44 <global_stdio_init.part.0+0x30>)
 8012c20:	2200      	movs	r2, #0
 8012c22:	f7ff ff95 	bl	8012b50 <std>
 8012c26:	2201      	movs	r2, #1
 8012c28:	2109      	movs	r1, #9
 8012c2a:	4807      	ldr	r0, [pc, #28]	@ (8012c48 <global_stdio_init.part.0+0x34>)
 8012c2c:	f7ff ff90 	bl	8012b50 <std>
 8012c30:	2202      	movs	r2, #2
 8012c32:	2112      	movs	r1, #18
 8012c34:	4805      	ldr	r0, [pc, #20]	@ (8012c4c <global_stdio_init.part.0+0x38>)
 8012c36:	f7ff ff8b 	bl	8012b50 <std>
 8012c3a:	bd10      	pop	{r4, pc}
 8012c3c:	200072c8 	.word	0x200072c8
 8012c40:	08012bbd 	.word	0x08012bbd
 8012c44:	20007190 	.word	0x20007190
 8012c48:	200071f8 	.word	0x200071f8
 8012c4c:	20007260 	.word	0x20007260

08012c50 <__sfp_lock_acquire>:
 8012c50:	b510      	push	{r4, lr}
 8012c52:	4802      	ldr	r0, [pc, #8]	@ (8012c5c <__sfp_lock_acquire+0xc>)
 8012c54:	f000 f9fd 	bl	8013052 <__retarget_lock_acquire_recursive>
 8012c58:	bd10      	pop	{r4, pc}
 8012c5a:	46c0      	nop			@ (mov r8, r8)
 8012c5c:	200072d1 	.word	0x200072d1

08012c60 <__sfp_lock_release>:
 8012c60:	b510      	push	{r4, lr}
 8012c62:	4802      	ldr	r0, [pc, #8]	@ (8012c6c <__sfp_lock_release+0xc>)
 8012c64:	f000 f9f6 	bl	8013054 <__retarget_lock_release_recursive>
 8012c68:	bd10      	pop	{r4, pc}
 8012c6a:	46c0      	nop			@ (mov r8, r8)
 8012c6c:	200072d1 	.word	0x200072d1

08012c70 <__sinit>:
 8012c70:	b510      	push	{r4, lr}
 8012c72:	0004      	movs	r4, r0
 8012c74:	f7ff ffec 	bl	8012c50 <__sfp_lock_acquire>
 8012c78:	6a23      	ldr	r3, [r4, #32]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d002      	beq.n	8012c84 <__sinit+0x14>
 8012c7e:	f7ff ffef 	bl	8012c60 <__sfp_lock_release>
 8012c82:	bd10      	pop	{r4, pc}
 8012c84:	4b04      	ldr	r3, [pc, #16]	@ (8012c98 <__sinit+0x28>)
 8012c86:	6223      	str	r3, [r4, #32]
 8012c88:	4b04      	ldr	r3, [pc, #16]	@ (8012c9c <__sinit+0x2c>)
 8012c8a:	681b      	ldr	r3, [r3, #0]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d1f6      	bne.n	8012c7e <__sinit+0xe>
 8012c90:	f7ff ffc0 	bl	8012c14 <global_stdio_init.part.0>
 8012c94:	e7f3      	b.n	8012c7e <__sinit+0xe>
 8012c96:	46c0      	nop			@ (mov r8, r8)
 8012c98:	08012bd9 	.word	0x08012bd9
 8012c9c:	200072c8 	.word	0x200072c8

08012ca0 <_fwalk_sglue>:
 8012ca0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012ca2:	0014      	movs	r4, r2
 8012ca4:	2600      	movs	r6, #0
 8012ca6:	9000      	str	r0, [sp, #0]
 8012ca8:	9101      	str	r1, [sp, #4]
 8012caa:	68a5      	ldr	r5, [r4, #8]
 8012cac:	6867      	ldr	r7, [r4, #4]
 8012cae:	3f01      	subs	r7, #1
 8012cb0:	d504      	bpl.n	8012cbc <_fwalk_sglue+0x1c>
 8012cb2:	6824      	ldr	r4, [r4, #0]
 8012cb4:	2c00      	cmp	r4, #0
 8012cb6:	d1f8      	bne.n	8012caa <_fwalk_sglue+0xa>
 8012cb8:	0030      	movs	r0, r6
 8012cba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012cbc:	89ab      	ldrh	r3, [r5, #12]
 8012cbe:	2b01      	cmp	r3, #1
 8012cc0:	d908      	bls.n	8012cd4 <_fwalk_sglue+0x34>
 8012cc2:	220e      	movs	r2, #14
 8012cc4:	5eab      	ldrsh	r3, [r5, r2]
 8012cc6:	3301      	adds	r3, #1
 8012cc8:	d004      	beq.n	8012cd4 <_fwalk_sglue+0x34>
 8012cca:	0029      	movs	r1, r5
 8012ccc:	9800      	ldr	r0, [sp, #0]
 8012cce:	9b01      	ldr	r3, [sp, #4]
 8012cd0:	4798      	blx	r3
 8012cd2:	4306      	orrs	r6, r0
 8012cd4:	3568      	adds	r5, #104	@ 0x68
 8012cd6:	e7ea      	b.n	8012cae <_fwalk_sglue+0xe>

08012cd8 <sniprintf>:
 8012cd8:	b40c      	push	{r2, r3}
 8012cda:	b530      	push	{r4, r5, lr}
 8012cdc:	4b17      	ldr	r3, [pc, #92]	@ (8012d3c <sniprintf+0x64>)
 8012cde:	000c      	movs	r4, r1
 8012ce0:	681d      	ldr	r5, [r3, #0]
 8012ce2:	b09d      	sub	sp, #116	@ 0x74
 8012ce4:	2900      	cmp	r1, #0
 8012ce6:	da08      	bge.n	8012cfa <sniprintf+0x22>
 8012ce8:	238b      	movs	r3, #139	@ 0x8b
 8012cea:	2001      	movs	r0, #1
 8012cec:	602b      	str	r3, [r5, #0]
 8012cee:	4240      	negs	r0, r0
 8012cf0:	b01d      	add	sp, #116	@ 0x74
 8012cf2:	bc30      	pop	{r4, r5}
 8012cf4:	bc08      	pop	{r3}
 8012cf6:	b002      	add	sp, #8
 8012cf8:	4718      	bx	r3
 8012cfa:	2382      	movs	r3, #130	@ 0x82
 8012cfc:	466a      	mov	r2, sp
 8012cfe:	009b      	lsls	r3, r3, #2
 8012d00:	8293      	strh	r3, [r2, #20]
 8012d02:	2300      	movs	r3, #0
 8012d04:	9002      	str	r0, [sp, #8]
 8012d06:	9006      	str	r0, [sp, #24]
 8012d08:	4299      	cmp	r1, r3
 8012d0a:	d000      	beq.n	8012d0e <sniprintf+0x36>
 8012d0c:	1e4b      	subs	r3, r1, #1
 8012d0e:	9304      	str	r3, [sp, #16]
 8012d10:	9307      	str	r3, [sp, #28]
 8012d12:	2301      	movs	r3, #1
 8012d14:	466a      	mov	r2, sp
 8012d16:	425b      	negs	r3, r3
 8012d18:	82d3      	strh	r3, [r2, #22]
 8012d1a:	0028      	movs	r0, r5
 8012d1c:	ab21      	add	r3, sp, #132	@ 0x84
 8012d1e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012d20:	a902      	add	r1, sp, #8
 8012d22:	9301      	str	r3, [sp, #4]
 8012d24:	f002 fcfe 	bl	8015724 <_svfiprintf_r>
 8012d28:	1c43      	adds	r3, r0, #1
 8012d2a:	da01      	bge.n	8012d30 <sniprintf+0x58>
 8012d2c:	238b      	movs	r3, #139	@ 0x8b
 8012d2e:	602b      	str	r3, [r5, #0]
 8012d30:	2c00      	cmp	r4, #0
 8012d32:	d0dd      	beq.n	8012cf0 <sniprintf+0x18>
 8012d34:	2200      	movs	r2, #0
 8012d36:	9b02      	ldr	r3, [sp, #8]
 8012d38:	701a      	strb	r2, [r3, #0]
 8012d3a:	e7d9      	b.n	8012cf0 <sniprintf+0x18>
 8012d3c:	20000094 	.word	0x20000094

08012d40 <siprintf>:
 8012d40:	b40e      	push	{r1, r2, r3}
 8012d42:	b500      	push	{lr}
 8012d44:	490b      	ldr	r1, [pc, #44]	@ (8012d74 <siprintf+0x34>)
 8012d46:	b09c      	sub	sp, #112	@ 0x70
 8012d48:	ab1d      	add	r3, sp, #116	@ 0x74
 8012d4a:	9002      	str	r0, [sp, #8]
 8012d4c:	9006      	str	r0, [sp, #24]
 8012d4e:	9107      	str	r1, [sp, #28]
 8012d50:	9104      	str	r1, [sp, #16]
 8012d52:	4809      	ldr	r0, [pc, #36]	@ (8012d78 <siprintf+0x38>)
 8012d54:	4909      	ldr	r1, [pc, #36]	@ (8012d7c <siprintf+0x3c>)
 8012d56:	cb04      	ldmia	r3!, {r2}
 8012d58:	9105      	str	r1, [sp, #20]
 8012d5a:	6800      	ldr	r0, [r0, #0]
 8012d5c:	a902      	add	r1, sp, #8
 8012d5e:	9301      	str	r3, [sp, #4]
 8012d60:	f002 fce0 	bl	8015724 <_svfiprintf_r>
 8012d64:	2200      	movs	r2, #0
 8012d66:	9b02      	ldr	r3, [sp, #8]
 8012d68:	701a      	strb	r2, [r3, #0]
 8012d6a:	b01c      	add	sp, #112	@ 0x70
 8012d6c:	bc08      	pop	{r3}
 8012d6e:	b003      	add	sp, #12
 8012d70:	4718      	bx	r3
 8012d72:	46c0      	nop			@ (mov r8, r8)
 8012d74:	7fffffff 	.word	0x7fffffff
 8012d78:	20000094 	.word	0x20000094
 8012d7c:	ffff0208 	.word	0xffff0208

08012d80 <__sread>:
 8012d80:	b570      	push	{r4, r5, r6, lr}
 8012d82:	000c      	movs	r4, r1
 8012d84:	250e      	movs	r5, #14
 8012d86:	5f49      	ldrsh	r1, [r1, r5]
 8012d88:	f000 f910 	bl	8012fac <_read_r>
 8012d8c:	2800      	cmp	r0, #0
 8012d8e:	db03      	blt.n	8012d98 <__sread+0x18>
 8012d90:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8012d92:	181b      	adds	r3, r3, r0
 8012d94:	6563      	str	r3, [r4, #84]	@ 0x54
 8012d96:	bd70      	pop	{r4, r5, r6, pc}
 8012d98:	89a3      	ldrh	r3, [r4, #12]
 8012d9a:	4a02      	ldr	r2, [pc, #8]	@ (8012da4 <__sread+0x24>)
 8012d9c:	4013      	ands	r3, r2
 8012d9e:	81a3      	strh	r3, [r4, #12]
 8012da0:	e7f9      	b.n	8012d96 <__sread+0x16>
 8012da2:	46c0      	nop			@ (mov r8, r8)
 8012da4:	ffffefff 	.word	0xffffefff

08012da8 <__swrite>:
 8012da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012daa:	001f      	movs	r7, r3
 8012dac:	898b      	ldrh	r3, [r1, #12]
 8012dae:	0005      	movs	r5, r0
 8012db0:	000c      	movs	r4, r1
 8012db2:	0016      	movs	r6, r2
 8012db4:	05db      	lsls	r3, r3, #23
 8012db6:	d505      	bpl.n	8012dc4 <__swrite+0x1c>
 8012db8:	230e      	movs	r3, #14
 8012dba:	5ec9      	ldrsh	r1, [r1, r3]
 8012dbc:	2200      	movs	r2, #0
 8012dbe:	2302      	movs	r3, #2
 8012dc0:	f000 f8e0 	bl	8012f84 <_lseek_r>
 8012dc4:	89a3      	ldrh	r3, [r4, #12]
 8012dc6:	4a05      	ldr	r2, [pc, #20]	@ (8012ddc <__swrite+0x34>)
 8012dc8:	0028      	movs	r0, r5
 8012dca:	4013      	ands	r3, r2
 8012dcc:	81a3      	strh	r3, [r4, #12]
 8012dce:	0032      	movs	r2, r6
 8012dd0:	230e      	movs	r3, #14
 8012dd2:	5ee1      	ldrsh	r1, [r4, r3]
 8012dd4:	003b      	movs	r3, r7
 8012dd6:	f000 f8fd 	bl	8012fd4 <_write_r>
 8012dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ddc:	ffffefff 	.word	0xffffefff

08012de0 <__sseek>:
 8012de0:	b570      	push	{r4, r5, r6, lr}
 8012de2:	000c      	movs	r4, r1
 8012de4:	250e      	movs	r5, #14
 8012de6:	5f49      	ldrsh	r1, [r1, r5]
 8012de8:	f000 f8cc 	bl	8012f84 <_lseek_r>
 8012dec:	89a3      	ldrh	r3, [r4, #12]
 8012dee:	1c42      	adds	r2, r0, #1
 8012df0:	d103      	bne.n	8012dfa <__sseek+0x1a>
 8012df2:	4a05      	ldr	r2, [pc, #20]	@ (8012e08 <__sseek+0x28>)
 8012df4:	4013      	ands	r3, r2
 8012df6:	81a3      	strh	r3, [r4, #12]
 8012df8:	bd70      	pop	{r4, r5, r6, pc}
 8012dfa:	2280      	movs	r2, #128	@ 0x80
 8012dfc:	0152      	lsls	r2, r2, #5
 8012dfe:	4313      	orrs	r3, r2
 8012e00:	81a3      	strh	r3, [r4, #12]
 8012e02:	6560      	str	r0, [r4, #84]	@ 0x54
 8012e04:	e7f8      	b.n	8012df8 <__sseek+0x18>
 8012e06:	46c0      	nop			@ (mov r8, r8)
 8012e08:	ffffefff 	.word	0xffffefff

08012e0c <__sclose>:
 8012e0c:	b510      	push	{r4, lr}
 8012e0e:	230e      	movs	r3, #14
 8012e10:	5ec9      	ldrsh	r1, [r1, r3]
 8012e12:	f000 f845 	bl	8012ea0 <_close_r>
 8012e16:	bd10      	pop	{r4, pc}

08012e18 <_vsniprintf_r>:
 8012e18:	b530      	push	{r4, r5, lr}
 8012e1a:	0014      	movs	r4, r2
 8012e1c:	0005      	movs	r5, r0
 8012e1e:	001a      	movs	r2, r3
 8012e20:	b09b      	sub	sp, #108	@ 0x6c
 8012e22:	2c00      	cmp	r4, #0
 8012e24:	da05      	bge.n	8012e32 <_vsniprintf_r+0x1a>
 8012e26:	238b      	movs	r3, #139	@ 0x8b
 8012e28:	6003      	str	r3, [r0, #0]
 8012e2a:	2001      	movs	r0, #1
 8012e2c:	4240      	negs	r0, r0
 8012e2e:	b01b      	add	sp, #108	@ 0x6c
 8012e30:	bd30      	pop	{r4, r5, pc}
 8012e32:	2382      	movs	r3, #130	@ 0x82
 8012e34:	4668      	mov	r0, sp
 8012e36:	009b      	lsls	r3, r3, #2
 8012e38:	8183      	strh	r3, [r0, #12]
 8012e3a:	2300      	movs	r3, #0
 8012e3c:	9100      	str	r1, [sp, #0]
 8012e3e:	9104      	str	r1, [sp, #16]
 8012e40:	429c      	cmp	r4, r3
 8012e42:	d000      	beq.n	8012e46 <_vsniprintf_r+0x2e>
 8012e44:	1e63      	subs	r3, r4, #1
 8012e46:	9302      	str	r3, [sp, #8]
 8012e48:	9305      	str	r3, [sp, #20]
 8012e4a:	2301      	movs	r3, #1
 8012e4c:	4669      	mov	r1, sp
 8012e4e:	425b      	negs	r3, r3
 8012e50:	81cb      	strh	r3, [r1, #14]
 8012e52:	0028      	movs	r0, r5
 8012e54:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012e56:	f002 fc65 	bl	8015724 <_svfiprintf_r>
 8012e5a:	1c43      	adds	r3, r0, #1
 8012e5c:	da01      	bge.n	8012e62 <_vsniprintf_r+0x4a>
 8012e5e:	238b      	movs	r3, #139	@ 0x8b
 8012e60:	602b      	str	r3, [r5, #0]
 8012e62:	2c00      	cmp	r4, #0
 8012e64:	d0e3      	beq.n	8012e2e <_vsniprintf_r+0x16>
 8012e66:	2200      	movs	r2, #0
 8012e68:	9b00      	ldr	r3, [sp, #0]
 8012e6a:	701a      	strb	r2, [r3, #0]
 8012e6c:	e7df      	b.n	8012e2e <_vsniprintf_r+0x16>
	...

08012e70 <vsniprintf>:
 8012e70:	b513      	push	{r0, r1, r4, lr}
 8012e72:	4c04      	ldr	r4, [pc, #16]	@ (8012e84 <vsniprintf+0x14>)
 8012e74:	9300      	str	r3, [sp, #0]
 8012e76:	0013      	movs	r3, r2
 8012e78:	000a      	movs	r2, r1
 8012e7a:	0001      	movs	r1, r0
 8012e7c:	6820      	ldr	r0, [r4, #0]
 8012e7e:	f7ff ffcb 	bl	8012e18 <_vsniprintf_r>
 8012e82:	bd16      	pop	{r1, r2, r4, pc}
 8012e84:	20000094 	.word	0x20000094

08012e88 <memset>:
 8012e88:	0003      	movs	r3, r0
 8012e8a:	1882      	adds	r2, r0, r2
 8012e8c:	4293      	cmp	r3, r2
 8012e8e:	d100      	bne.n	8012e92 <memset+0xa>
 8012e90:	4770      	bx	lr
 8012e92:	7019      	strb	r1, [r3, #0]
 8012e94:	3301      	adds	r3, #1
 8012e96:	e7f9      	b.n	8012e8c <memset+0x4>

08012e98 <_localeconv_r>:
 8012e98:	4800      	ldr	r0, [pc, #0]	@ (8012e9c <_localeconv_r+0x4>)
 8012e9a:	4770      	bx	lr
 8012e9c:	200001d4 	.word	0x200001d4

08012ea0 <_close_r>:
 8012ea0:	2300      	movs	r3, #0
 8012ea2:	b570      	push	{r4, r5, r6, lr}
 8012ea4:	4d06      	ldr	r5, [pc, #24]	@ (8012ec0 <_close_r+0x20>)
 8012ea6:	0004      	movs	r4, r0
 8012ea8:	0008      	movs	r0, r1
 8012eaa:	602b      	str	r3, [r5, #0]
 8012eac:	f7f4 f92e 	bl	800710c <_close>
 8012eb0:	1c43      	adds	r3, r0, #1
 8012eb2:	d103      	bne.n	8012ebc <_close_r+0x1c>
 8012eb4:	682b      	ldr	r3, [r5, #0]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d000      	beq.n	8012ebc <_close_r+0x1c>
 8012eba:	6023      	str	r3, [r4, #0]
 8012ebc:	bd70      	pop	{r4, r5, r6, pc}
 8012ebe:	46c0      	nop			@ (mov r8, r8)
 8012ec0:	200072cc 	.word	0x200072cc

08012ec4 <_reclaim_reent>:
 8012ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8012f80 <_reclaim_reent+0xbc>)
 8012ec6:	b570      	push	{r4, r5, r6, lr}
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	0004      	movs	r4, r0
 8012ecc:	4283      	cmp	r3, r0
 8012ece:	d04f      	beq.n	8012f70 <_reclaim_reent+0xac>
 8012ed0:	69c3      	ldr	r3, [r0, #28]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d017      	beq.n	8012f06 <_reclaim_reent+0x42>
 8012ed6:	68db      	ldr	r3, [r3, #12]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d00d      	beq.n	8012ef8 <_reclaim_reent+0x34>
 8012edc:	2500      	movs	r5, #0
 8012ede:	69e3      	ldr	r3, [r4, #28]
 8012ee0:	68db      	ldr	r3, [r3, #12]
 8012ee2:	5959      	ldr	r1, [r3, r5]
 8012ee4:	2900      	cmp	r1, #0
 8012ee6:	d144      	bne.n	8012f72 <_reclaim_reent+0xae>
 8012ee8:	3504      	adds	r5, #4
 8012eea:	2d80      	cmp	r5, #128	@ 0x80
 8012eec:	d1f7      	bne.n	8012ede <_reclaim_reent+0x1a>
 8012eee:	69e3      	ldr	r3, [r4, #28]
 8012ef0:	0020      	movs	r0, r4
 8012ef2:	68d9      	ldr	r1, [r3, #12]
 8012ef4:	f000 ff46 	bl	8013d84 <_free_r>
 8012ef8:	69e3      	ldr	r3, [r4, #28]
 8012efa:	6819      	ldr	r1, [r3, #0]
 8012efc:	2900      	cmp	r1, #0
 8012efe:	d002      	beq.n	8012f06 <_reclaim_reent+0x42>
 8012f00:	0020      	movs	r0, r4
 8012f02:	f000 ff3f 	bl	8013d84 <_free_r>
 8012f06:	6961      	ldr	r1, [r4, #20]
 8012f08:	2900      	cmp	r1, #0
 8012f0a:	d002      	beq.n	8012f12 <_reclaim_reent+0x4e>
 8012f0c:	0020      	movs	r0, r4
 8012f0e:	f000 ff39 	bl	8013d84 <_free_r>
 8012f12:	69e1      	ldr	r1, [r4, #28]
 8012f14:	2900      	cmp	r1, #0
 8012f16:	d002      	beq.n	8012f1e <_reclaim_reent+0x5a>
 8012f18:	0020      	movs	r0, r4
 8012f1a:	f000 ff33 	bl	8013d84 <_free_r>
 8012f1e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012f20:	2900      	cmp	r1, #0
 8012f22:	d002      	beq.n	8012f2a <_reclaim_reent+0x66>
 8012f24:	0020      	movs	r0, r4
 8012f26:	f000 ff2d 	bl	8013d84 <_free_r>
 8012f2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012f2c:	2900      	cmp	r1, #0
 8012f2e:	d002      	beq.n	8012f36 <_reclaim_reent+0x72>
 8012f30:	0020      	movs	r0, r4
 8012f32:	f000 ff27 	bl	8013d84 <_free_r>
 8012f36:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8012f38:	2900      	cmp	r1, #0
 8012f3a:	d002      	beq.n	8012f42 <_reclaim_reent+0x7e>
 8012f3c:	0020      	movs	r0, r4
 8012f3e:	f000 ff21 	bl	8013d84 <_free_r>
 8012f42:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012f44:	2900      	cmp	r1, #0
 8012f46:	d002      	beq.n	8012f4e <_reclaim_reent+0x8a>
 8012f48:	0020      	movs	r0, r4
 8012f4a:	f000 ff1b 	bl	8013d84 <_free_r>
 8012f4e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012f50:	2900      	cmp	r1, #0
 8012f52:	d002      	beq.n	8012f5a <_reclaim_reent+0x96>
 8012f54:	0020      	movs	r0, r4
 8012f56:	f000 ff15 	bl	8013d84 <_free_r>
 8012f5a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012f5c:	2900      	cmp	r1, #0
 8012f5e:	d002      	beq.n	8012f66 <_reclaim_reent+0xa2>
 8012f60:	0020      	movs	r0, r4
 8012f62:	f000 ff0f 	bl	8013d84 <_free_r>
 8012f66:	6a23      	ldr	r3, [r4, #32]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d001      	beq.n	8012f70 <_reclaim_reent+0xac>
 8012f6c:	0020      	movs	r0, r4
 8012f6e:	4798      	blx	r3
 8012f70:	bd70      	pop	{r4, r5, r6, pc}
 8012f72:	680e      	ldr	r6, [r1, #0]
 8012f74:	0020      	movs	r0, r4
 8012f76:	f000 ff05 	bl	8013d84 <_free_r>
 8012f7a:	0031      	movs	r1, r6
 8012f7c:	e7b2      	b.n	8012ee4 <_reclaim_reent+0x20>
 8012f7e:	46c0      	nop			@ (mov r8, r8)
 8012f80:	20000094 	.word	0x20000094

08012f84 <_lseek_r>:
 8012f84:	b570      	push	{r4, r5, r6, lr}
 8012f86:	0004      	movs	r4, r0
 8012f88:	0008      	movs	r0, r1
 8012f8a:	0011      	movs	r1, r2
 8012f8c:	001a      	movs	r2, r3
 8012f8e:	2300      	movs	r3, #0
 8012f90:	4d05      	ldr	r5, [pc, #20]	@ (8012fa8 <_lseek_r+0x24>)
 8012f92:	602b      	str	r3, [r5, #0]
 8012f94:	f7f4 f8db 	bl	800714e <_lseek>
 8012f98:	1c43      	adds	r3, r0, #1
 8012f9a:	d103      	bne.n	8012fa4 <_lseek_r+0x20>
 8012f9c:	682b      	ldr	r3, [r5, #0]
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d000      	beq.n	8012fa4 <_lseek_r+0x20>
 8012fa2:	6023      	str	r3, [r4, #0]
 8012fa4:	bd70      	pop	{r4, r5, r6, pc}
 8012fa6:	46c0      	nop			@ (mov r8, r8)
 8012fa8:	200072cc 	.word	0x200072cc

08012fac <_read_r>:
 8012fac:	b570      	push	{r4, r5, r6, lr}
 8012fae:	0004      	movs	r4, r0
 8012fb0:	0008      	movs	r0, r1
 8012fb2:	0011      	movs	r1, r2
 8012fb4:	001a      	movs	r2, r3
 8012fb6:	2300      	movs	r3, #0
 8012fb8:	4d05      	ldr	r5, [pc, #20]	@ (8012fd0 <_read_r+0x24>)
 8012fba:	602b      	str	r3, [r5, #0]
 8012fbc:	f7f4 f86d 	bl	800709a <_read>
 8012fc0:	1c43      	adds	r3, r0, #1
 8012fc2:	d103      	bne.n	8012fcc <_read_r+0x20>
 8012fc4:	682b      	ldr	r3, [r5, #0]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d000      	beq.n	8012fcc <_read_r+0x20>
 8012fca:	6023      	str	r3, [r4, #0]
 8012fcc:	bd70      	pop	{r4, r5, r6, pc}
 8012fce:	46c0      	nop			@ (mov r8, r8)
 8012fd0:	200072cc 	.word	0x200072cc

08012fd4 <_write_r>:
 8012fd4:	b570      	push	{r4, r5, r6, lr}
 8012fd6:	0004      	movs	r4, r0
 8012fd8:	0008      	movs	r0, r1
 8012fda:	0011      	movs	r1, r2
 8012fdc:	001a      	movs	r2, r3
 8012fde:	2300      	movs	r3, #0
 8012fe0:	4d05      	ldr	r5, [pc, #20]	@ (8012ff8 <_write_r+0x24>)
 8012fe2:	602b      	str	r3, [r5, #0]
 8012fe4:	f7f4 f876 	bl	80070d4 <_write>
 8012fe8:	1c43      	adds	r3, r0, #1
 8012fea:	d103      	bne.n	8012ff4 <_write_r+0x20>
 8012fec:	682b      	ldr	r3, [r5, #0]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d000      	beq.n	8012ff4 <_write_r+0x20>
 8012ff2:	6023      	str	r3, [r4, #0]
 8012ff4:	bd70      	pop	{r4, r5, r6, pc}
 8012ff6:	46c0      	nop			@ (mov r8, r8)
 8012ff8:	200072cc 	.word	0x200072cc

08012ffc <__errno>:
 8012ffc:	4b01      	ldr	r3, [pc, #4]	@ (8013004 <__errno+0x8>)
 8012ffe:	6818      	ldr	r0, [r3, #0]
 8013000:	4770      	bx	lr
 8013002:	46c0      	nop			@ (mov r8, r8)
 8013004:	20000094 	.word	0x20000094

08013008 <__libc_init_array>:
 8013008:	b570      	push	{r4, r5, r6, lr}
 801300a:	2600      	movs	r6, #0
 801300c:	4c0c      	ldr	r4, [pc, #48]	@ (8013040 <__libc_init_array+0x38>)
 801300e:	4d0d      	ldr	r5, [pc, #52]	@ (8013044 <__libc_init_array+0x3c>)
 8013010:	1b64      	subs	r4, r4, r5
 8013012:	10a4      	asrs	r4, r4, #2
 8013014:	42a6      	cmp	r6, r4
 8013016:	d109      	bne.n	801302c <__libc_init_array+0x24>
 8013018:	2600      	movs	r6, #0
 801301a:	f003 fc3f 	bl	801689c <_init>
 801301e:	4c0a      	ldr	r4, [pc, #40]	@ (8013048 <__libc_init_array+0x40>)
 8013020:	4d0a      	ldr	r5, [pc, #40]	@ (801304c <__libc_init_array+0x44>)
 8013022:	1b64      	subs	r4, r4, r5
 8013024:	10a4      	asrs	r4, r4, #2
 8013026:	42a6      	cmp	r6, r4
 8013028:	d105      	bne.n	8013036 <__libc_init_array+0x2e>
 801302a:	bd70      	pop	{r4, r5, r6, pc}
 801302c:	00b3      	lsls	r3, r6, #2
 801302e:	58eb      	ldr	r3, [r5, r3]
 8013030:	4798      	blx	r3
 8013032:	3601      	adds	r6, #1
 8013034:	e7ee      	b.n	8013014 <__libc_init_array+0xc>
 8013036:	00b3      	lsls	r3, r6, #2
 8013038:	58eb      	ldr	r3, [r5, r3]
 801303a:	4798      	blx	r3
 801303c:	3601      	adds	r6, #1
 801303e:	e7f2      	b.n	8013026 <__libc_init_array+0x1e>
 8013040:	08017738 	.word	0x08017738
 8013044:	08017738 	.word	0x08017738
 8013048:	08017740 	.word	0x08017740
 801304c:	08017738 	.word	0x08017738

08013050 <__retarget_lock_init_recursive>:
 8013050:	4770      	bx	lr

08013052 <__retarget_lock_acquire_recursive>:
 8013052:	4770      	bx	lr

08013054 <__retarget_lock_release_recursive>:
 8013054:	4770      	bx	lr

08013056 <memchr>:
 8013056:	b2c9      	uxtb	r1, r1
 8013058:	1882      	adds	r2, r0, r2
 801305a:	4290      	cmp	r0, r2
 801305c:	d101      	bne.n	8013062 <memchr+0xc>
 801305e:	2000      	movs	r0, #0
 8013060:	4770      	bx	lr
 8013062:	7803      	ldrb	r3, [r0, #0]
 8013064:	428b      	cmp	r3, r1
 8013066:	d0fb      	beq.n	8013060 <memchr+0xa>
 8013068:	3001      	adds	r0, #1
 801306a:	e7f6      	b.n	801305a <memchr+0x4>

0801306c <memcpy>:
 801306c:	2300      	movs	r3, #0
 801306e:	b510      	push	{r4, lr}
 8013070:	429a      	cmp	r2, r3
 8013072:	d100      	bne.n	8013076 <memcpy+0xa>
 8013074:	bd10      	pop	{r4, pc}
 8013076:	5ccc      	ldrb	r4, [r1, r3]
 8013078:	54c4      	strb	r4, [r0, r3]
 801307a:	3301      	adds	r3, #1
 801307c:	e7f8      	b.n	8013070 <memcpy+0x4>

0801307e <quorem>:
 801307e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013080:	6902      	ldr	r2, [r0, #16]
 8013082:	690f      	ldr	r7, [r1, #16]
 8013084:	b087      	sub	sp, #28
 8013086:	0006      	movs	r6, r0
 8013088:	000b      	movs	r3, r1
 801308a:	2000      	movs	r0, #0
 801308c:	9102      	str	r1, [sp, #8]
 801308e:	42ba      	cmp	r2, r7
 8013090:	db6d      	blt.n	801316e <quorem+0xf0>
 8013092:	3f01      	subs	r7, #1
 8013094:	00bc      	lsls	r4, r7, #2
 8013096:	3314      	adds	r3, #20
 8013098:	9305      	str	r3, [sp, #20]
 801309a:	191b      	adds	r3, r3, r4
 801309c:	9303      	str	r3, [sp, #12]
 801309e:	0033      	movs	r3, r6
 80130a0:	3314      	adds	r3, #20
 80130a2:	191c      	adds	r4, r3, r4
 80130a4:	9301      	str	r3, [sp, #4]
 80130a6:	6823      	ldr	r3, [r4, #0]
 80130a8:	9304      	str	r3, [sp, #16]
 80130aa:	9b03      	ldr	r3, [sp, #12]
 80130ac:	9804      	ldr	r0, [sp, #16]
 80130ae:	681d      	ldr	r5, [r3, #0]
 80130b0:	3501      	adds	r5, #1
 80130b2:	0029      	movs	r1, r5
 80130b4:	f7ed f844 	bl	8000140 <__udivsi3>
 80130b8:	9b04      	ldr	r3, [sp, #16]
 80130ba:	9000      	str	r0, [sp, #0]
 80130bc:	42ab      	cmp	r3, r5
 80130be:	d32b      	bcc.n	8013118 <quorem+0x9a>
 80130c0:	9b05      	ldr	r3, [sp, #20]
 80130c2:	9d01      	ldr	r5, [sp, #4]
 80130c4:	469c      	mov	ip, r3
 80130c6:	2300      	movs	r3, #0
 80130c8:	9305      	str	r3, [sp, #20]
 80130ca:	9304      	str	r3, [sp, #16]
 80130cc:	4662      	mov	r2, ip
 80130ce:	ca08      	ldmia	r2!, {r3}
 80130d0:	6828      	ldr	r0, [r5, #0]
 80130d2:	4694      	mov	ip, r2
 80130d4:	9a00      	ldr	r2, [sp, #0]
 80130d6:	b299      	uxth	r1, r3
 80130d8:	4351      	muls	r1, r2
 80130da:	9a05      	ldr	r2, [sp, #20]
 80130dc:	0c1b      	lsrs	r3, r3, #16
 80130de:	1889      	adds	r1, r1, r2
 80130e0:	9a00      	ldr	r2, [sp, #0]
 80130e2:	4353      	muls	r3, r2
 80130e4:	0c0a      	lsrs	r2, r1, #16
 80130e6:	189b      	adds	r3, r3, r2
 80130e8:	0c1a      	lsrs	r2, r3, #16
 80130ea:	b289      	uxth	r1, r1
 80130ec:	9205      	str	r2, [sp, #20]
 80130ee:	b282      	uxth	r2, r0
 80130f0:	1a52      	subs	r2, r2, r1
 80130f2:	9904      	ldr	r1, [sp, #16]
 80130f4:	0c00      	lsrs	r0, r0, #16
 80130f6:	1852      	adds	r2, r2, r1
 80130f8:	b29b      	uxth	r3, r3
 80130fa:	1411      	asrs	r1, r2, #16
 80130fc:	1ac3      	subs	r3, r0, r3
 80130fe:	185b      	adds	r3, r3, r1
 8013100:	1419      	asrs	r1, r3, #16
 8013102:	b292      	uxth	r2, r2
 8013104:	041b      	lsls	r3, r3, #16
 8013106:	431a      	orrs	r2, r3
 8013108:	9b03      	ldr	r3, [sp, #12]
 801310a:	9104      	str	r1, [sp, #16]
 801310c:	c504      	stmia	r5!, {r2}
 801310e:	4563      	cmp	r3, ip
 8013110:	d2dc      	bcs.n	80130cc <quorem+0x4e>
 8013112:	6823      	ldr	r3, [r4, #0]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d030      	beq.n	801317a <quorem+0xfc>
 8013118:	0030      	movs	r0, r6
 801311a:	9902      	ldr	r1, [sp, #8]
 801311c:	f001 fa12 	bl	8014544 <__mcmp>
 8013120:	2800      	cmp	r0, #0
 8013122:	db23      	blt.n	801316c <quorem+0xee>
 8013124:	0034      	movs	r4, r6
 8013126:	2500      	movs	r5, #0
 8013128:	9902      	ldr	r1, [sp, #8]
 801312a:	3414      	adds	r4, #20
 801312c:	3114      	adds	r1, #20
 801312e:	6823      	ldr	r3, [r4, #0]
 8013130:	c901      	ldmia	r1!, {r0}
 8013132:	9302      	str	r3, [sp, #8]
 8013134:	466b      	mov	r3, sp
 8013136:	891b      	ldrh	r3, [r3, #8]
 8013138:	b282      	uxth	r2, r0
 801313a:	1a9a      	subs	r2, r3, r2
 801313c:	9b02      	ldr	r3, [sp, #8]
 801313e:	1952      	adds	r2, r2, r5
 8013140:	0c00      	lsrs	r0, r0, #16
 8013142:	0c1b      	lsrs	r3, r3, #16
 8013144:	1a1b      	subs	r3, r3, r0
 8013146:	1410      	asrs	r0, r2, #16
 8013148:	181b      	adds	r3, r3, r0
 801314a:	141d      	asrs	r5, r3, #16
 801314c:	b292      	uxth	r2, r2
 801314e:	041b      	lsls	r3, r3, #16
 8013150:	431a      	orrs	r2, r3
 8013152:	9b03      	ldr	r3, [sp, #12]
 8013154:	c404      	stmia	r4!, {r2}
 8013156:	428b      	cmp	r3, r1
 8013158:	d2e9      	bcs.n	801312e <quorem+0xb0>
 801315a:	9a01      	ldr	r2, [sp, #4]
 801315c:	00bb      	lsls	r3, r7, #2
 801315e:	18d3      	adds	r3, r2, r3
 8013160:	681a      	ldr	r2, [r3, #0]
 8013162:	2a00      	cmp	r2, #0
 8013164:	d013      	beq.n	801318e <quorem+0x110>
 8013166:	9b00      	ldr	r3, [sp, #0]
 8013168:	3301      	adds	r3, #1
 801316a:	9300      	str	r3, [sp, #0]
 801316c:	9800      	ldr	r0, [sp, #0]
 801316e:	b007      	add	sp, #28
 8013170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013172:	6823      	ldr	r3, [r4, #0]
 8013174:	2b00      	cmp	r3, #0
 8013176:	d104      	bne.n	8013182 <quorem+0x104>
 8013178:	3f01      	subs	r7, #1
 801317a:	9b01      	ldr	r3, [sp, #4]
 801317c:	3c04      	subs	r4, #4
 801317e:	42a3      	cmp	r3, r4
 8013180:	d3f7      	bcc.n	8013172 <quorem+0xf4>
 8013182:	6137      	str	r7, [r6, #16]
 8013184:	e7c8      	b.n	8013118 <quorem+0x9a>
 8013186:	681a      	ldr	r2, [r3, #0]
 8013188:	2a00      	cmp	r2, #0
 801318a:	d104      	bne.n	8013196 <quorem+0x118>
 801318c:	3f01      	subs	r7, #1
 801318e:	9a01      	ldr	r2, [sp, #4]
 8013190:	3b04      	subs	r3, #4
 8013192:	429a      	cmp	r2, r3
 8013194:	d3f7      	bcc.n	8013186 <quorem+0x108>
 8013196:	6137      	str	r7, [r6, #16]
 8013198:	e7e5      	b.n	8013166 <quorem+0xe8>
	...

0801319c <_dtoa_r>:
 801319c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801319e:	0014      	movs	r4, r2
 80131a0:	001d      	movs	r5, r3
 80131a2:	69c6      	ldr	r6, [r0, #28]
 80131a4:	b09d      	sub	sp, #116	@ 0x74
 80131a6:	940a      	str	r4, [sp, #40]	@ 0x28
 80131a8:	950b      	str	r5, [sp, #44]	@ 0x2c
 80131aa:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80131ac:	9003      	str	r0, [sp, #12]
 80131ae:	2e00      	cmp	r6, #0
 80131b0:	d10f      	bne.n	80131d2 <_dtoa_r+0x36>
 80131b2:	2010      	movs	r0, #16
 80131b4:	f000 fe30 	bl	8013e18 <malloc>
 80131b8:	9b03      	ldr	r3, [sp, #12]
 80131ba:	1e02      	subs	r2, r0, #0
 80131bc:	61d8      	str	r0, [r3, #28]
 80131be:	d104      	bne.n	80131ca <_dtoa_r+0x2e>
 80131c0:	21ef      	movs	r1, #239	@ 0xef
 80131c2:	4bc7      	ldr	r3, [pc, #796]	@ (80134e0 <_dtoa_r+0x344>)
 80131c4:	48c7      	ldr	r0, [pc, #796]	@ (80134e4 <_dtoa_r+0x348>)
 80131c6:	f002 fc99 	bl	8015afc <__assert_func>
 80131ca:	6046      	str	r6, [r0, #4]
 80131cc:	6086      	str	r6, [r0, #8]
 80131ce:	6006      	str	r6, [r0, #0]
 80131d0:	60c6      	str	r6, [r0, #12]
 80131d2:	9b03      	ldr	r3, [sp, #12]
 80131d4:	69db      	ldr	r3, [r3, #28]
 80131d6:	6819      	ldr	r1, [r3, #0]
 80131d8:	2900      	cmp	r1, #0
 80131da:	d00b      	beq.n	80131f4 <_dtoa_r+0x58>
 80131dc:	685a      	ldr	r2, [r3, #4]
 80131de:	2301      	movs	r3, #1
 80131e0:	4093      	lsls	r3, r2
 80131e2:	604a      	str	r2, [r1, #4]
 80131e4:	608b      	str	r3, [r1, #8]
 80131e6:	9803      	ldr	r0, [sp, #12]
 80131e8:	f000 ff16 	bl	8014018 <_Bfree>
 80131ec:	2200      	movs	r2, #0
 80131ee:	9b03      	ldr	r3, [sp, #12]
 80131f0:	69db      	ldr	r3, [r3, #28]
 80131f2:	601a      	str	r2, [r3, #0]
 80131f4:	2d00      	cmp	r5, #0
 80131f6:	da1e      	bge.n	8013236 <_dtoa_r+0x9a>
 80131f8:	2301      	movs	r3, #1
 80131fa:	603b      	str	r3, [r7, #0]
 80131fc:	006b      	lsls	r3, r5, #1
 80131fe:	085b      	lsrs	r3, r3, #1
 8013200:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013202:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013204:	4bb8      	ldr	r3, [pc, #736]	@ (80134e8 <_dtoa_r+0x34c>)
 8013206:	4ab8      	ldr	r2, [pc, #736]	@ (80134e8 <_dtoa_r+0x34c>)
 8013208:	403b      	ands	r3, r7
 801320a:	4293      	cmp	r3, r2
 801320c:	d116      	bne.n	801323c <_dtoa_r+0xa0>
 801320e:	4bb7      	ldr	r3, [pc, #732]	@ (80134ec <_dtoa_r+0x350>)
 8013210:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8013212:	6013      	str	r3, [r2, #0]
 8013214:	033b      	lsls	r3, r7, #12
 8013216:	0b1b      	lsrs	r3, r3, #12
 8013218:	4323      	orrs	r3, r4
 801321a:	d101      	bne.n	8013220 <_dtoa_r+0x84>
 801321c:	f000 fd83 	bl	8013d26 <_dtoa_r+0xb8a>
 8013220:	4bb3      	ldr	r3, [pc, #716]	@ (80134f0 <_dtoa_r+0x354>)
 8013222:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8013224:	9308      	str	r3, [sp, #32]
 8013226:	2a00      	cmp	r2, #0
 8013228:	d002      	beq.n	8013230 <_dtoa_r+0x94>
 801322a:	4bb2      	ldr	r3, [pc, #712]	@ (80134f4 <_dtoa_r+0x358>)
 801322c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801322e:	6013      	str	r3, [r2, #0]
 8013230:	9808      	ldr	r0, [sp, #32]
 8013232:	b01d      	add	sp, #116	@ 0x74
 8013234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013236:	2300      	movs	r3, #0
 8013238:	603b      	str	r3, [r7, #0]
 801323a:	e7e2      	b.n	8013202 <_dtoa_r+0x66>
 801323c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801323e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013240:	9212      	str	r2, [sp, #72]	@ 0x48
 8013242:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013244:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8013246:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013248:	2200      	movs	r2, #0
 801324a:	2300      	movs	r3, #0
 801324c:	f7ed f8fe 	bl	800044c <__aeabi_dcmpeq>
 8013250:	1e06      	subs	r6, r0, #0
 8013252:	d00b      	beq.n	801326c <_dtoa_r+0xd0>
 8013254:	2301      	movs	r3, #1
 8013256:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8013258:	6013      	str	r3, [r2, #0]
 801325a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801325c:	2b00      	cmp	r3, #0
 801325e:	d002      	beq.n	8013266 <_dtoa_r+0xca>
 8013260:	4ba5      	ldr	r3, [pc, #660]	@ (80134f8 <_dtoa_r+0x35c>)
 8013262:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8013264:	6013      	str	r3, [r2, #0]
 8013266:	4ba5      	ldr	r3, [pc, #660]	@ (80134fc <_dtoa_r+0x360>)
 8013268:	9308      	str	r3, [sp, #32]
 801326a:	e7e1      	b.n	8013230 <_dtoa_r+0x94>
 801326c:	ab1a      	add	r3, sp, #104	@ 0x68
 801326e:	9301      	str	r3, [sp, #4]
 8013270:	ab1b      	add	r3, sp, #108	@ 0x6c
 8013272:	9300      	str	r3, [sp, #0]
 8013274:	9803      	ldr	r0, [sp, #12]
 8013276:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013278:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801327a:	f001 fa85 	bl	8014788 <__d2b>
 801327e:	007a      	lsls	r2, r7, #1
 8013280:	9005      	str	r0, [sp, #20]
 8013282:	0d52      	lsrs	r2, r2, #21
 8013284:	d100      	bne.n	8013288 <_dtoa_r+0xec>
 8013286:	e07b      	b.n	8013380 <_dtoa_r+0x1e4>
 8013288:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801328a:	9618      	str	r6, [sp, #96]	@ 0x60
 801328c:	0319      	lsls	r1, r3, #12
 801328e:	4b9c      	ldr	r3, [pc, #624]	@ (8013500 <_dtoa_r+0x364>)
 8013290:	0b09      	lsrs	r1, r1, #12
 8013292:	430b      	orrs	r3, r1
 8013294:	499b      	ldr	r1, [pc, #620]	@ (8013504 <_dtoa_r+0x368>)
 8013296:	1857      	adds	r7, r2, r1
 8013298:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801329a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801329c:	0019      	movs	r1, r3
 801329e:	2200      	movs	r2, #0
 80132a0:	4b99      	ldr	r3, [pc, #612]	@ (8013508 <_dtoa_r+0x36c>)
 80132a2:	f7ef fc33 	bl	8002b0c <__aeabi_dsub>
 80132a6:	4a99      	ldr	r2, [pc, #612]	@ (801350c <_dtoa_r+0x370>)
 80132a8:	4b99      	ldr	r3, [pc, #612]	@ (8013510 <_dtoa_r+0x374>)
 80132aa:	f7ef f967 	bl	800257c <__aeabi_dmul>
 80132ae:	4a99      	ldr	r2, [pc, #612]	@ (8013514 <_dtoa_r+0x378>)
 80132b0:	4b99      	ldr	r3, [pc, #612]	@ (8013518 <_dtoa_r+0x37c>)
 80132b2:	f7ee f9bb 	bl	800162c <__aeabi_dadd>
 80132b6:	0004      	movs	r4, r0
 80132b8:	0038      	movs	r0, r7
 80132ba:	000d      	movs	r5, r1
 80132bc:	f7f0 f820 	bl	8003300 <__aeabi_i2d>
 80132c0:	4a96      	ldr	r2, [pc, #600]	@ (801351c <_dtoa_r+0x380>)
 80132c2:	4b97      	ldr	r3, [pc, #604]	@ (8013520 <_dtoa_r+0x384>)
 80132c4:	f7ef f95a 	bl	800257c <__aeabi_dmul>
 80132c8:	0002      	movs	r2, r0
 80132ca:	000b      	movs	r3, r1
 80132cc:	0020      	movs	r0, r4
 80132ce:	0029      	movs	r1, r5
 80132d0:	f7ee f9ac 	bl	800162c <__aeabi_dadd>
 80132d4:	0004      	movs	r4, r0
 80132d6:	000d      	movs	r5, r1
 80132d8:	f7ef ffd6 	bl	8003288 <__aeabi_d2iz>
 80132dc:	2200      	movs	r2, #0
 80132de:	9004      	str	r0, [sp, #16]
 80132e0:	2300      	movs	r3, #0
 80132e2:	0020      	movs	r0, r4
 80132e4:	0029      	movs	r1, r5
 80132e6:	f7ed f8b7 	bl	8000458 <__aeabi_dcmplt>
 80132ea:	2800      	cmp	r0, #0
 80132ec:	d00b      	beq.n	8013306 <_dtoa_r+0x16a>
 80132ee:	9804      	ldr	r0, [sp, #16]
 80132f0:	f7f0 f806 	bl	8003300 <__aeabi_i2d>
 80132f4:	002b      	movs	r3, r5
 80132f6:	0022      	movs	r2, r4
 80132f8:	f7ed f8a8 	bl	800044c <__aeabi_dcmpeq>
 80132fc:	4243      	negs	r3, r0
 80132fe:	4158      	adcs	r0, r3
 8013300:	9b04      	ldr	r3, [sp, #16]
 8013302:	1a1b      	subs	r3, r3, r0
 8013304:	9304      	str	r3, [sp, #16]
 8013306:	2301      	movs	r3, #1
 8013308:	9315      	str	r3, [sp, #84]	@ 0x54
 801330a:	9b04      	ldr	r3, [sp, #16]
 801330c:	2b16      	cmp	r3, #22
 801330e:	d810      	bhi.n	8013332 <_dtoa_r+0x196>
 8013310:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8013312:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013314:	9a04      	ldr	r2, [sp, #16]
 8013316:	4b83      	ldr	r3, [pc, #524]	@ (8013524 <_dtoa_r+0x388>)
 8013318:	00d2      	lsls	r2, r2, #3
 801331a:	189b      	adds	r3, r3, r2
 801331c:	681a      	ldr	r2, [r3, #0]
 801331e:	685b      	ldr	r3, [r3, #4]
 8013320:	f7ed f89a 	bl	8000458 <__aeabi_dcmplt>
 8013324:	2800      	cmp	r0, #0
 8013326:	d047      	beq.n	80133b8 <_dtoa_r+0x21c>
 8013328:	9b04      	ldr	r3, [sp, #16]
 801332a:	3b01      	subs	r3, #1
 801332c:	9304      	str	r3, [sp, #16]
 801332e:	2300      	movs	r3, #0
 8013330:	9315      	str	r3, [sp, #84]	@ 0x54
 8013332:	2200      	movs	r2, #0
 8013334:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8013336:	9206      	str	r2, [sp, #24]
 8013338:	1bdb      	subs	r3, r3, r7
 801333a:	1e5a      	subs	r2, r3, #1
 801333c:	d53e      	bpl.n	80133bc <_dtoa_r+0x220>
 801333e:	2201      	movs	r2, #1
 8013340:	1ad3      	subs	r3, r2, r3
 8013342:	9306      	str	r3, [sp, #24]
 8013344:	2300      	movs	r3, #0
 8013346:	930d      	str	r3, [sp, #52]	@ 0x34
 8013348:	9b04      	ldr	r3, [sp, #16]
 801334a:	2b00      	cmp	r3, #0
 801334c:	db38      	blt.n	80133c0 <_dtoa_r+0x224>
 801334e:	9a04      	ldr	r2, [sp, #16]
 8013350:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013352:	4694      	mov	ip, r2
 8013354:	4463      	add	r3, ip
 8013356:	930d      	str	r3, [sp, #52]	@ 0x34
 8013358:	2300      	movs	r3, #0
 801335a:	9214      	str	r2, [sp, #80]	@ 0x50
 801335c:	930f      	str	r3, [sp, #60]	@ 0x3c
 801335e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013360:	2401      	movs	r4, #1
 8013362:	2b09      	cmp	r3, #9
 8013364:	d867      	bhi.n	8013436 <_dtoa_r+0x29a>
 8013366:	2b05      	cmp	r3, #5
 8013368:	dd02      	ble.n	8013370 <_dtoa_r+0x1d4>
 801336a:	2400      	movs	r4, #0
 801336c:	3b04      	subs	r3, #4
 801336e:	9322      	str	r3, [sp, #136]	@ 0x88
 8013370:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013372:	1e98      	subs	r0, r3, #2
 8013374:	2803      	cmp	r0, #3
 8013376:	d867      	bhi.n	8013448 <_dtoa_r+0x2ac>
 8013378:	f7ec fece 	bl	8000118 <__gnu_thumb1_case_uqi>
 801337c:	5b383a2b 	.word	0x5b383a2b
 8013380:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013382:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8013384:	18f6      	adds	r6, r6, r3
 8013386:	4b68      	ldr	r3, [pc, #416]	@ (8013528 <_dtoa_r+0x38c>)
 8013388:	18f2      	adds	r2, r6, r3
 801338a:	2a20      	cmp	r2, #32
 801338c:	dd0f      	ble.n	80133ae <_dtoa_r+0x212>
 801338e:	2340      	movs	r3, #64	@ 0x40
 8013390:	1a9b      	subs	r3, r3, r2
 8013392:	409f      	lsls	r7, r3
 8013394:	4b65      	ldr	r3, [pc, #404]	@ (801352c <_dtoa_r+0x390>)
 8013396:	0038      	movs	r0, r7
 8013398:	18f3      	adds	r3, r6, r3
 801339a:	40dc      	lsrs	r4, r3
 801339c:	4320      	orrs	r0, r4
 801339e:	f7ef ffdd 	bl	800335c <__aeabi_ui2d>
 80133a2:	2201      	movs	r2, #1
 80133a4:	4b62      	ldr	r3, [pc, #392]	@ (8013530 <_dtoa_r+0x394>)
 80133a6:	1e77      	subs	r7, r6, #1
 80133a8:	18cb      	adds	r3, r1, r3
 80133aa:	9218      	str	r2, [sp, #96]	@ 0x60
 80133ac:	e776      	b.n	801329c <_dtoa_r+0x100>
 80133ae:	2320      	movs	r3, #32
 80133b0:	0020      	movs	r0, r4
 80133b2:	1a9b      	subs	r3, r3, r2
 80133b4:	4098      	lsls	r0, r3
 80133b6:	e7f2      	b.n	801339e <_dtoa_r+0x202>
 80133b8:	9015      	str	r0, [sp, #84]	@ 0x54
 80133ba:	e7ba      	b.n	8013332 <_dtoa_r+0x196>
 80133bc:	920d      	str	r2, [sp, #52]	@ 0x34
 80133be:	e7c3      	b.n	8013348 <_dtoa_r+0x1ac>
 80133c0:	9b06      	ldr	r3, [sp, #24]
 80133c2:	9a04      	ldr	r2, [sp, #16]
 80133c4:	1a9b      	subs	r3, r3, r2
 80133c6:	9306      	str	r3, [sp, #24]
 80133c8:	4253      	negs	r3, r2
 80133ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80133cc:	2300      	movs	r3, #0
 80133ce:	9314      	str	r3, [sp, #80]	@ 0x50
 80133d0:	e7c5      	b.n	801335e <_dtoa_r+0x1c2>
 80133d2:	2300      	movs	r3, #0
 80133d4:	9310      	str	r3, [sp, #64]	@ 0x40
 80133d6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80133d8:	930e      	str	r3, [sp, #56]	@ 0x38
 80133da:	9309      	str	r3, [sp, #36]	@ 0x24
 80133dc:	2b00      	cmp	r3, #0
 80133de:	dc13      	bgt.n	8013408 <_dtoa_r+0x26c>
 80133e0:	2301      	movs	r3, #1
 80133e2:	001a      	movs	r2, r3
 80133e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80133e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80133e8:	9223      	str	r2, [sp, #140]	@ 0x8c
 80133ea:	e00d      	b.n	8013408 <_dtoa_r+0x26c>
 80133ec:	2301      	movs	r3, #1
 80133ee:	e7f1      	b.n	80133d4 <_dtoa_r+0x238>
 80133f0:	2300      	movs	r3, #0
 80133f2:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80133f4:	9310      	str	r3, [sp, #64]	@ 0x40
 80133f6:	4694      	mov	ip, r2
 80133f8:	9b04      	ldr	r3, [sp, #16]
 80133fa:	4463      	add	r3, ip
 80133fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80133fe:	3301      	adds	r3, #1
 8013400:	9309      	str	r3, [sp, #36]	@ 0x24
 8013402:	2b00      	cmp	r3, #0
 8013404:	dc00      	bgt.n	8013408 <_dtoa_r+0x26c>
 8013406:	2301      	movs	r3, #1
 8013408:	9a03      	ldr	r2, [sp, #12]
 801340a:	2100      	movs	r1, #0
 801340c:	69d0      	ldr	r0, [r2, #28]
 801340e:	2204      	movs	r2, #4
 8013410:	0015      	movs	r5, r2
 8013412:	3514      	adds	r5, #20
 8013414:	429d      	cmp	r5, r3
 8013416:	d91b      	bls.n	8013450 <_dtoa_r+0x2b4>
 8013418:	6041      	str	r1, [r0, #4]
 801341a:	9803      	ldr	r0, [sp, #12]
 801341c:	f000 fdb8 	bl	8013f90 <_Balloc>
 8013420:	9008      	str	r0, [sp, #32]
 8013422:	2800      	cmp	r0, #0
 8013424:	d117      	bne.n	8013456 <_dtoa_r+0x2ba>
 8013426:	21b0      	movs	r1, #176	@ 0xb0
 8013428:	4b42      	ldr	r3, [pc, #264]	@ (8013534 <_dtoa_r+0x398>)
 801342a:	482e      	ldr	r0, [pc, #184]	@ (80134e4 <_dtoa_r+0x348>)
 801342c:	9a08      	ldr	r2, [sp, #32]
 801342e:	31ff      	adds	r1, #255	@ 0xff
 8013430:	e6c9      	b.n	80131c6 <_dtoa_r+0x2a>
 8013432:	2301      	movs	r3, #1
 8013434:	e7dd      	b.n	80133f2 <_dtoa_r+0x256>
 8013436:	2300      	movs	r3, #0
 8013438:	9410      	str	r4, [sp, #64]	@ 0x40
 801343a:	9322      	str	r3, [sp, #136]	@ 0x88
 801343c:	3b01      	subs	r3, #1
 801343e:	930e      	str	r3, [sp, #56]	@ 0x38
 8013440:	9309      	str	r3, [sp, #36]	@ 0x24
 8013442:	2200      	movs	r2, #0
 8013444:	3313      	adds	r3, #19
 8013446:	e7cf      	b.n	80133e8 <_dtoa_r+0x24c>
 8013448:	2301      	movs	r3, #1
 801344a:	9310      	str	r3, [sp, #64]	@ 0x40
 801344c:	3b02      	subs	r3, #2
 801344e:	e7f6      	b.n	801343e <_dtoa_r+0x2a2>
 8013450:	3101      	adds	r1, #1
 8013452:	0052      	lsls	r2, r2, #1
 8013454:	e7dc      	b.n	8013410 <_dtoa_r+0x274>
 8013456:	9b03      	ldr	r3, [sp, #12]
 8013458:	9a08      	ldr	r2, [sp, #32]
 801345a:	69db      	ldr	r3, [r3, #28]
 801345c:	601a      	str	r2, [r3, #0]
 801345e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013460:	2b0e      	cmp	r3, #14
 8013462:	d900      	bls.n	8013466 <_dtoa_r+0x2ca>
 8013464:	e0d9      	b.n	801361a <_dtoa_r+0x47e>
 8013466:	2c00      	cmp	r4, #0
 8013468:	d100      	bne.n	801346c <_dtoa_r+0x2d0>
 801346a:	e0d6      	b.n	801361a <_dtoa_r+0x47e>
 801346c:	9b04      	ldr	r3, [sp, #16]
 801346e:	2b00      	cmp	r3, #0
 8013470:	dd64      	ble.n	801353c <_dtoa_r+0x3a0>
 8013472:	210f      	movs	r1, #15
 8013474:	9a04      	ldr	r2, [sp, #16]
 8013476:	4b2b      	ldr	r3, [pc, #172]	@ (8013524 <_dtoa_r+0x388>)
 8013478:	400a      	ands	r2, r1
 801347a:	00d2      	lsls	r2, r2, #3
 801347c:	189b      	adds	r3, r3, r2
 801347e:	681e      	ldr	r6, [r3, #0]
 8013480:	685f      	ldr	r7, [r3, #4]
 8013482:	9b04      	ldr	r3, [sp, #16]
 8013484:	2402      	movs	r4, #2
 8013486:	111d      	asrs	r5, r3, #4
 8013488:	05db      	lsls	r3, r3, #23
 801348a:	d50a      	bpl.n	80134a2 <_dtoa_r+0x306>
 801348c:	4b2a      	ldr	r3, [pc, #168]	@ (8013538 <_dtoa_r+0x39c>)
 801348e:	400d      	ands	r5, r1
 8013490:	6a1a      	ldr	r2, [r3, #32]
 8013492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013494:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8013496:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013498:	f7ee fc2c 	bl	8001cf4 <__aeabi_ddiv>
 801349c:	900a      	str	r0, [sp, #40]	@ 0x28
 801349e:	910b      	str	r1, [sp, #44]	@ 0x2c
 80134a0:	3401      	adds	r4, #1
 80134a2:	4b25      	ldr	r3, [pc, #148]	@ (8013538 <_dtoa_r+0x39c>)
 80134a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80134a6:	2d00      	cmp	r5, #0
 80134a8:	d108      	bne.n	80134bc <_dtoa_r+0x320>
 80134aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80134ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80134ae:	0032      	movs	r2, r6
 80134b0:	003b      	movs	r3, r7
 80134b2:	f7ee fc1f 	bl	8001cf4 <__aeabi_ddiv>
 80134b6:	900a      	str	r0, [sp, #40]	@ 0x28
 80134b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80134ba:	e05a      	b.n	8013572 <_dtoa_r+0x3d6>
 80134bc:	2301      	movs	r3, #1
 80134be:	421d      	tst	r5, r3
 80134c0:	d009      	beq.n	80134d6 <_dtoa_r+0x33a>
 80134c2:	18e4      	adds	r4, r4, r3
 80134c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80134c6:	0030      	movs	r0, r6
 80134c8:	681a      	ldr	r2, [r3, #0]
 80134ca:	685b      	ldr	r3, [r3, #4]
 80134cc:	0039      	movs	r1, r7
 80134ce:	f7ef f855 	bl	800257c <__aeabi_dmul>
 80134d2:	0006      	movs	r6, r0
 80134d4:	000f      	movs	r7, r1
 80134d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80134d8:	106d      	asrs	r5, r5, #1
 80134da:	3308      	adds	r3, #8
 80134dc:	e7e2      	b.n	80134a4 <_dtoa_r+0x308>
 80134de:	46c0      	nop			@ (mov r8, r8)
 80134e0:	08017346 	.word	0x08017346
 80134e4:	0801735d 	.word	0x0801735d
 80134e8:	7ff00000 	.word	0x7ff00000
 80134ec:	0000270f 	.word	0x0000270f
 80134f0:	08017342 	.word	0x08017342
 80134f4:	08017345 	.word	0x08017345
 80134f8:	08017311 	.word	0x08017311
 80134fc:	08017310 	.word	0x08017310
 8013500:	3ff00000 	.word	0x3ff00000
 8013504:	fffffc01 	.word	0xfffffc01
 8013508:	3ff80000 	.word	0x3ff80000
 801350c:	636f4361 	.word	0x636f4361
 8013510:	3fd287a7 	.word	0x3fd287a7
 8013514:	8b60c8b3 	.word	0x8b60c8b3
 8013518:	3fc68a28 	.word	0x3fc68a28
 801351c:	509f79fb 	.word	0x509f79fb
 8013520:	3fd34413 	.word	0x3fd34413
 8013524:	08017458 	.word	0x08017458
 8013528:	00000432 	.word	0x00000432
 801352c:	00000412 	.word	0x00000412
 8013530:	fe100000 	.word	0xfe100000
 8013534:	080173b5 	.word	0x080173b5
 8013538:	08017430 	.word	0x08017430
 801353c:	9b04      	ldr	r3, [sp, #16]
 801353e:	2402      	movs	r4, #2
 8013540:	2b00      	cmp	r3, #0
 8013542:	d016      	beq.n	8013572 <_dtoa_r+0x3d6>
 8013544:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8013546:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013548:	220f      	movs	r2, #15
 801354a:	425d      	negs	r5, r3
 801354c:	402a      	ands	r2, r5
 801354e:	4bd7      	ldr	r3, [pc, #860]	@ (80138ac <_dtoa_r+0x710>)
 8013550:	00d2      	lsls	r2, r2, #3
 8013552:	189b      	adds	r3, r3, r2
 8013554:	681a      	ldr	r2, [r3, #0]
 8013556:	685b      	ldr	r3, [r3, #4]
 8013558:	f7ef f810 	bl	800257c <__aeabi_dmul>
 801355c:	2701      	movs	r7, #1
 801355e:	2300      	movs	r3, #0
 8013560:	900a      	str	r0, [sp, #40]	@ 0x28
 8013562:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013564:	4ed2      	ldr	r6, [pc, #840]	@ (80138b0 <_dtoa_r+0x714>)
 8013566:	112d      	asrs	r5, r5, #4
 8013568:	2d00      	cmp	r5, #0
 801356a:	d000      	beq.n	801356e <_dtoa_r+0x3d2>
 801356c:	e0ba      	b.n	80136e4 <_dtoa_r+0x548>
 801356e:	2b00      	cmp	r3, #0
 8013570:	d1a1      	bne.n	80134b6 <_dtoa_r+0x31a>
 8013572:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013574:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013576:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013578:	2b00      	cmp	r3, #0
 801357a:	d100      	bne.n	801357e <_dtoa_r+0x3e2>
 801357c:	e0bd      	b.n	80136fa <_dtoa_r+0x55e>
 801357e:	2200      	movs	r2, #0
 8013580:	0030      	movs	r0, r6
 8013582:	0039      	movs	r1, r7
 8013584:	4bcb      	ldr	r3, [pc, #812]	@ (80138b4 <_dtoa_r+0x718>)
 8013586:	f7ec ff67 	bl	8000458 <__aeabi_dcmplt>
 801358a:	2800      	cmp	r0, #0
 801358c:	d100      	bne.n	8013590 <_dtoa_r+0x3f4>
 801358e:	e0b4      	b.n	80136fa <_dtoa_r+0x55e>
 8013590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013592:	2b00      	cmp	r3, #0
 8013594:	d100      	bne.n	8013598 <_dtoa_r+0x3fc>
 8013596:	e0b0      	b.n	80136fa <_dtoa_r+0x55e>
 8013598:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801359a:	2b00      	cmp	r3, #0
 801359c:	dd39      	ble.n	8013612 <_dtoa_r+0x476>
 801359e:	9b04      	ldr	r3, [sp, #16]
 80135a0:	2200      	movs	r2, #0
 80135a2:	3b01      	subs	r3, #1
 80135a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80135a6:	0030      	movs	r0, r6
 80135a8:	4bc3      	ldr	r3, [pc, #780]	@ (80138b8 <_dtoa_r+0x71c>)
 80135aa:	0039      	movs	r1, r7
 80135ac:	f7ee ffe6 	bl	800257c <__aeabi_dmul>
 80135b0:	900a      	str	r0, [sp, #40]	@ 0x28
 80135b2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80135b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80135b6:	3401      	adds	r4, #1
 80135b8:	0020      	movs	r0, r4
 80135ba:	9311      	str	r3, [sp, #68]	@ 0x44
 80135bc:	f7ef fea0 	bl	8003300 <__aeabi_i2d>
 80135c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80135c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80135c4:	f7ee ffda 	bl	800257c <__aeabi_dmul>
 80135c8:	4bbc      	ldr	r3, [pc, #752]	@ (80138bc <_dtoa_r+0x720>)
 80135ca:	2200      	movs	r2, #0
 80135cc:	f7ee f82e 	bl	800162c <__aeabi_dadd>
 80135d0:	4bbb      	ldr	r3, [pc, #748]	@ (80138c0 <_dtoa_r+0x724>)
 80135d2:	0006      	movs	r6, r0
 80135d4:	18cf      	adds	r7, r1, r3
 80135d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d000      	beq.n	80135de <_dtoa_r+0x442>
 80135dc:	e091      	b.n	8013702 <_dtoa_r+0x566>
 80135de:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80135e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80135e2:	2200      	movs	r2, #0
 80135e4:	4bb7      	ldr	r3, [pc, #732]	@ (80138c4 <_dtoa_r+0x728>)
 80135e6:	f7ef fa91 	bl	8002b0c <__aeabi_dsub>
 80135ea:	0032      	movs	r2, r6
 80135ec:	003b      	movs	r3, r7
 80135ee:	0004      	movs	r4, r0
 80135f0:	000d      	movs	r5, r1
 80135f2:	f7ec ff45 	bl	8000480 <__aeabi_dcmpgt>
 80135f6:	2800      	cmp	r0, #0
 80135f8:	d000      	beq.n	80135fc <_dtoa_r+0x460>
 80135fa:	e29d      	b.n	8013b38 <_dtoa_r+0x99c>
 80135fc:	2180      	movs	r1, #128	@ 0x80
 80135fe:	0609      	lsls	r1, r1, #24
 8013600:	187b      	adds	r3, r7, r1
 8013602:	0032      	movs	r2, r6
 8013604:	0020      	movs	r0, r4
 8013606:	0029      	movs	r1, r5
 8013608:	f7ec ff26 	bl	8000458 <__aeabi_dcmplt>
 801360c:	2800      	cmp	r0, #0
 801360e:	d000      	beq.n	8013612 <_dtoa_r+0x476>
 8013610:	e130      	b.n	8013874 <_dtoa_r+0x6d8>
 8013612:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013614:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8013616:	930a      	str	r3, [sp, #40]	@ 0x28
 8013618:	940b      	str	r4, [sp, #44]	@ 0x2c
 801361a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801361c:	2b00      	cmp	r3, #0
 801361e:	da00      	bge.n	8013622 <_dtoa_r+0x486>
 8013620:	e177      	b.n	8013912 <_dtoa_r+0x776>
 8013622:	9a04      	ldr	r2, [sp, #16]
 8013624:	2a0e      	cmp	r2, #14
 8013626:	dd00      	ble.n	801362a <_dtoa_r+0x48e>
 8013628:	e173      	b.n	8013912 <_dtoa_r+0x776>
 801362a:	4ba0      	ldr	r3, [pc, #640]	@ (80138ac <_dtoa_r+0x710>)
 801362c:	00d2      	lsls	r2, r2, #3
 801362e:	189b      	adds	r3, r3, r2
 8013630:	685c      	ldr	r4, [r3, #4]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	9306      	str	r3, [sp, #24]
 8013636:	9407      	str	r4, [sp, #28]
 8013638:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801363a:	2b00      	cmp	r3, #0
 801363c:	da03      	bge.n	8013646 <_dtoa_r+0x4aa>
 801363e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013640:	2b00      	cmp	r3, #0
 8013642:	dc00      	bgt.n	8013646 <_dtoa_r+0x4aa>
 8013644:	e106      	b.n	8013854 <_dtoa_r+0x6b8>
 8013646:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013648:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801364a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801364c:	9d08      	ldr	r5, [sp, #32]
 801364e:	3b01      	subs	r3, #1
 8013650:	195b      	adds	r3, r3, r5
 8013652:	930a      	str	r3, [sp, #40]	@ 0x28
 8013654:	9a06      	ldr	r2, [sp, #24]
 8013656:	9b07      	ldr	r3, [sp, #28]
 8013658:	0030      	movs	r0, r6
 801365a:	0039      	movs	r1, r7
 801365c:	f7ee fb4a 	bl	8001cf4 <__aeabi_ddiv>
 8013660:	f7ef fe12 	bl	8003288 <__aeabi_d2iz>
 8013664:	9009      	str	r0, [sp, #36]	@ 0x24
 8013666:	f7ef fe4b 	bl	8003300 <__aeabi_i2d>
 801366a:	9a06      	ldr	r2, [sp, #24]
 801366c:	9b07      	ldr	r3, [sp, #28]
 801366e:	f7ee ff85 	bl	800257c <__aeabi_dmul>
 8013672:	0002      	movs	r2, r0
 8013674:	000b      	movs	r3, r1
 8013676:	0030      	movs	r0, r6
 8013678:	0039      	movs	r1, r7
 801367a:	f7ef fa47 	bl	8002b0c <__aeabi_dsub>
 801367e:	002b      	movs	r3, r5
 8013680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013682:	3501      	adds	r5, #1
 8013684:	3230      	adds	r2, #48	@ 0x30
 8013686:	701a      	strb	r2, [r3, #0]
 8013688:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801368a:	002c      	movs	r4, r5
 801368c:	429a      	cmp	r2, r3
 801368e:	d000      	beq.n	8013692 <_dtoa_r+0x4f6>
 8013690:	e131      	b.n	80138f6 <_dtoa_r+0x75a>
 8013692:	0002      	movs	r2, r0
 8013694:	000b      	movs	r3, r1
 8013696:	f7ed ffc9 	bl	800162c <__aeabi_dadd>
 801369a:	9a06      	ldr	r2, [sp, #24]
 801369c:	9b07      	ldr	r3, [sp, #28]
 801369e:	0006      	movs	r6, r0
 80136a0:	000f      	movs	r7, r1
 80136a2:	f7ec feed 	bl	8000480 <__aeabi_dcmpgt>
 80136a6:	2800      	cmp	r0, #0
 80136a8:	d000      	beq.n	80136ac <_dtoa_r+0x510>
 80136aa:	e10f      	b.n	80138cc <_dtoa_r+0x730>
 80136ac:	9a06      	ldr	r2, [sp, #24]
 80136ae:	9b07      	ldr	r3, [sp, #28]
 80136b0:	0030      	movs	r0, r6
 80136b2:	0039      	movs	r1, r7
 80136b4:	f7ec feca 	bl	800044c <__aeabi_dcmpeq>
 80136b8:	2800      	cmp	r0, #0
 80136ba:	d003      	beq.n	80136c4 <_dtoa_r+0x528>
 80136bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136be:	07dd      	lsls	r5, r3, #31
 80136c0:	d500      	bpl.n	80136c4 <_dtoa_r+0x528>
 80136c2:	e103      	b.n	80138cc <_dtoa_r+0x730>
 80136c4:	9905      	ldr	r1, [sp, #20]
 80136c6:	9803      	ldr	r0, [sp, #12]
 80136c8:	f000 fca6 	bl	8014018 <_Bfree>
 80136cc:	2300      	movs	r3, #0
 80136ce:	7023      	strb	r3, [r4, #0]
 80136d0:	9b04      	ldr	r3, [sp, #16]
 80136d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80136d4:	3301      	adds	r3, #1
 80136d6:	6013      	str	r3, [r2, #0]
 80136d8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d100      	bne.n	80136e0 <_dtoa_r+0x544>
 80136de:	e5a7      	b.n	8013230 <_dtoa_r+0x94>
 80136e0:	601c      	str	r4, [r3, #0]
 80136e2:	e5a5      	b.n	8013230 <_dtoa_r+0x94>
 80136e4:	423d      	tst	r5, r7
 80136e6:	d005      	beq.n	80136f4 <_dtoa_r+0x558>
 80136e8:	6832      	ldr	r2, [r6, #0]
 80136ea:	6873      	ldr	r3, [r6, #4]
 80136ec:	f7ee ff46 	bl	800257c <__aeabi_dmul>
 80136f0:	003b      	movs	r3, r7
 80136f2:	3401      	adds	r4, #1
 80136f4:	106d      	asrs	r5, r5, #1
 80136f6:	3608      	adds	r6, #8
 80136f8:	e736      	b.n	8013568 <_dtoa_r+0x3cc>
 80136fa:	9b04      	ldr	r3, [sp, #16]
 80136fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80136fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013700:	e75a      	b.n	80135b8 <_dtoa_r+0x41c>
 8013702:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013704:	4b69      	ldr	r3, [pc, #420]	@ (80138ac <_dtoa_r+0x710>)
 8013706:	3a01      	subs	r2, #1
 8013708:	00d2      	lsls	r2, r2, #3
 801370a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801370c:	189b      	adds	r3, r3, r2
 801370e:	681a      	ldr	r2, [r3, #0]
 8013710:	685b      	ldr	r3, [r3, #4]
 8013712:	2900      	cmp	r1, #0
 8013714:	d04c      	beq.n	80137b0 <_dtoa_r+0x614>
 8013716:	2000      	movs	r0, #0
 8013718:	496b      	ldr	r1, [pc, #428]	@ (80138c8 <_dtoa_r+0x72c>)
 801371a:	f7ee faeb 	bl	8001cf4 <__aeabi_ddiv>
 801371e:	0032      	movs	r2, r6
 8013720:	003b      	movs	r3, r7
 8013722:	f7ef f9f3 	bl	8002b0c <__aeabi_dsub>
 8013726:	9a08      	ldr	r2, [sp, #32]
 8013728:	0006      	movs	r6, r0
 801372a:	4694      	mov	ip, r2
 801372c:	000f      	movs	r7, r1
 801372e:	9b08      	ldr	r3, [sp, #32]
 8013730:	9316      	str	r3, [sp, #88]	@ 0x58
 8013732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013734:	4463      	add	r3, ip
 8013736:	9311      	str	r3, [sp, #68]	@ 0x44
 8013738:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801373a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801373c:	f7ef fda4 	bl	8003288 <__aeabi_d2iz>
 8013740:	0005      	movs	r5, r0
 8013742:	f7ef fddd 	bl	8003300 <__aeabi_i2d>
 8013746:	0002      	movs	r2, r0
 8013748:	000b      	movs	r3, r1
 801374a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801374c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801374e:	f7ef f9dd 	bl	8002b0c <__aeabi_dsub>
 8013752:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013754:	3530      	adds	r5, #48	@ 0x30
 8013756:	1c5c      	adds	r4, r3, #1
 8013758:	701d      	strb	r5, [r3, #0]
 801375a:	0032      	movs	r2, r6
 801375c:	003b      	movs	r3, r7
 801375e:	900a      	str	r0, [sp, #40]	@ 0x28
 8013760:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013762:	f7ec fe79 	bl	8000458 <__aeabi_dcmplt>
 8013766:	2800      	cmp	r0, #0
 8013768:	d16a      	bne.n	8013840 <_dtoa_r+0x6a4>
 801376a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801376c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801376e:	2000      	movs	r0, #0
 8013770:	4950      	ldr	r1, [pc, #320]	@ (80138b4 <_dtoa_r+0x718>)
 8013772:	f7ef f9cb 	bl	8002b0c <__aeabi_dsub>
 8013776:	0032      	movs	r2, r6
 8013778:	003b      	movs	r3, r7
 801377a:	f7ec fe6d 	bl	8000458 <__aeabi_dcmplt>
 801377e:	2800      	cmp	r0, #0
 8013780:	d000      	beq.n	8013784 <_dtoa_r+0x5e8>
 8013782:	e0a5      	b.n	80138d0 <_dtoa_r+0x734>
 8013784:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013786:	42a3      	cmp	r3, r4
 8013788:	d100      	bne.n	801378c <_dtoa_r+0x5f0>
 801378a:	e742      	b.n	8013612 <_dtoa_r+0x476>
 801378c:	2200      	movs	r2, #0
 801378e:	0030      	movs	r0, r6
 8013790:	0039      	movs	r1, r7
 8013792:	4b49      	ldr	r3, [pc, #292]	@ (80138b8 <_dtoa_r+0x71c>)
 8013794:	f7ee fef2 	bl	800257c <__aeabi_dmul>
 8013798:	2200      	movs	r2, #0
 801379a:	0006      	movs	r6, r0
 801379c:	000f      	movs	r7, r1
 801379e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80137a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80137a2:	4b45      	ldr	r3, [pc, #276]	@ (80138b8 <_dtoa_r+0x71c>)
 80137a4:	f7ee feea 	bl	800257c <__aeabi_dmul>
 80137a8:	9416      	str	r4, [sp, #88]	@ 0x58
 80137aa:	900a      	str	r0, [sp, #40]	@ 0x28
 80137ac:	910b      	str	r1, [sp, #44]	@ 0x2c
 80137ae:	e7c3      	b.n	8013738 <_dtoa_r+0x59c>
 80137b0:	0030      	movs	r0, r6
 80137b2:	0039      	movs	r1, r7
 80137b4:	f7ee fee2 	bl	800257c <__aeabi_dmul>
 80137b8:	9d08      	ldr	r5, [sp, #32]
 80137ba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80137bc:	002b      	movs	r3, r5
 80137be:	4694      	mov	ip, r2
 80137c0:	9016      	str	r0, [sp, #88]	@ 0x58
 80137c2:	9117      	str	r1, [sp, #92]	@ 0x5c
 80137c4:	4463      	add	r3, ip
 80137c6:	9319      	str	r3, [sp, #100]	@ 0x64
 80137c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80137ca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80137cc:	f7ef fd5c 	bl	8003288 <__aeabi_d2iz>
 80137d0:	0004      	movs	r4, r0
 80137d2:	f7ef fd95 	bl	8003300 <__aeabi_i2d>
 80137d6:	000b      	movs	r3, r1
 80137d8:	0002      	movs	r2, r0
 80137da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80137dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80137de:	f7ef f995 	bl	8002b0c <__aeabi_dsub>
 80137e2:	3430      	adds	r4, #48	@ 0x30
 80137e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80137e6:	702c      	strb	r4, [r5, #0]
 80137e8:	3501      	adds	r5, #1
 80137ea:	0006      	movs	r6, r0
 80137ec:	000f      	movs	r7, r1
 80137ee:	42ab      	cmp	r3, r5
 80137f0:	d129      	bne.n	8013846 <_dtoa_r+0x6aa>
 80137f2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80137f4:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80137f6:	9b08      	ldr	r3, [sp, #32]
 80137f8:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80137fa:	469c      	mov	ip, r3
 80137fc:	2200      	movs	r2, #0
 80137fe:	4b32      	ldr	r3, [pc, #200]	@ (80138c8 <_dtoa_r+0x72c>)
 8013800:	4464      	add	r4, ip
 8013802:	f7ed ff13 	bl	800162c <__aeabi_dadd>
 8013806:	0002      	movs	r2, r0
 8013808:	000b      	movs	r3, r1
 801380a:	0030      	movs	r0, r6
 801380c:	0039      	movs	r1, r7
 801380e:	f7ec fe37 	bl	8000480 <__aeabi_dcmpgt>
 8013812:	2800      	cmp	r0, #0
 8013814:	d15c      	bne.n	80138d0 <_dtoa_r+0x734>
 8013816:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8013818:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801381a:	2000      	movs	r0, #0
 801381c:	492a      	ldr	r1, [pc, #168]	@ (80138c8 <_dtoa_r+0x72c>)
 801381e:	f7ef f975 	bl	8002b0c <__aeabi_dsub>
 8013822:	0002      	movs	r2, r0
 8013824:	000b      	movs	r3, r1
 8013826:	0030      	movs	r0, r6
 8013828:	0039      	movs	r1, r7
 801382a:	f7ec fe15 	bl	8000458 <__aeabi_dcmplt>
 801382e:	2800      	cmp	r0, #0
 8013830:	d100      	bne.n	8013834 <_dtoa_r+0x698>
 8013832:	e6ee      	b.n	8013612 <_dtoa_r+0x476>
 8013834:	0023      	movs	r3, r4
 8013836:	3c01      	subs	r4, #1
 8013838:	7822      	ldrb	r2, [r4, #0]
 801383a:	2a30      	cmp	r2, #48	@ 0x30
 801383c:	d0fa      	beq.n	8013834 <_dtoa_r+0x698>
 801383e:	001c      	movs	r4, r3
 8013840:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013842:	9304      	str	r3, [sp, #16]
 8013844:	e73e      	b.n	80136c4 <_dtoa_r+0x528>
 8013846:	2200      	movs	r2, #0
 8013848:	4b1b      	ldr	r3, [pc, #108]	@ (80138b8 <_dtoa_r+0x71c>)
 801384a:	f7ee fe97 	bl	800257c <__aeabi_dmul>
 801384e:	900a      	str	r0, [sp, #40]	@ 0x28
 8013850:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013852:	e7b9      	b.n	80137c8 <_dtoa_r+0x62c>
 8013854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013856:	2b00      	cmp	r3, #0
 8013858:	d10c      	bne.n	8013874 <_dtoa_r+0x6d8>
 801385a:	9806      	ldr	r0, [sp, #24]
 801385c:	9907      	ldr	r1, [sp, #28]
 801385e:	2200      	movs	r2, #0
 8013860:	4b18      	ldr	r3, [pc, #96]	@ (80138c4 <_dtoa_r+0x728>)
 8013862:	f7ee fe8b 	bl	800257c <__aeabi_dmul>
 8013866:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013868:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801386a:	f7ec fe13 	bl	8000494 <__aeabi_dcmpge>
 801386e:	2800      	cmp	r0, #0
 8013870:	d100      	bne.n	8013874 <_dtoa_r+0x6d8>
 8013872:	e164      	b.n	8013b3e <_dtoa_r+0x9a2>
 8013874:	2600      	movs	r6, #0
 8013876:	0037      	movs	r7, r6
 8013878:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801387a:	9c08      	ldr	r4, [sp, #32]
 801387c:	43db      	mvns	r3, r3
 801387e:	930c      	str	r3, [sp, #48]	@ 0x30
 8013880:	2300      	movs	r3, #0
 8013882:	9304      	str	r3, [sp, #16]
 8013884:	0031      	movs	r1, r6
 8013886:	9803      	ldr	r0, [sp, #12]
 8013888:	f000 fbc6 	bl	8014018 <_Bfree>
 801388c:	2f00      	cmp	r7, #0
 801388e:	d0d7      	beq.n	8013840 <_dtoa_r+0x6a4>
 8013890:	9b04      	ldr	r3, [sp, #16]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d005      	beq.n	80138a2 <_dtoa_r+0x706>
 8013896:	42bb      	cmp	r3, r7
 8013898:	d003      	beq.n	80138a2 <_dtoa_r+0x706>
 801389a:	0019      	movs	r1, r3
 801389c:	9803      	ldr	r0, [sp, #12]
 801389e:	f000 fbbb 	bl	8014018 <_Bfree>
 80138a2:	0039      	movs	r1, r7
 80138a4:	9803      	ldr	r0, [sp, #12]
 80138a6:	f000 fbb7 	bl	8014018 <_Bfree>
 80138aa:	e7c9      	b.n	8013840 <_dtoa_r+0x6a4>
 80138ac:	08017458 	.word	0x08017458
 80138b0:	08017430 	.word	0x08017430
 80138b4:	3ff00000 	.word	0x3ff00000
 80138b8:	40240000 	.word	0x40240000
 80138bc:	401c0000 	.word	0x401c0000
 80138c0:	fcc00000 	.word	0xfcc00000
 80138c4:	40140000 	.word	0x40140000
 80138c8:	3fe00000 	.word	0x3fe00000
 80138cc:	9b04      	ldr	r3, [sp, #16]
 80138ce:	930c      	str	r3, [sp, #48]	@ 0x30
 80138d0:	0023      	movs	r3, r4
 80138d2:	001c      	movs	r4, r3
 80138d4:	3b01      	subs	r3, #1
 80138d6:	781a      	ldrb	r2, [r3, #0]
 80138d8:	2a39      	cmp	r2, #57	@ 0x39
 80138da:	d108      	bne.n	80138ee <_dtoa_r+0x752>
 80138dc:	9a08      	ldr	r2, [sp, #32]
 80138de:	429a      	cmp	r2, r3
 80138e0:	d1f7      	bne.n	80138d2 <_dtoa_r+0x736>
 80138e2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80138e4:	9908      	ldr	r1, [sp, #32]
 80138e6:	3201      	adds	r2, #1
 80138e8:	920c      	str	r2, [sp, #48]	@ 0x30
 80138ea:	2230      	movs	r2, #48	@ 0x30
 80138ec:	700a      	strb	r2, [r1, #0]
 80138ee:	781a      	ldrb	r2, [r3, #0]
 80138f0:	3201      	adds	r2, #1
 80138f2:	701a      	strb	r2, [r3, #0]
 80138f4:	e7a4      	b.n	8013840 <_dtoa_r+0x6a4>
 80138f6:	2200      	movs	r2, #0
 80138f8:	4bc6      	ldr	r3, [pc, #792]	@ (8013c14 <_dtoa_r+0xa78>)
 80138fa:	f7ee fe3f 	bl	800257c <__aeabi_dmul>
 80138fe:	2200      	movs	r2, #0
 8013900:	2300      	movs	r3, #0
 8013902:	0006      	movs	r6, r0
 8013904:	000f      	movs	r7, r1
 8013906:	f7ec fda1 	bl	800044c <__aeabi_dcmpeq>
 801390a:	2800      	cmp	r0, #0
 801390c:	d100      	bne.n	8013910 <_dtoa_r+0x774>
 801390e:	e6a1      	b.n	8013654 <_dtoa_r+0x4b8>
 8013910:	e6d8      	b.n	80136c4 <_dtoa_r+0x528>
 8013912:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8013914:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8013916:	9c06      	ldr	r4, [sp, #24]
 8013918:	2f00      	cmp	r7, #0
 801391a:	d014      	beq.n	8013946 <_dtoa_r+0x7aa>
 801391c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801391e:	2a01      	cmp	r2, #1
 8013920:	dd00      	ble.n	8013924 <_dtoa_r+0x788>
 8013922:	e0c8      	b.n	8013ab6 <_dtoa_r+0x91a>
 8013924:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8013926:	2a00      	cmp	r2, #0
 8013928:	d100      	bne.n	801392c <_dtoa_r+0x790>
 801392a:	e0be      	b.n	8013aaa <_dtoa_r+0x90e>
 801392c:	4aba      	ldr	r2, [pc, #744]	@ (8013c18 <_dtoa_r+0xa7c>)
 801392e:	189b      	adds	r3, r3, r2
 8013930:	9a06      	ldr	r2, [sp, #24]
 8013932:	2101      	movs	r1, #1
 8013934:	18d2      	adds	r2, r2, r3
 8013936:	9206      	str	r2, [sp, #24]
 8013938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801393a:	9803      	ldr	r0, [sp, #12]
 801393c:	18d3      	adds	r3, r2, r3
 801393e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013940:	f000 fc6e 	bl	8014220 <__i2b>
 8013944:	0007      	movs	r7, r0
 8013946:	2c00      	cmp	r4, #0
 8013948:	d00e      	beq.n	8013968 <_dtoa_r+0x7cc>
 801394a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801394c:	2b00      	cmp	r3, #0
 801394e:	dd0b      	ble.n	8013968 <_dtoa_r+0x7cc>
 8013950:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013952:	0023      	movs	r3, r4
 8013954:	4294      	cmp	r4, r2
 8013956:	dd00      	ble.n	801395a <_dtoa_r+0x7be>
 8013958:	0013      	movs	r3, r2
 801395a:	9a06      	ldr	r2, [sp, #24]
 801395c:	1ae4      	subs	r4, r4, r3
 801395e:	1ad2      	subs	r2, r2, r3
 8013960:	9206      	str	r2, [sp, #24]
 8013962:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013964:	1ad3      	subs	r3, r2, r3
 8013966:	930d      	str	r3, [sp, #52]	@ 0x34
 8013968:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801396a:	2b00      	cmp	r3, #0
 801396c:	d01f      	beq.n	80139ae <_dtoa_r+0x812>
 801396e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013970:	2b00      	cmp	r3, #0
 8013972:	d100      	bne.n	8013976 <_dtoa_r+0x7da>
 8013974:	e0b5      	b.n	8013ae2 <_dtoa_r+0x946>
 8013976:	2d00      	cmp	r5, #0
 8013978:	d010      	beq.n	801399c <_dtoa_r+0x800>
 801397a:	0039      	movs	r1, r7
 801397c:	002a      	movs	r2, r5
 801397e:	9803      	ldr	r0, [sp, #12]
 8013980:	f000 fd18 	bl	80143b4 <__pow5mult>
 8013984:	9a05      	ldr	r2, [sp, #20]
 8013986:	0001      	movs	r1, r0
 8013988:	0007      	movs	r7, r0
 801398a:	9803      	ldr	r0, [sp, #12]
 801398c:	f000 fc60 	bl	8014250 <__multiply>
 8013990:	0006      	movs	r6, r0
 8013992:	9905      	ldr	r1, [sp, #20]
 8013994:	9803      	ldr	r0, [sp, #12]
 8013996:	f000 fb3f 	bl	8014018 <_Bfree>
 801399a:	9605      	str	r6, [sp, #20]
 801399c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801399e:	1b5a      	subs	r2, r3, r5
 80139a0:	42ab      	cmp	r3, r5
 80139a2:	d004      	beq.n	80139ae <_dtoa_r+0x812>
 80139a4:	9905      	ldr	r1, [sp, #20]
 80139a6:	9803      	ldr	r0, [sp, #12]
 80139a8:	f000 fd04 	bl	80143b4 <__pow5mult>
 80139ac:	9005      	str	r0, [sp, #20]
 80139ae:	2101      	movs	r1, #1
 80139b0:	9803      	ldr	r0, [sp, #12]
 80139b2:	f000 fc35 	bl	8014220 <__i2b>
 80139b6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80139b8:	0006      	movs	r6, r0
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d100      	bne.n	80139c0 <_dtoa_r+0x824>
 80139be:	e1bc      	b.n	8013d3a <_dtoa_r+0xb9e>
 80139c0:	001a      	movs	r2, r3
 80139c2:	0001      	movs	r1, r0
 80139c4:	9803      	ldr	r0, [sp, #12]
 80139c6:	f000 fcf5 	bl	80143b4 <__pow5mult>
 80139ca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80139cc:	0006      	movs	r6, r0
 80139ce:	2500      	movs	r5, #0
 80139d0:	2b01      	cmp	r3, #1
 80139d2:	dc16      	bgt.n	8013a02 <_dtoa_r+0x866>
 80139d4:	2500      	movs	r5, #0
 80139d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80139d8:	42ab      	cmp	r3, r5
 80139da:	d10e      	bne.n	80139fa <_dtoa_r+0x85e>
 80139dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80139de:	031b      	lsls	r3, r3, #12
 80139e0:	42ab      	cmp	r3, r5
 80139e2:	d10a      	bne.n	80139fa <_dtoa_r+0x85e>
 80139e4:	4b8d      	ldr	r3, [pc, #564]	@ (8013c1c <_dtoa_r+0xa80>)
 80139e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80139e8:	4213      	tst	r3, r2
 80139ea:	d006      	beq.n	80139fa <_dtoa_r+0x85e>
 80139ec:	9b06      	ldr	r3, [sp, #24]
 80139ee:	3501      	adds	r5, #1
 80139f0:	3301      	adds	r3, #1
 80139f2:	9306      	str	r3, [sp, #24]
 80139f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80139f6:	3301      	adds	r3, #1
 80139f8:	930d      	str	r3, [sp, #52]	@ 0x34
 80139fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80139fc:	2001      	movs	r0, #1
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d008      	beq.n	8013a14 <_dtoa_r+0x878>
 8013a02:	6933      	ldr	r3, [r6, #16]
 8013a04:	3303      	adds	r3, #3
 8013a06:	009b      	lsls	r3, r3, #2
 8013a08:	18f3      	adds	r3, r6, r3
 8013a0a:	6858      	ldr	r0, [r3, #4]
 8013a0c:	f000 fbb8 	bl	8014180 <__hi0bits>
 8013a10:	2320      	movs	r3, #32
 8013a12:	1a18      	subs	r0, r3, r0
 8013a14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a16:	1818      	adds	r0, r3, r0
 8013a18:	0002      	movs	r2, r0
 8013a1a:	231f      	movs	r3, #31
 8013a1c:	401a      	ands	r2, r3
 8013a1e:	4218      	tst	r0, r3
 8013a20:	d065      	beq.n	8013aee <_dtoa_r+0x952>
 8013a22:	3301      	adds	r3, #1
 8013a24:	1a9b      	subs	r3, r3, r2
 8013a26:	2b04      	cmp	r3, #4
 8013a28:	dd5d      	ble.n	8013ae6 <_dtoa_r+0x94a>
 8013a2a:	231c      	movs	r3, #28
 8013a2c:	1a9b      	subs	r3, r3, r2
 8013a2e:	9a06      	ldr	r2, [sp, #24]
 8013a30:	18e4      	adds	r4, r4, r3
 8013a32:	18d2      	adds	r2, r2, r3
 8013a34:	9206      	str	r2, [sp, #24]
 8013a36:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013a38:	18d3      	adds	r3, r2, r3
 8013a3a:	930d      	str	r3, [sp, #52]	@ 0x34
 8013a3c:	9b06      	ldr	r3, [sp, #24]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	dd05      	ble.n	8013a4e <_dtoa_r+0x8b2>
 8013a42:	001a      	movs	r2, r3
 8013a44:	9905      	ldr	r1, [sp, #20]
 8013a46:	9803      	ldr	r0, [sp, #12]
 8013a48:	f000 fd10 	bl	801446c <__lshift>
 8013a4c:	9005      	str	r0, [sp, #20]
 8013a4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	dd05      	ble.n	8013a60 <_dtoa_r+0x8c4>
 8013a54:	0031      	movs	r1, r6
 8013a56:	001a      	movs	r2, r3
 8013a58:	9803      	ldr	r0, [sp, #12]
 8013a5a:	f000 fd07 	bl	801446c <__lshift>
 8013a5e:	0006      	movs	r6, r0
 8013a60:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d045      	beq.n	8013af2 <_dtoa_r+0x956>
 8013a66:	0031      	movs	r1, r6
 8013a68:	9805      	ldr	r0, [sp, #20]
 8013a6a:	f000 fd6b 	bl	8014544 <__mcmp>
 8013a6e:	2800      	cmp	r0, #0
 8013a70:	da3f      	bge.n	8013af2 <_dtoa_r+0x956>
 8013a72:	9b04      	ldr	r3, [sp, #16]
 8013a74:	220a      	movs	r2, #10
 8013a76:	3b01      	subs	r3, #1
 8013a78:	930c      	str	r3, [sp, #48]	@ 0x30
 8013a7a:	9905      	ldr	r1, [sp, #20]
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	9803      	ldr	r0, [sp, #12]
 8013a80:	f000 faee 	bl	8014060 <__multadd>
 8013a84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013a86:	9005      	str	r0, [sp, #20]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d100      	bne.n	8013a8e <_dtoa_r+0x8f2>
 8013a8c:	e15c      	b.n	8013d48 <_dtoa_r+0xbac>
 8013a8e:	2300      	movs	r3, #0
 8013a90:	0039      	movs	r1, r7
 8013a92:	220a      	movs	r2, #10
 8013a94:	9803      	ldr	r0, [sp, #12]
 8013a96:	f000 fae3 	bl	8014060 <__multadd>
 8013a9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013a9c:	0007      	movs	r7, r0
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	dc55      	bgt.n	8013b4e <_dtoa_r+0x9b2>
 8013aa2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013aa4:	2b02      	cmp	r3, #2
 8013aa6:	dc2d      	bgt.n	8013b04 <_dtoa_r+0x968>
 8013aa8:	e051      	b.n	8013b4e <_dtoa_r+0x9b2>
 8013aaa:	2336      	movs	r3, #54	@ 0x36
 8013aac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013aae:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8013ab0:	9c06      	ldr	r4, [sp, #24]
 8013ab2:	1a9b      	subs	r3, r3, r2
 8013ab4:	e73c      	b.n	8013930 <_dtoa_r+0x794>
 8013ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ab8:	1e5d      	subs	r5, r3, #1
 8013aba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013abc:	42ab      	cmp	r3, r5
 8013abe:	db08      	blt.n	8013ad2 <_dtoa_r+0x936>
 8013ac0:	1b5d      	subs	r5, r3, r5
 8013ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ac4:	9c06      	ldr	r4, [sp, #24]
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	db00      	blt.n	8013acc <_dtoa_r+0x930>
 8013aca:	e731      	b.n	8013930 <_dtoa_r+0x794>
 8013acc:	1ae4      	subs	r4, r4, r3
 8013ace:	2300      	movs	r3, #0
 8013ad0:	e72e      	b.n	8013930 <_dtoa_r+0x794>
 8013ad2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013ad4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013ad6:	1aeb      	subs	r3, r5, r3
 8013ad8:	18d3      	adds	r3, r2, r3
 8013ada:	950f      	str	r5, [sp, #60]	@ 0x3c
 8013adc:	9314      	str	r3, [sp, #80]	@ 0x50
 8013ade:	2500      	movs	r5, #0
 8013ae0:	e7ef      	b.n	8013ac2 <_dtoa_r+0x926>
 8013ae2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013ae4:	e75e      	b.n	80139a4 <_dtoa_r+0x808>
 8013ae6:	2b04      	cmp	r3, #4
 8013ae8:	d0a8      	beq.n	8013a3c <_dtoa_r+0x8a0>
 8013aea:	331c      	adds	r3, #28
 8013aec:	e79f      	b.n	8013a2e <_dtoa_r+0x892>
 8013aee:	0013      	movs	r3, r2
 8013af0:	e7fb      	b.n	8013aea <_dtoa_r+0x94e>
 8013af2:	9b04      	ldr	r3, [sp, #16]
 8013af4:	930c      	str	r3, [sp, #48]	@ 0x30
 8013af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013af8:	930e      	str	r3, [sp, #56]	@ 0x38
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	dc23      	bgt.n	8013b46 <_dtoa_r+0x9aa>
 8013afe:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013b00:	2b02      	cmp	r3, #2
 8013b02:	dd20      	ble.n	8013b46 <_dtoa_r+0x9aa>
 8013b04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d000      	beq.n	8013b0c <_dtoa_r+0x970>
 8013b0a:	e6b5      	b.n	8013878 <_dtoa_r+0x6dc>
 8013b0c:	0031      	movs	r1, r6
 8013b0e:	2205      	movs	r2, #5
 8013b10:	9803      	ldr	r0, [sp, #12]
 8013b12:	f000 faa5 	bl	8014060 <__multadd>
 8013b16:	0006      	movs	r6, r0
 8013b18:	0001      	movs	r1, r0
 8013b1a:	9805      	ldr	r0, [sp, #20]
 8013b1c:	f000 fd12 	bl	8014544 <__mcmp>
 8013b20:	2800      	cmp	r0, #0
 8013b22:	dc00      	bgt.n	8013b26 <_dtoa_r+0x98a>
 8013b24:	e6a8      	b.n	8013878 <_dtoa_r+0x6dc>
 8013b26:	9b08      	ldr	r3, [sp, #32]
 8013b28:	9a08      	ldr	r2, [sp, #32]
 8013b2a:	1c5c      	adds	r4, r3, #1
 8013b2c:	2331      	movs	r3, #49	@ 0x31
 8013b2e:	7013      	strb	r3, [r2, #0]
 8013b30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013b32:	3301      	adds	r3, #1
 8013b34:	930c      	str	r3, [sp, #48]	@ 0x30
 8013b36:	e6a3      	b.n	8013880 <_dtoa_r+0x6e4>
 8013b38:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8013b3a:	0037      	movs	r7, r6
 8013b3c:	e7f3      	b.n	8013b26 <_dtoa_r+0x98a>
 8013b3e:	9b04      	ldr	r3, [sp, #16]
 8013b40:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8013b42:	930c      	str	r3, [sp, #48]	@ 0x30
 8013b44:	e7f9      	b.n	8013b3a <_dtoa_r+0x99e>
 8013b46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d100      	bne.n	8013b4e <_dtoa_r+0x9b2>
 8013b4c:	e100      	b.n	8013d50 <_dtoa_r+0xbb4>
 8013b4e:	2c00      	cmp	r4, #0
 8013b50:	dd05      	ble.n	8013b5e <_dtoa_r+0x9c2>
 8013b52:	0039      	movs	r1, r7
 8013b54:	0022      	movs	r2, r4
 8013b56:	9803      	ldr	r0, [sp, #12]
 8013b58:	f000 fc88 	bl	801446c <__lshift>
 8013b5c:	0007      	movs	r7, r0
 8013b5e:	0038      	movs	r0, r7
 8013b60:	2d00      	cmp	r5, #0
 8013b62:	d018      	beq.n	8013b96 <_dtoa_r+0x9fa>
 8013b64:	6879      	ldr	r1, [r7, #4]
 8013b66:	9803      	ldr	r0, [sp, #12]
 8013b68:	f000 fa12 	bl	8013f90 <_Balloc>
 8013b6c:	1e04      	subs	r4, r0, #0
 8013b6e:	d105      	bne.n	8013b7c <_dtoa_r+0x9e0>
 8013b70:	0022      	movs	r2, r4
 8013b72:	4b2b      	ldr	r3, [pc, #172]	@ (8013c20 <_dtoa_r+0xa84>)
 8013b74:	482b      	ldr	r0, [pc, #172]	@ (8013c24 <_dtoa_r+0xa88>)
 8013b76:	492c      	ldr	r1, [pc, #176]	@ (8013c28 <_dtoa_r+0xa8c>)
 8013b78:	f7ff fb25 	bl	80131c6 <_dtoa_r+0x2a>
 8013b7c:	0039      	movs	r1, r7
 8013b7e:	693a      	ldr	r2, [r7, #16]
 8013b80:	310c      	adds	r1, #12
 8013b82:	3202      	adds	r2, #2
 8013b84:	0092      	lsls	r2, r2, #2
 8013b86:	300c      	adds	r0, #12
 8013b88:	f7ff fa70 	bl	801306c <memcpy>
 8013b8c:	2201      	movs	r2, #1
 8013b8e:	0021      	movs	r1, r4
 8013b90:	9803      	ldr	r0, [sp, #12]
 8013b92:	f000 fc6b 	bl	801446c <__lshift>
 8013b96:	9b08      	ldr	r3, [sp, #32]
 8013b98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013b9a:	9306      	str	r3, [sp, #24]
 8013b9c:	3b01      	subs	r3, #1
 8013b9e:	189b      	adds	r3, r3, r2
 8013ba0:	2201      	movs	r2, #1
 8013ba2:	9704      	str	r7, [sp, #16]
 8013ba4:	0007      	movs	r7, r0
 8013ba6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013ba8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013baa:	4013      	ands	r3, r2
 8013bac:	930e      	str	r3, [sp, #56]	@ 0x38
 8013bae:	0031      	movs	r1, r6
 8013bb0:	9805      	ldr	r0, [sp, #20]
 8013bb2:	f7ff fa64 	bl	801307e <quorem>
 8013bb6:	9904      	ldr	r1, [sp, #16]
 8013bb8:	0005      	movs	r5, r0
 8013bba:	900a      	str	r0, [sp, #40]	@ 0x28
 8013bbc:	9805      	ldr	r0, [sp, #20]
 8013bbe:	f000 fcc1 	bl	8014544 <__mcmp>
 8013bc2:	003a      	movs	r2, r7
 8013bc4:	900d      	str	r0, [sp, #52]	@ 0x34
 8013bc6:	0031      	movs	r1, r6
 8013bc8:	9803      	ldr	r0, [sp, #12]
 8013bca:	f000 fcd7 	bl	801457c <__mdiff>
 8013bce:	2201      	movs	r2, #1
 8013bd0:	68c3      	ldr	r3, [r0, #12]
 8013bd2:	0004      	movs	r4, r0
 8013bd4:	3530      	adds	r5, #48	@ 0x30
 8013bd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d104      	bne.n	8013be6 <_dtoa_r+0xa4a>
 8013bdc:	0001      	movs	r1, r0
 8013bde:	9805      	ldr	r0, [sp, #20]
 8013be0:	f000 fcb0 	bl	8014544 <__mcmp>
 8013be4:	9009      	str	r0, [sp, #36]	@ 0x24
 8013be6:	0021      	movs	r1, r4
 8013be8:	9803      	ldr	r0, [sp, #12]
 8013bea:	f000 fa15 	bl	8014018 <_Bfree>
 8013bee:	9b06      	ldr	r3, [sp, #24]
 8013bf0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013bf2:	1c5c      	adds	r4, r3, #1
 8013bf4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013bf6:	4313      	orrs	r3, r2
 8013bf8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013bfa:	4313      	orrs	r3, r2
 8013bfc:	d116      	bne.n	8013c2c <_dtoa_r+0xa90>
 8013bfe:	2d39      	cmp	r5, #57	@ 0x39
 8013c00:	d02f      	beq.n	8013c62 <_dtoa_r+0xac6>
 8013c02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	dd01      	ble.n	8013c0c <_dtoa_r+0xa70>
 8013c08:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8013c0a:	3531      	adds	r5, #49	@ 0x31
 8013c0c:	9b06      	ldr	r3, [sp, #24]
 8013c0e:	701d      	strb	r5, [r3, #0]
 8013c10:	e638      	b.n	8013884 <_dtoa_r+0x6e8>
 8013c12:	46c0      	nop			@ (mov r8, r8)
 8013c14:	40240000 	.word	0x40240000
 8013c18:	00000433 	.word	0x00000433
 8013c1c:	7ff00000 	.word	0x7ff00000
 8013c20:	080173b5 	.word	0x080173b5
 8013c24:	0801735d 	.word	0x0801735d
 8013c28:	000002ef 	.word	0x000002ef
 8013c2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	db04      	blt.n	8013c3c <_dtoa_r+0xaa0>
 8013c32:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8013c34:	4313      	orrs	r3, r2
 8013c36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013c38:	4313      	orrs	r3, r2
 8013c3a:	d11e      	bne.n	8013c7a <_dtoa_r+0xade>
 8013c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	dde4      	ble.n	8013c0c <_dtoa_r+0xa70>
 8013c42:	9905      	ldr	r1, [sp, #20]
 8013c44:	2201      	movs	r2, #1
 8013c46:	9803      	ldr	r0, [sp, #12]
 8013c48:	f000 fc10 	bl	801446c <__lshift>
 8013c4c:	0031      	movs	r1, r6
 8013c4e:	9005      	str	r0, [sp, #20]
 8013c50:	f000 fc78 	bl	8014544 <__mcmp>
 8013c54:	2800      	cmp	r0, #0
 8013c56:	dc02      	bgt.n	8013c5e <_dtoa_r+0xac2>
 8013c58:	d1d8      	bne.n	8013c0c <_dtoa_r+0xa70>
 8013c5a:	07eb      	lsls	r3, r5, #31
 8013c5c:	d5d6      	bpl.n	8013c0c <_dtoa_r+0xa70>
 8013c5e:	2d39      	cmp	r5, #57	@ 0x39
 8013c60:	d1d2      	bne.n	8013c08 <_dtoa_r+0xa6c>
 8013c62:	2339      	movs	r3, #57	@ 0x39
 8013c64:	9a06      	ldr	r2, [sp, #24]
 8013c66:	7013      	strb	r3, [r2, #0]
 8013c68:	0023      	movs	r3, r4
 8013c6a:	001c      	movs	r4, r3
 8013c6c:	3b01      	subs	r3, #1
 8013c6e:	781a      	ldrb	r2, [r3, #0]
 8013c70:	2a39      	cmp	r2, #57	@ 0x39
 8013c72:	d04f      	beq.n	8013d14 <_dtoa_r+0xb78>
 8013c74:	3201      	adds	r2, #1
 8013c76:	701a      	strb	r2, [r3, #0]
 8013c78:	e604      	b.n	8013884 <_dtoa_r+0x6e8>
 8013c7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	dd03      	ble.n	8013c88 <_dtoa_r+0xaec>
 8013c80:	2d39      	cmp	r5, #57	@ 0x39
 8013c82:	d0ee      	beq.n	8013c62 <_dtoa_r+0xac6>
 8013c84:	3501      	adds	r5, #1
 8013c86:	e7c1      	b.n	8013c0c <_dtoa_r+0xa70>
 8013c88:	9b06      	ldr	r3, [sp, #24]
 8013c8a:	9a06      	ldr	r2, [sp, #24]
 8013c8c:	701d      	strb	r5, [r3, #0]
 8013c8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013c90:	4293      	cmp	r3, r2
 8013c92:	d02a      	beq.n	8013cea <_dtoa_r+0xb4e>
 8013c94:	2300      	movs	r3, #0
 8013c96:	220a      	movs	r2, #10
 8013c98:	9905      	ldr	r1, [sp, #20]
 8013c9a:	9803      	ldr	r0, [sp, #12]
 8013c9c:	f000 f9e0 	bl	8014060 <__multadd>
 8013ca0:	9b04      	ldr	r3, [sp, #16]
 8013ca2:	9005      	str	r0, [sp, #20]
 8013ca4:	42bb      	cmp	r3, r7
 8013ca6:	d109      	bne.n	8013cbc <_dtoa_r+0xb20>
 8013ca8:	2300      	movs	r3, #0
 8013caa:	220a      	movs	r2, #10
 8013cac:	9904      	ldr	r1, [sp, #16]
 8013cae:	9803      	ldr	r0, [sp, #12]
 8013cb0:	f000 f9d6 	bl	8014060 <__multadd>
 8013cb4:	9004      	str	r0, [sp, #16]
 8013cb6:	0007      	movs	r7, r0
 8013cb8:	9406      	str	r4, [sp, #24]
 8013cba:	e778      	b.n	8013bae <_dtoa_r+0xa12>
 8013cbc:	9904      	ldr	r1, [sp, #16]
 8013cbe:	2300      	movs	r3, #0
 8013cc0:	220a      	movs	r2, #10
 8013cc2:	9803      	ldr	r0, [sp, #12]
 8013cc4:	f000 f9cc 	bl	8014060 <__multadd>
 8013cc8:	2300      	movs	r3, #0
 8013cca:	9004      	str	r0, [sp, #16]
 8013ccc:	220a      	movs	r2, #10
 8013cce:	0039      	movs	r1, r7
 8013cd0:	9803      	ldr	r0, [sp, #12]
 8013cd2:	f000 f9c5 	bl	8014060 <__multadd>
 8013cd6:	e7ee      	b.n	8013cb6 <_dtoa_r+0xb1a>
 8013cd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013cda:	2401      	movs	r4, #1
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	dd00      	ble.n	8013ce2 <_dtoa_r+0xb46>
 8013ce0:	001c      	movs	r4, r3
 8013ce2:	9b08      	ldr	r3, [sp, #32]
 8013ce4:	191c      	adds	r4, r3, r4
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	9304      	str	r3, [sp, #16]
 8013cea:	9905      	ldr	r1, [sp, #20]
 8013cec:	2201      	movs	r2, #1
 8013cee:	9803      	ldr	r0, [sp, #12]
 8013cf0:	f000 fbbc 	bl	801446c <__lshift>
 8013cf4:	0031      	movs	r1, r6
 8013cf6:	9005      	str	r0, [sp, #20]
 8013cf8:	f000 fc24 	bl	8014544 <__mcmp>
 8013cfc:	2800      	cmp	r0, #0
 8013cfe:	dcb3      	bgt.n	8013c68 <_dtoa_r+0xacc>
 8013d00:	d101      	bne.n	8013d06 <_dtoa_r+0xb6a>
 8013d02:	07ed      	lsls	r5, r5, #31
 8013d04:	d4b0      	bmi.n	8013c68 <_dtoa_r+0xacc>
 8013d06:	0023      	movs	r3, r4
 8013d08:	001c      	movs	r4, r3
 8013d0a:	3b01      	subs	r3, #1
 8013d0c:	781a      	ldrb	r2, [r3, #0]
 8013d0e:	2a30      	cmp	r2, #48	@ 0x30
 8013d10:	d0fa      	beq.n	8013d08 <_dtoa_r+0xb6c>
 8013d12:	e5b7      	b.n	8013884 <_dtoa_r+0x6e8>
 8013d14:	9a08      	ldr	r2, [sp, #32]
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d1a7      	bne.n	8013c6a <_dtoa_r+0xace>
 8013d1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013d1c:	3301      	adds	r3, #1
 8013d1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8013d20:	2331      	movs	r3, #49	@ 0x31
 8013d22:	7013      	strb	r3, [r2, #0]
 8013d24:	e5ae      	b.n	8013884 <_dtoa_r+0x6e8>
 8013d26:	4b15      	ldr	r3, [pc, #84]	@ (8013d7c <_dtoa_r+0xbe0>)
 8013d28:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8013d2a:	9308      	str	r3, [sp, #32]
 8013d2c:	4b14      	ldr	r3, [pc, #80]	@ (8013d80 <_dtoa_r+0xbe4>)
 8013d2e:	2a00      	cmp	r2, #0
 8013d30:	d001      	beq.n	8013d36 <_dtoa_r+0xb9a>
 8013d32:	f7ff fa7b 	bl	801322c <_dtoa_r+0x90>
 8013d36:	f7ff fa7b 	bl	8013230 <_dtoa_r+0x94>
 8013d3a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8013d3c:	2b01      	cmp	r3, #1
 8013d3e:	dc00      	bgt.n	8013d42 <_dtoa_r+0xba6>
 8013d40:	e648      	b.n	80139d4 <_dtoa_r+0x838>
 8013d42:	2001      	movs	r0, #1
 8013d44:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8013d46:	e665      	b.n	8013a14 <_dtoa_r+0x878>
 8013d48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	dc00      	bgt.n	8013d50 <_dtoa_r+0xbb4>
 8013d4e:	e6d6      	b.n	8013afe <_dtoa_r+0x962>
 8013d50:	2400      	movs	r4, #0
 8013d52:	0031      	movs	r1, r6
 8013d54:	9805      	ldr	r0, [sp, #20]
 8013d56:	f7ff f992 	bl	801307e <quorem>
 8013d5a:	9b08      	ldr	r3, [sp, #32]
 8013d5c:	3030      	adds	r0, #48	@ 0x30
 8013d5e:	5518      	strb	r0, [r3, r4]
 8013d60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d62:	3401      	adds	r4, #1
 8013d64:	0005      	movs	r5, r0
 8013d66:	429c      	cmp	r4, r3
 8013d68:	dab6      	bge.n	8013cd8 <_dtoa_r+0xb3c>
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	220a      	movs	r2, #10
 8013d6e:	9905      	ldr	r1, [sp, #20]
 8013d70:	9803      	ldr	r0, [sp, #12]
 8013d72:	f000 f975 	bl	8014060 <__multadd>
 8013d76:	9005      	str	r0, [sp, #20]
 8013d78:	e7eb      	b.n	8013d52 <_dtoa_r+0xbb6>
 8013d7a:	46c0      	nop			@ (mov r8, r8)
 8013d7c:	08017339 	.word	0x08017339
 8013d80:	08017341 	.word	0x08017341

08013d84 <_free_r>:
 8013d84:	b570      	push	{r4, r5, r6, lr}
 8013d86:	0005      	movs	r5, r0
 8013d88:	1e0c      	subs	r4, r1, #0
 8013d8a:	d010      	beq.n	8013dae <_free_r+0x2a>
 8013d8c:	3c04      	subs	r4, #4
 8013d8e:	6823      	ldr	r3, [r4, #0]
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	da00      	bge.n	8013d96 <_free_r+0x12>
 8013d94:	18e4      	adds	r4, r4, r3
 8013d96:	0028      	movs	r0, r5
 8013d98:	f000 f8ea 	bl	8013f70 <__malloc_lock>
 8013d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8013e14 <_free_r+0x90>)
 8013d9e:	6813      	ldr	r3, [r2, #0]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d105      	bne.n	8013db0 <_free_r+0x2c>
 8013da4:	6063      	str	r3, [r4, #4]
 8013da6:	6014      	str	r4, [r2, #0]
 8013da8:	0028      	movs	r0, r5
 8013daa:	f000 f8e9 	bl	8013f80 <__malloc_unlock>
 8013dae:	bd70      	pop	{r4, r5, r6, pc}
 8013db0:	42a3      	cmp	r3, r4
 8013db2:	d908      	bls.n	8013dc6 <_free_r+0x42>
 8013db4:	6820      	ldr	r0, [r4, #0]
 8013db6:	1821      	adds	r1, r4, r0
 8013db8:	428b      	cmp	r3, r1
 8013dba:	d1f3      	bne.n	8013da4 <_free_r+0x20>
 8013dbc:	6819      	ldr	r1, [r3, #0]
 8013dbe:	685b      	ldr	r3, [r3, #4]
 8013dc0:	1809      	adds	r1, r1, r0
 8013dc2:	6021      	str	r1, [r4, #0]
 8013dc4:	e7ee      	b.n	8013da4 <_free_r+0x20>
 8013dc6:	001a      	movs	r2, r3
 8013dc8:	685b      	ldr	r3, [r3, #4]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d001      	beq.n	8013dd2 <_free_r+0x4e>
 8013dce:	42a3      	cmp	r3, r4
 8013dd0:	d9f9      	bls.n	8013dc6 <_free_r+0x42>
 8013dd2:	6811      	ldr	r1, [r2, #0]
 8013dd4:	1850      	adds	r0, r2, r1
 8013dd6:	42a0      	cmp	r0, r4
 8013dd8:	d10b      	bne.n	8013df2 <_free_r+0x6e>
 8013dda:	6820      	ldr	r0, [r4, #0]
 8013ddc:	1809      	adds	r1, r1, r0
 8013dde:	1850      	adds	r0, r2, r1
 8013de0:	6011      	str	r1, [r2, #0]
 8013de2:	4283      	cmp	r3, r0
 8013de4:	d1e0      	bne.n	8013da8 <_free_r+0x24>
 8013de6:	6818      	ldr	r0, [r3, #0]
 8013de8:	685b      	ldr	r3, [r3, #4]
 8013dea:	1841      	adds	r1, r0, r1
 8013dec:	6011      	str	r1, [r2, #0]
 8013dee:	6053      	str	r3, [r2, #4]
 8013df0:	e7da      	b.n	8013da8 <_free_r+0x24>
 8013df2:	42a0      	cmp	r0, r4
 8013df4:	d902      	bls.n	8013dfc <_free_r+0x78>
 8013df6:	230c      	movs	r3, #12
 8013df8:	602b      	str	r3, [r5, #0]
 8013dfa:	e7d5      	b.n	8013da8 <_free_r+0x24>
 8013dfc:	6820      	ldr	r0, [r4, #0]
 8013dfe:	1821      	adds	r1, r4, r0
 8013e00:	428b      	cmp	r3, r1
 8013e02:	d103      	bne.n	8013e0c <_free_r+0x88>
 8013e04:	6819      	ldr	r1, [r3, #0]
 8013e06:	685b      	ldr	r3, [r3, #4]
 8013e08:	1809      	adds	r1, r1, r0
 8013e0a:	6021      	str	r1, [r4, #0]
 8013e0c:	6063      	str	r3, [r4, #4]
 8013e0e:	6054      	str	r4, [r2, #4]
 8013e10:	e7ca      	b.n	8013da8 <_free_r+0x24>
 8013e12:	46c0      	nop			@ (mov r8, r8)
 8013e14:	200072d8 	.word	0x200072d8

08013e18 <malloc>:
 8013e18:	b510      	push	{r4, lr}
 8013e1a:	4b03      	ldr	r3, [pc, #12]	@ (8013e28 <malloc+0x10>)
 8013e1c:	0001      	movs	r1, r0
 8013e1e:	6818      	ldr	r0, [r3, #0]
 8013e20:	f000 f826 	bl	8013e70 <_malloc_r>
 8013e24:	bd10      	pop	{r4, pc}
 8013e26:	46c0      	nop			@ (mov r8, r8)
 8013e28:	20000094 	.word	0x20000094

08013e2c <sbrk_aligned>:
 8013e2c:	b570      	push	{r4, r5, r6, lr}
 8013e2e:	4e0f      	ldr	r6, [pc, #60]	@ (8013e6c <sbrk_aligned+0x40>)
 8013e30:	000d      	movs	r5, r1
 8013e32:	6831      	ldr	r1, [r6, #0]
 8013e34:	0004      	movs	r4, r0
 8013e36:	2900      	cmp	r1, #0
 8013e38:	d102      	bne.n	8013e40 <sbrk_aligned+0x14>
 8013e3a:	f001 fe47 	bl	8015acc <_sbrk_r>
 8013e3e:	6030      	str	r0, [r6, #0]
 8013e40:	0029      	movs	r1, r5
 8013e42:	0020      	movs	r0, r4
 8013e44:	f001 fe42 	bl	8015acc <_sbrk_r>
 8013e48:	1c43      	adds	r3, r0, #1
 8013e4a:	d103      	bne.n	8013e54 <sbrk_aligned+0x28>
 8013e4c:	2501      	movs	r5, #1
 8013e4e:	426d      	negs	r5, r5
 8013e50:	0028      	movs	r0, r5
 8013e52:	bd70      	pop	{r4, r5, r6, pc}
 8013e54:	2303      	movs	r3, #3
 8013e56:	1cc5      	adds	r5, r0, #3
 8013e58:	439d      	bics	r5, r3
 8013e5a:	42a8      	cmp	r0, r5
 8013e5c:	d0f8      	beq.n	8013e50 <sbrk_aligned+0x24>
 8013e5e:	1a29      	subs	r1, r5, r0
 8013e60:	0020      	movs	r0, r4
 8013e62:	f001 fe33 	bl	8015acc <_sbrk_r>
 8013e66:	3001      	adds	r0, #1
 8013e68:	d1f2      	bne.n	8013e50 <sbrk_aligned+0x24>
 8013e6a:	e7ef      	b.n	8013e4c <sbrk_aligned+0x20>
 8013e6c:	200072d4 	.word	0x200072d4

08013e70 <_malloc_r>:
 8013e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013e72:	2203      	movs	r2, #3
 8013e74:	1ccb      	adds	r3, r1, #3
 8013e76:	4393      	bics	r3, r2
 8013e78:	3308      	adds	r3, #8
 8013e7a:	0005      	movs	r5, r0
 8013e7c:	001f      	movs	r7, r3
 8013e7e:	2b0c      	cmp	r3, #12
 8013e80:	d234      	bcs.n	8013eec <_malloc_r+0x7c>
 8013e82:	270c      	movs	r7, #12
 8013e84:	42b9      	cmp	r1, r7
 8013e86:	d833      	bhi.n	8013ef0 <_malloc_r+0x80>
 8013e88:	0028      	movs	r0, r5
 8013e8a:	f000 f871 	bl	8013f70 <__malloc_lock>
 8013e8e:	4e37      	ldr	r6, [pc, #220]	@ (8013f6c <_malloc_r+0xfc>)
 8013e90:	6833      	ldr	r3, [r6, #0]
 8013e92:	001c      	movs	r4, r3
 8013e94:	2c00      	cmp	r4, #0
 8013e96:	d12f      	bne.n	8013ef8 <_malloc_r+0x88>
 8013e98:	0039      	movs	r1, r7
 8013e9a:	0028      	movs	r0, r5
 8013e9c:	f7ff ffc6 	bl	8013e2c <sbrk_aligned>
 8013ea0:	0004      	movs	r4, r0
 8013ea2:	1c43      	adds	r3, r0, #1
 8013ea4:	d15f      	bne.n	8013f66 <_malloc_r+0xf6>
 8013ea6:	6834      	ldr	r4, [r6, #0]
 8013ea8:	9400      	str	r4, [sp, #0]
 8013eaa:	9b00      	ldr	r3, [sp, #0]
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d14a      	bne.n	8013f46 <_malloc_r+0xd6>
 8013eb0:	2c00      	cmp	r4, #0
 8013eb2:	d052      	beq.n	8013f5a <_malloc_r+0xea>
 8013eb4:	6823      	ldr	r3, [r4, #0]
 8013eb6:	0028      	movs	r0, r5
 8013eb8:	18e3      	adds	r3, r4, r3
 8013eba:	9900      	ldr	r1, [sp, #0]
 8013ebc:	9301      	str	r3, [sp, #4]
 8013ebe:	f001 fe05 	bl	8015acc <_sbrk_r>
 8013ec2:	9b01      	ldr	r3, [sp, #4]
 8013ec4:	4283      	cmp	r3, r0
 8013ec6:	d148      	bne.n	8013f5a <_malloc_r+0xea>
 8013ec8:	6823      	ldr	r3, [r4, #0]
 8013eca:	0028      	movs	r0, r5
 8013ecc:	1aff      	subs	r7, r7, r3
 8013ece:	0039      	movs	r1, r7
 8013ed0:	f7ff ffac 	bl	8013e2c <sbrk_aligned>
 8013ed4:	3001      	adds	r0, #1
 8013ed6:	d040      	beq.n	8013f5a <_malloc_r+0xea>
 8013ed8:	6823      	ldr	r3, [r4, #0]
 8013eda:	19db      	adds	r3, r3, r7
 8013edc:	6023      	str	r3, [r4, #0]
 8013ede:	6833      	ldr	r3, [r6, #0]
 8013ee0:	685a      	ldr	r2, [r3, #4]
 8013ee2:	2a00      	cmp	r2, #0
 8013ee4:	d133      	bne.n	8013f4e <_malloc_r+0xde>
 8013ee6:	9b00      	ldr	r3, [sp, #0]
 8013ee8:	6033      	str	r3, [r6, #0]
 8013eea:	e019      	b.n	8013f20 <_malloc_r+0xb0>
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	dac9      	bge.n	8013e84 <_malloc_r+0x14>
 8013ef0:	230c      	movs	r3, #12
 8013ef2:	602b      	str	r3, [r5, #0]
 8013ef4:	2000      	movs	r0, #0
 8013ef6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8013ef8:	6821      	ldr	r1, [r4, #0]
 8013efa:	1bc9      	subs	r1, r1, r7
 8013efc:	d420      	bmi.n	8013f40 <_malloc_r+0xd0>
 8013efe:	290b      	cmp	r1, #11
 8013f00:	d90a      	bls.n	8013f18 <_malloc_r+0xa8>
 8013f02:	19e2      	adds	r2, r4, r7
 8013f04:	6027      	str	r7, [r4, #0]
 8013f06:	42a3      	cmp	r3, r4
 8013f08:	d104      	bne.n	8013f14 <_malloc_r+0xa4>
 8013f0a:	6032      	str	r2, [r6, #0]
 8013f0c:	6863      	ldr	r3, [r4, #4]
 8013f0e:	6011      	str	r1, [r2, #0]
 8013f10:	6053      	str	r3, [r2, #4]
 8013f12:	e005      	b.n	8013f20 <_malloc_r+0xb0>
 8013f14:	605a      	str	r2, [r3, #4]
 8013f16:	e7f9      	b.n	8013f0c <_malloc_r+0x9c>
 8013f18:	6862      	ldr	r2, [r4, #4]
 8013f1a:	42a3      	cmp	r3, r4
 8013f1c:	d10e      	bne.n	8013f3c <_malloc_r+0xcc>
 8013f1e:	6032      	str	r2, [r6, #0]
 8013f20:	0028      	movs	r0, r5
 8013f22:	f000 f82d 	bl	8013f80 <__malloc_unlock>
 8013f26:	0020      	movs	r0, r4
 8013f28:	2207      	movs	r2, #7
 8013f2a:	300b      	adds	r0, #11
 8013f2c:	1d23      	adds	r3, r4, #4
 8013f2e:	4390      	bics	r0, r2
 8013f30:	1ac2      	subs	r2, r0, r3
 8013f32:	4298      	cmp	r0, r3
 8013f34:	d0df      	beq.n	8013ef6 <_malloc_r+0x86>
 8013f36:	1a1b      	subs	r3, r3, r0
 8013f38:	50a3      	str	r3, [r4, r2]
 8013f3a:	e7dc      	b.n	8013ef6 <_malloc_r+0x86>
 8013f3c:	605a      	str	r2, [r3, #4]
 8013f3e:	e7ef      	b.n	8013f20 <_malloc_r+0xb0>
 8013f40:	0023      	movs	r3, r4
 8013f42:	6864      	ldr	r4, [r4, #4]
 8013f44:	e7a6      	b.n	8013e94 <_malloc_r+0x24>
 8013f46:	9c00      	ldr	r4, [sp, #0]
 8013f48:	6863      	ldr	r3, [r4, #4]
 8013f4a:	9300      	str	r3, [sp, #0]
 8013f4c:	e7ad      	b.n	8013eaa <_malloc_r+0x3a>
 8013f4e:	001a      	movs	r2, r3
 8013f50:	685b      	ldr	r3, [r3, #4]
 8013f52:	42a3      	cmp	r3, r4
 8013f54:	d1fb      	bne.n	8013f4e <_malloc_r+0xde>
 8013f56:	2300      	movs	r3, #0
 8013f58:	e7da      	b.n	8013f10 <_malloc_r+0xa0>
 8013f5a:	230c      	movs	r3, #12
 8013f5c:	0028      	movs	r0, r5
 8013f5e:	602b      	str	r3, [r5, #0]
 8013f60:	f000 f80e 	bl	8013f80 <__malloc_unlock>
 8013f64:	e7c6      	b.n	8013ef4 <_malloc_r+0x84>
 8013f66:	6007      	str	r7, [r0, #0]
 8013f68:	e7da      	b.n	8013f20 <_malloc_r+0xb0>
 8013f6a:	46c0      	nop			@ (mov r8, r8)
 8013f6c:	200072d8 	.word	0x200072d8

08013f70 <__malloc_lock>:
 8013f70:	b510      	push	{r4, lr}
 8013f72:	4802      	ldr	r0, [pc, #8]	@ (8013f7c <__malloc_lock+0xc>)
 8013f74:	f7ff f86d 	bl	8013052 <__retarget_lock_acquire_recursive>
 8013f78:	bd10      	pop	{r4, pc}
 8013f7a:	46c0      	nop			@ (mov r8, r8)
 8013f7c:	200072d0 	.word	0x200072d0

08013f80 <__malloc_unlock>:
 8013f80:	b510      	push	{r4, lr}
 8013f82:	4802      	ldr	r0, [pc, #8]	@ (8013f8c <__malloc_unlock+0xc>)
 8013f84:	f7ff f866 	bl	8013054 <__retarget_lock_release_recursive>
 8013f88:	bd10      	pop	{r4, pc}
 8013f8a:	46c0      	nop			@ (mov r8, r8)
 8013f8c:	200072d0 	.word	0x200072d0

08013f90 <_Balloc>:
 8013f90:	b570      	push	{r4, r5, r6, lr}
 8013f92:	69c5      	ldr	r5, [r0, #28]
 8013f94:	0006      	movs	r6, r0
 8013f96:	000c      	movs	r4, r1
 8013f98:	2d00      	cmp	r5, #0
 8013f9a:	d10e      	bne.n	8013fba <_Balloc+0x2a>
 8013f9c:	2010      	movs	r0, #16
 8013f9e:	f7ff ff3b 	bl	8013e18 <malloc>
 8013fa2:	1e02      	subs	r2, r0, #0
 8013fa4:	61f0      	str	r0, [r6, #28]
 8013fa6:	d104      	bne.n	8013fb2 <_Balloc+0x22>
 8013fa8:	216b      	movs	r1, #107	@ 0x6b
 8013faa:	4b19      	ldr	r3, [pc, #100]	@ (8014010 <_Balloc+0x80>)
 8013fac:	4819      	ldr	r0, [pc, #100]	@ (8014014 <_Balloc+0x84>)
 8013fae:	f001 fda5 	bl	8015afc <__assert_func>
 8013fb2:	6045      	str	r5, [r0, #4]
 8013fb4:	6085      	str	r5, [r0, #8]
 8013fb6:	6005      	str	r5, [r0, #0]
 8013fb8:	60c5      	str	r5, [r0, #12]
 8013fba:	69f5      	ldr	r5, [r6, #28]
 8013fbc:	68eb      	ldr	r3, [r5, #12]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d013      	beq.n	8013fea <_Balloc+0x5a>
 8013fc2:	69f3      	ldr	r3, [r6, #28]
 8013fc4:	00a2      	lsls	r2, r4, #2
 8013fc6:	68db      	ldr	r3, [r3, #12]
 8013fc8:	189b      	adds	r3, r3, r2
 8013fca:	6818      	ldr	r0, [r3, #0]
 8013fcc:	2800      	cmp	r0, #0
 8013fce:	d118      	bne.n	8014002 <_Balloc+0x72>
 8013fd0:	2101      	movs	r1, #1
 8013fd2:	000d      	movs	r5, r1
 8013fd4:	40a5      	lsls	r5, r4
 8013fd6:	1d6a      	adds	r2, r5, #5
 8013fd8:	0030      	movs	r0, r6
 8013fda:	0092      	lsls	r2, r2, #2
 8013fdc:	f001 fdac 	bl	8015b38 <_calloc_r>
 8013fe0:	2800      	cmp	r0, #0
 8013fe2:	d00c      	beq.n	8013ffe <_Balloc+0x6e>
 8013fe4:	6044      	str	r4, [r0, #4]
 8013fe6:	6085      	str	r5, [r0, #8]
 8013fe8:	e00d      	b.n	8014006 <_Balloc+0x76>
 8013fea:	2221      	movs	r2, #33	@ 0x21
 8013fec:	2104      	movs	r1, #4
 8013fee:	0030      	movs	r0, r6
 8013ff0:	f001 fda2 	bl	8015b38 <_calloc_r>
 8013ff4:	69f3      	ldr	r3, [r6, #28]
 8013ff6:	60e8      	str	r0, [r5, #12]
 8013ff8:	68db      	ldr	r3, [r3, #12]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d1e1      	bne.n	8013fc2 <_Balloc+0x32>
 8013ffe:	2000      	movs	r0, #0
 8014000:	bd70      	pop	{r4, r5, r6, pc}
 8014002:	6802      	ldr	r2, [r0, #0]
 8014004:	601a      	str	r2, [r3, #0]
 8014006:	2300      	movs	r3, #0
 8014008:	6103      	str	r3, [r0, #16]
 801400a:	60c3      	str	r3, [r0, #12]
 801400c:	e7f8      	b.n	8014000 <_Balloc+0x70>
 801400e:	46c0      	nop			@ (mov r8, r8)
 8014010:	08017346 	.word	0x08017346
 8014014:	080173c6 	.word	0x080173c6

08014018 <_Bfree>:
 8014018:	b570      	push	{r4, r5, r6, lr}
 801401a:	69c6      	ldr	r6, [r0, #28]
 801401c:	0005      	movs	r5, r0
 801401e:	000c      	movs	r4, r1
 8014020:	2e00      	cmp	r6, #0
 8014022:	d10e      	bne.n	8014042 <_Bfree+0x2a>
 8014024:	2010      	movs	r0, #16
 8014026:	f7ff fef7 	bl	8013e18 <malloc>
 801402a:	1e02      	subs	r2, r0, #0
 801402c:	61e8      	str	r0, [r5, #28]
 801402e:	d104      	bne.n	801403a <_Bfree+0x22>
 8014030:	218f      	movs	r1, #143	@ 0x8f
 8014032:	4b09      	ldr	r3, [pc, #36]	@ (8014058 <_Bfree+0x40>)
 8014034:	4809      	ldr	r0, [pc, #36]	@ (801405c <_Bfree+0x44>)
 8014036:	f001 fd61 	bl	8015afc <__assert_func>
 801403a:	6046      	str	r6, [r0, #4]
 801403c:	6086      	str	r6, [r0, #8]
 801403e:	6006      	str	r6, [r0, #0]
 8014040:	60c6      	str	r6, [r0, #12]
 8014042:	2c00      	cmp	r4, #0
 8014044:	d007      	beq.n	8014056 <_Bfree+0x3e>
 8014046:	69eb      	ldr	r3, [r5, #28]
 8014048:	6862      	ldr	r2, [r4, #4]
 801404a:	68db      	ldr	r3, [r3, #12]
 801404c:	0092      	lsls	r2, r2, #2
 801404e:	189b      	adds	r3, r3, r2
 8014050:	681a      	ldr	r2, [r3, #0]
 8014052:	6022      	str	r2, [r4, #0]
 8014054:	601c      	str	r4, [r3, #0]
 8014056:	bd70      	pop	{r4, r5, r6, pc}
 8014058:	08017346 	.word	0x08017346
 801405c:	080173c6 	.word	0x080173c6

08014060 <__multadd>:
 8014060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014062:	000f      	movs	r7, r1
 8014064:	9001      	str	r0, [sp, #4]
 8014066:	000c      	movs	r4, r1
 8014068:	001e      	movs	r6, r3
 801406a:	2000      	movs	r0, #0
 801406c:	690d      	ldr	r5, [r1, #16]
 801406e:	3714      	adds	r7, #20
 8014070:	683b      	ldr	r3, [r7, #0]
 8014072:	3001      	adds	r0, #1
 8014074:	b299      	uxth	r1, r3
 8014076:	4351      	muls	r1, r2
 8014078:	0c1b      	lsrs	r3, r3, #16
 801407a:	4353      	muls	r3, r2
 801407c:	1989      	adds	r1, r1, r6
 801407e:	0c0e      	lsrs	r6, r1, #16
 8014080:	199b      	adds	r3, r3, r6
 8014082:	0c1e      	lsrs	r6, r3, #16
 8014084:	b289      	uxth	r1, r1
 8014086:	041b      	lsls	r3, r3, #16
 8014088:	185b      	adds	r3, r3, r1
 801408a:	c708      	stmia	r7!, {r3}
 801408c:	4285      	cmp	r5, r0
 801408e:	dcef      	bgt.n	8014070 <__multadd+0x10>
 8014090:	2e00      	cmp	r6, #0
 8014092:	d022      	beq.n	80140da <__multadd+0x7a>
 8014094:	68a3      	ldr	r3, [r4, #8]
 8014096:	42ab      	cmp	r3, r5
 8014098:	dc19      	bgt.n	80140ce <__multadd+0x6e>
 801409a:	6861      	ldr	r1, [r4, #4]
 801409c:	9801      	ldr	r0, [sp, #4]
 801409e:	3101      	adds	r1, #1
 80140a0:	f7ff ff76 	bl	8013f90 <_Balloc>
 80140a4:	1e07      	subs	r7, r0, #0
 80140a6:	d105      	bne.n	80140b4 <__multadd+0x54>
 80140a8:	003a      	movs	r2, r7
 80140aa:	21ba      	movs	r1, #186	@ 0xba
 80140ac:	4b0c      	ldr	r3, [pc, #48]	@ (80140e0 <__multadd+0x80>)
 80140ae:	480d      	ldr	r0, [pc, #52]	@ (80140e4 <__multadd+0x84>)
 80140b0:	f001 fd24 	bl	8015afc <__assert_func>
 80140b4:	0021      	movs	r1, r4
 80140b6:	6922      	ldr	r2, [r4, #16]
 80140b8:	310c      	adds	r1, #12
 80140ba:	3202      	adds	r2, #2
 80140bc:	0092      	lsls	r2, r2, #2
 80140be:	300c      	adds	r0, #12
 80140c0:	f7fe ffd4 	bl	801306c <memcpy>
 80140c4:	0021      	movs	r1, r4
 80140c6:	9801      	ldr	r0, [sp, #4]
 80140c8:	f7ff ffa6 	bl	8014018 <_Bfree>
 80140cc:	003c      	movs	r4, r7
 80140ce:	1d2b      	adds	r3, r5, #4
 80140d0:	009b      	lsls	r3, r3, #2
 80140d2:	18e3      	adds	r3, r4, r3
 80140d4:	3501      	adds	r5, #1
 80140d6:	605e      	str	r6, [r3, #4]
 80140d8:	6125      	str	r5, [r4, #16]
 80140da:	0020      	movs	r0, r4
 80140dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80140de:	46c0      	nop			@ (mov r8, r8)
 80140e0:	080173b5 	.word	0x080173b5
 80140e4:	080173c6 	.word	0x080173c6

080140e8 <__s2b>:
 80140e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80140ea:	0007      	movs	r7, r0
 80140ec:	0018      	movs	r0, r3
 80140ee:	000c      	movs	r4, r1
 80140f0:	3008      	adds	r0, #8
 80140f2:	2109      	movs	r1, #9
 80140f4:	9301      	str	r3, [sp, #4]
 80140f6:	0015      	movs	r5, r2
 80140f8:	f7ec f8ac 	bl	8000254 <__divsi3>
 80140fc:	2301      	movs	r3, #1
 80140fe:	2100      	movs	r1, #0
 8014100:	4283      	cmp	r3, r0
 8014102:	db0a      	blt.n	801411a <__s2b+0x32>
 8014104:	0038      	movs	r0, r7
 8014106:	f7ff ff43 	bl	8013f90 <_Balloc>
 801410a:	1e01      	subs	r1, r0, #0
 801410c:	d108      	bne.n	8014120 <__s2b+0x38>
 801410e:	000a      	movs	r2, r1
 8014110:	4b19      	ldr	r3, [pc, #100]	@ (8014178 <__s2b+0x90>)
 8014112:	481a      	ldr	r0, [pc, #104]	@ (801417c <__s2b+0x94>)
 8014114:	31d3      	adds	r1, #211	@ 0xd3
 8014116:	f001 fcf1 	bl	8015afc <__assert_func>
 801411a:	005b      	lsls	r3, r3, #1
 801411c:	3101      	adds	r1, #1
 801411e:	e7ef      	b.n	8014100 <__s2b+0x18>
 8014120:	9b08      	ldr	r3, [sp, #32]
 8014122:	6143      	str	r3, [r0, #20]
 8014124:	2301      	movs	r3, #1
 8014126:	6103      	str	r3, [r0, #16]
 8014128:	2d09      	cmp	r5, #9
 801412a:	dd18      	ble.n	801415e <__s2b+0x76>
 801412c:	0023      	movs	r3, r4
 801412e:	3309      	adds	r3, #9
 8014130:	001e      	movs	r6, r3
 8014132:	9300      	str	r3, [sp, #0]
 8014134:	1964      	adds	r4, r4, r5
 8014136:	7833      	ldrb	r3, [r6, #0]
 8014138:	220a      	movs	r2, #10
 801413a:	0038      	movs	r0, r7
 801413c:	3b30      	subs	r3, #48	@ 0x30
 801413e:	f7ff ff8f 	bl	8014060 <__multadd>
 8014142:	3601      	adds	r6, #1
 8014144:	0001      	movs	r1, r0
 8014146:	42a6      	cmp	r6, r4
 8014148:	d1f5      	bne.n	8014136 <__s2b+0x4e>
 801414a:	002c      	movs	r4, r5
 801414c:	9b00      	ldr	r3, [sp, #0]
 801414e:	3c08      	subs	r4, #8
 8014150:	191c      	adds	r4, r3, r4
 8014152:	002e      	movs	r6, r5
 8014154:	9b01      	ldr	r3, [sp, #4]
 8014156:	429e      	cmp	r6, r3
 8014158:	db04      	blt.n	8014164 <__s2b+0x7c>
 801415a:	0008      	movs	r0, r1
 801415c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801415e:	2509      	movs	r5, #9
 8014160:	340a      	adds	r4, #10
 8014162:	e7f6      	b.n	8014152 <__s2b+0x6a>
 8014164:	1b63      	subs	r3, r4, r5
 8014166:	5d9b      	ldrb	r3, [r3, r6]
 8014168:	220a      	movs	r2, #10
 801416a:	0038      	movs	r0, r7
 801416c:	3b30      	subs	r3, #48	@ 0x30
 801416e:	f7ff ff77 	bl	8014060 <__multadd>
 8014172:	3601      	adds	r6, #1
 8014174:	0001      	movs	r1, r0
 8014176:	e7ed      	b.n	8014154 <__s2b+0x6c>
 8014178:	080173b5 	.word	0x080173b5
 801417c:	080173c6 	.word	0x080173c6

08014180 <__hi0bits>:
 8014180:	2280      	movs	r2, #128	@ 0x80
 8014182:	0003      	movs	r3, r0
 8014184:	0252      	lsls	r2, r2, #9
 8014186:	2000      	movs	r0, #0
 8014188:	4293      	cmp	r3, r2
 801418a:	d201      	bcs.n	8014190 <__hi0bits+0x10>
 801418c:	041b      	lsls	r3, r3, #16
 801418e:	3010      	adds	r0, #16
 8014190:	2280      	movs	r2, #128	@ 0x80
 8014192:	0452      	lsls	r2, r2, #17
 8014194:	4293      	cmp	r3, r2
 8014196:	d201      	bcs.n	801419c <__hi0bits+0x1c>
 8014198:	3008      	adds	r0, #8
 801419a:	021b      	lsls	r3, r3, #8
 801419c:	2280      	movs	r2, #128	@ 0x80
 801419e:	0552      	lsls	r2, r2, #21
 80141a0:	4293      	cmp	r3, r2
 80141a2:	d201      	bcs.n	80141a8 <__hi0bits+0x28>
 80141a4:	3004      	adds	r0, #4
 80141a6:	011b      	lsls	r3, r3, #4
 80141a8:	2280      	movs	r2, #128	@ 0x80
 80141aa:	05d2      	lsls	r2, r2, #23
 80141ac:	4293      	cmp	r3, r2
 80141ae:	d201      	bcs.n	80141b4 <__hi0bits+0x34>
 80141b0:	3002      	adds	r0, #2
 80141b2:	009b      	lsls	r3, r3, #2
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	db03      	blt.n	80141c0 <__hi0bits+0x40>
 80141b8:	3001      	adds	r0, #1
 80141ba:	4213      	tst	r3, r2
 80141bc:	d100      	bne.n	80141c0 <__hi0bits+0x40>
 80141be:	2020      	movs	r0, #32
 80141c0:	4770      	bx	lr

080141c2 <__lo0bits>:
 80141c2:	6803      	ldr	r3, [r0, #0]
 80141c4:	0001      	movs	r1, r0
 80141c6:	2207      	movs	r2, #7
 80141c8:	0018      	movs	r0, r3
 80141ca:	4010      	ands	r0, r2
 80141cc:	4213      	tst	r3, r2
 80141ce:	d00d      	beq.n	80141ec <__lo0bits+0x2a>
 80141d0:	3a06      	subs	r2, #6
 80141d2:	2000      	movs	r0, #0
 80141d4:	4213      	tst	r3, r2
 80141d6:	d105      	bne.n	80141e4 <__lo0bits+0x22>
 80141d8:	3002      	adds	r0, #2
 80141da:	4203      	tst	r3, r0
 80141dc:	d003      	beq.n	80141e6 <__lo0bits+0x24>
 80141de:	40d3      	lsrs	r3, r2
 80141e0:	0010      	movs	r0, r2
 80141e2:	600b      	str	r3, [r1, #0]
 80141e4:	4770      	bx	lr
 80141e6:	089b      	lsrs	r3, r3, #2
 80141e8:	600b      	str	r3, [r1, #0]
 80141ea:	e7fb      	b.n	80141e4 <__lo0bits+0x22>
 80141ec:	b29a      	uxth	r2, r3
 80141ee:	2a00      	cmp	r2, #0
 80141f0:	d101      	bne.n	80141f6 <__lo0bits+0x34>
 80141f2:	2010      	movs	r0, #16
 80141f4:	0c1b      	lsrs	r3, r3, #16
 80141f6:	b2da      	uxtb	r2, r3
 80141f8:	2a00      	cmp	r2, #0
 80141fa:	d101      	bne.n	8014200 <__lo0bits+0x3e>
 80141fc:	3008      	adds	r0, #8
 80141fe:	0a1b      	lsrs	r3, r3, #8
 8014200:	071a      	lsls	r2, r3, #28
 8014202:	d101      	bne.n	8014208 <__lo0bits+0x46>
 8014204:	3004      	adds	r0, #4
 8014206:	091b      	lsrs	r3, r3, #4
 8014208:	079a      	lsls	r2, r3, #30
 801420a:	d101      	bne.n	8014210 <__lo0bits+0x4e>
 801420c:	3002      	adds	r0, #2
 801420e:	089b      	lsrs	r3, r3, #2
 8014210:	07da      	lsls	r2, r3, #31
 8014212:	d4e9      	bmi.n	80141e8 <__lo0bits+0x26>
 8014214:	3001      	adds	r0, #1
 8014216:	085b      	lsrs	r3, r3, #1
 8014218:	d1e6      	bne.n	80141e8 <__lo0bits+0x26>
 801421a:	2020      	movs	r0, #32
 801421c:	e7e2      	b.n	80141e4 <__lo0bits+0x22>
	...

08014220 <__i2b>:
 8014220:	b510      	push	{r4, lr}
 8014222:	000c      	movs	r4, r1
 8014224:	2101      	movs	r1, #1
 8014226:	f7ff feb3 	bl	8013f90 <_Balloc>
 801422a:	2800      	cmp	r0, #0
 801422c:	d107      	bne.n	801423e <__i2b+0x1e>
 801422e:	2146      	movs	r1, #70	@ 0x46
 8014230:	4c05      	ldr	r4, [pc, #20]	@ (8014248 <__i2b+0x28>)
 8014232:	0002      	movs	r2, r0
 8014234:	4b05      	ldr	r3, [pc, #20]	@ (801424c <__i2b+0x2c>)
 8014236:	0020      	movs	r0, r4
 8014238:	31ff      	adds	r1, #255	@ 0xff
 801423a:	f001 fc5f 	bl	8015afc <__assert_func>
 801423e:	2301      	movs	r3, #1
 8014240:	6144      	str	r4, [r0, #20]
 8014242:	6103      	str	r3, [r0, #16]
 8014244:	bd10      	pop	{r4, pc}
 8014246:	46c0      	nop			@ (mov r8, r8)
 8014248:	080173c6 	.word	0x080173c6
 801424c:	080173b5 	.word	0x080173b5

08014250 <__multiply>:
 8014250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014252:	0014      	movs	r4, r2
 8014254:	690a      	ldr	r2, [r1, #16]
 8014256:	6923      	ldr	r3, [r4, #16]
 8014258:	000d      	movs	r5, r1
 801425a:	b08b      	sub	sp, #44	@ 0x2c
 801425c:	429a      	cmp	r2, r3
 801425e:	db02      	blt.n	8014266 <__multiply+0x16>
 8014260:	0023      	movs	r3, r4
 8014262:	000c      	movs	r4, r1
 8014264:	001d      	movs	r5, r3
 8014266:	6927      	ldr	r7, [r4, #16]
 8014268:	692e      	ldr	r6, [r5, #16]
 801426a:	6861      	ldr	r1, [r4, #4]
 801426c:	19bb      	adds	r3, r7, r6
 801426e:	9303      	str	r3, [sp, #12]
 8014270:	68a3      	ldr	r3, [r4, #8]
 8014272:	19ba      	adds	r2, r7, r6
 8014274:	4293      	cmp	r3, r2
 8014276:	da00      	bge.n	801427a <__multiply+0x2a>
 8014278:	3101      	adds	r1, #1
 801427a:	f7ff fe89 	bl	8013f90 <_Balloc>
 801427e:	9002      	str	r0, [sp, #8]
 8014280:	2800      	cmp	r0, #0
 8014282:	d106      	bne.n	8014292 <__multiply+0x42>
 8014284:	21b1      	movs	r1, #177	@ 0xb1
 8014286:	4b49      	ldr	r3, [pc, #292]	@ (80143ac <__multiply+0x15c>)
 8014288:	4849      	ldr	r0, [pc, #292]	@ (80143b0 <__multiply+0x160>)
 801428a:	9a02      	ldr	r2, [sp, #8]
 801428c:	0049      	lsls	r1, r1, #1
 801428e:	f001 fc35 	bl	8015afc <__assert_func>
 8014292:	9b02      	ldr	r3, [sp, #8]
 8014294:	2200      	movs	r2, #0
 8014296:	3314      	adds	r3, #20
 8014298:	469c      	mov	ip, r3
 801429a:	19bb      	adds	r3, r7, r6
 801429c:	009b      	lsls	r3, r3, #2
 801429e:	4463      	add	r3, ip
 80142a0:	9304      	str	r3, [sp, #16]
 80142a2:	4663      	mov	r3, ip
 80142a4:	9904      	ldr	r1, [sp, #16]
 80142a6:	428b      	cmp	r3, r1
 80142a8:	d32a      	bcc.n	8014300 <__multiply+0xb0>
 80142aa:	0023      	movs	r3, r4
 80142ac:	00bf      	lsls	r7, r7, #2
 80142ae:	3314      	adds	r3, #20
 80142b0:	3514      	adds	r5, #20
 80142b2:	9308      	str	r3, [sp, #32]
 80142b4:	00b6      	lsls	r6, r6, #2
 80142b6:	19db      	adds	r3, r3, r7
 80142b8:	9305      	str	r3, [sp, #20]
 80142ba:	19ab      	adds	r3, r5, r6
 80142bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80142be:	2304      	movs	r3, #4
 80142c0:	9306      	str	r3, [sp, #24]
 80142c2:	0023      	movs	r3, r4
 80142c4:	9a05      	ldr	r2, [sp, #20]
 80142c6:	3315      	adds	r3, #21
 80142c8:	9501      	str	r5, [sp, #4]
 80142ca:	429a      	cmp	r2, r3
 80142cc:	d305      	bcc.n	80142da <__multiply+0x8a>
 80142ce:	1b13      	subs	r3, r2, r4
 80142d0:	3b15      	subs	r3, #21
 80142d2:	089b      	lsrs	r3, r3, #2
 80142d4:	3301      	adds	r3, #1
 80142d6:	009b      	lsls	r3, r3, #2
 80142d8:	9306      	str	r3, [sp, #24]
 80142da:	9b01      	ldr	r3, [sp, #4]
 80142dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80142de:	4293      	cmp	r3, r2
 80142e0:	d310      	bcc.n	8014304 <__multiply+0xb4>
 80142e2:	9b03      	ldr	r3, [sp, #12]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	dd05      	ble.n	80142f4 <__multiply+0xa4>
 80142e8:	9b04      	ldr	r3, [sp, #16]
 80142ea:	3b04      	subs	r3, #4
 80142ec:	9304      	str	r3, [sp, #16]
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d056      	beq.n	80143a2 <__multiply+0x152>
 80142f4:	9b02      	ldr	r3, [sp, #8]
 80142f6:	9a03      	ldr	r2, [sp, #12]
 80142f8:	0018      	movs	r0, r3
 80142fa:	611a      	str	r2, [r3, #16]
 80142fc:	b00b      	add	sp, #44	@ 0x2c
 80142fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014300:	c304      	stmia	r3!, {r2}
 8014302:	e7cf      	b.n	80142a4 <__multiply+0x54>
 8014304:	9b01      	ldr	r3, [sp, #4]
 8014306:	6818      	ldr	r0, [r3, #0]
 8014308:	b280      	uxth	r0, r0
 801430a:	2800      	cmp	r0, #0
 801430c:	d01e      	beq.n	801434c <__multiply+0xfc>
 801430e:	4667      	mov	r7, ip
 8014310:	2500      	movs	r5, #0
 8014312:	9e08      	ldr	r6, [sp, #32]
 8014314:	ce02      	ldmia	r6!, {r1}
 8014316:	683b      	ldr	r3, [r7, #0]
 8014318:	9307      	str	r3, [sp, #28]
 801431a:	b28b      	uxth	r3, r1
 801431c:	4343      	muls	r3, r0
 801431e:	001a      	movs	r2, r3
 8014320:	466b      	mov	r3, sp
 8014322:	0c09      	lsrs	r1, r1, #16
 8014324:	8b9b      	ldrh	r3, [r3, #28]
 8014326:	4341      	muls	r1, r0
 8014328:	18d3      	adds	r3, r2, r3
 801432a:	9a07      	ldr	r2, [sp, #28]
 801432c:	195b      	adds	r3, r3, r5
 801432e:	0c12      	lsrs	r2, r2, #16
 8014330:	1889      	adds	r1, r1, r2
 8014332:	0c1a      	lsrs	r2, r3, #16
 8014334:	188a      	adds	r2, r1, r2
 8014336:	b29b      	uxth	r3, r3
 8014338:	0c15      	lsrs	r5, r2, #16
 801433a:	0412      	lsls	r2, r2, #16
 801433c:	431a      	orrs	r2, r3
 801433e:	9b05      	ldr	r3, [sp, #20]
 8014340:	c704      	stmia	r7!, {r2}
 8014342:	42b3      	cmp	r3, r6
 8014344:	d8e6      	bhi.n	8014314 <__multiply+0xc4>
 8014346:	4663      	mov	r3, ip
 8014348:	9a06      	ldr	r2, [sp, #24]
 801434a:	509d      	str	r5, [r3, r2]
 801434c:	9b01      	ldr	r3, [sp, #4]
 801434e:	6818      	ldr	r0, [r3, #0]
 8014350:	0c00      	lsrs	r0, r0, #16
 8014352:	d020      	beq.n	8014396 <__multiply+0x146>
 8014354:	4663      	mov	r3, ip
 8014356:	0025      	movs	r5, r4
 8014358:	4661      	mov	r1, ip
 801435a:	2700      	movs	r7, #0
 801435c:	681b      	ldr	r3, [r3, #0]
 801435e:	3514      	adds	r5, #20
 8014360:	682a      	ldr	r2, [r5, #0]
 8014362:	680e      	ldr	r6, [r1, #0]
 8014364:	b292      	uxth	r2, r2
 8014366:	4342      	muls	r2, r0
 8014368:	0c36      	lsrs	r6, r6, #16
 801436a:	1992      	adds	r2, r2, r6
 801436c:	19d2      	adds	r2, r2, r7
 801436e:	0416      	lsls	r6, r2, #16
 8014370:	b29b      	uxth	r3, r3
 8014372:	431e      	orrs	r6, r3
 8014374:	600e      	str	r6, [r1, #0]
 8014376:	cd40      	ldmia	r5!, {r6}
 8014378:	684b      	ldr	r3, [r1, #4]
 801437a:	0c36      	lsrs	r6, r6, #16
 801437c:	4346      	muls	r6, r0
 801437e:	b29b      	uxth	r3, r3
 8014380:	0c12      	lsrs	r2, r2, #16
 8014382:	18f3      	adds	r3, r6, r3
 8014384:	189b      	adds	r3, r3, r2
 8014386:	9a05      	ldr	r2, [sp, #20]
 8014388:	0c1f      	lsrs	r7, r3, #16
 801438a:	3104      	adds	r1, #4
 801438c:	42aa      	cmp	r2, r5
 801438e:	d8e7      	bhi.n	8014360 <__multiply+0x110>
 8014390:	4662      	mov	r2, ip
 8014392:	9906      	ldr	r1, [sp, #24]
 8014394:	5053      	str	r3, [r2, r1]
 8014396:	9b01      	ldr	r3, [sp, #4]
 8014398:	3304      	adds	r3, #4
 801439a:	9301      	str	r3, [sp, #4]
 801439c:	2304      	movs	r3, #4
 801439e:	449c      	add	ip, r3
 80143a0:	e79b      	b.n	80142da <__multiply+0x8a>
 80143a2:	9b03      	ldr	r3, [sp, #12]
 80143a4:	3b01      	subs	r3, #1
 80143a6:	9303      	str	r3, [sp, #12]
 80143a8:	e79b      	b.n	80142e2 <__multiply+0x92>
 80143aa:	46c0      	nop			@ (mov r8, r8)
 80143ac:	080173b5 	.word	0x080173b5
 80143b0:	080173c6 	.word	0x080173c6

080143b4 <__pow5mult>:
 80143b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80143b6:	2303      	movs	r3, #3
 80143b8:	0015      	movs	r5, r2
 80143ba:	0007      	movs	r7, r0
 80143bc:	000e      	movs	r6, r1
 80143be:	401a      	ands	r2, r3
 80143c0:	421d      	tst	r5, r3
 80143c2:	d008      	beq.n	80143d6 <__pow5mult+0x22>
 80143c4:	4925      	ldr	r1, [pc, #148]	@ (801445c <__pow5mult+0xa8>)
 80143c6:	3a01      	subs	r2, #1
 80143c8:	0092      	lsls	r2, r2, #2
 80143ca:	5852      	ldr	r2, [r2, r1]
 80143cc:	2300      	movs	r3, #0
 80143ce:	0031      	movs	r1, r6
 80143d0:	f7ff fe46 	bl	8014060 <__multadd>
 80143d4:	0006      	movs	r6, r0
 80143d6:	10ad      	asrs	r5, r5, #2
 80143d8:	d03d      	beq.n	8014456 <__pow5mult+0xa2>
 80143da:	69fc      	ldr	r4, [r7, #28]
 80143dc:	2c00      	cmp	r4, #0
 80143de:	d10f      	bne.n	8014400 <__pow5mult+0x4c>
 80143e0:	2010      	movs	r0, #16
 80143e2:	f7ff fd19 	bl	8013e18 <malloc>
 80143e6:	1e02      	subs	r2, r0, #0
 80143e8:	61f8      	str	r0, [r7, #28]
 80143ea:	d105      	bne.n	80143f8 <__pow5mult+0x44>
 80143ec:	21b4      	movs	r1, #180	@ 0xb4
 80143ee:	4b1c      	ldr	r3, [pc, #112]	@ (8014460 <__pow5mult+0xac>)
 80143f0:	481c      	ldr	r0, [pc, #112]	@ (8014464 <__pow5mult+0xb0>)
 80143f2:	31ff      	adds	r1, #255	@ 0xff
 80143f4:	f001 fb82 	bl	8015afc <__assert_func>
 80143f8:	6044      	str	r4, [r0, #4]
 80143fa:	6084      	str	r4, [r0, #8]
 80143fc:	6004      	str	r4, [r0, #0]
 80143fe:	60c4      	str	r4, [r0, #12]
 8014400:	69fb      	ldr	r3, [r7, #28]
 8014402:	689c      	ldr	r4, [r3, #8]
 8014404:	9301      	str	r3, [sp, #4]
 8014406:	2c00      	cmp	r4, #0
 8014408:	d108      	bne.n	801441c <__pow5mult+0x68>
 801440a:	0038      	movs	r0, r7
 801440c:	4916      	ldr	r1, [pc, #88]	@ (8014468 <__pow5mult+0xb4>)
 801440e:	f7ff ff07 	bl	8014220 <__i2b>
 8014412:	9b01      	ldr	r3, [sp, #4]
 8014414:	0004      	movs	r4, r0
 8014416:	6098      	str	r0, [r3, #8]
 8014418:	2300      	movs	r3, #0
 801441a:	6003      	str	r3, [r0, #0]
 801441c:	2301      	movs	r3, #1
 801441e:	421d      	tst	r5, r3
 8014420:	d00a      	beq.n	8014438 <__pow5mult+0x84>
 8014422:	0031      	movs	r1, r6
 8014424:	0022      	movs	r2, r4
 8014426:	0038      	movs	r0, r7
 8014428:	f7ff ff12 	bl	8014250 <__multiply>
 801442c:	0031      	movs	r1, r6
 801442e:	9001      	str	r0, [sp, #4]
 8014430:	0038      	movs	r0, r7
 8014432:	f7ff fdf1 	bl	8014018 <_Bfree>
 8014436:	9e01      	ldr	r6, [sp, #4]
 8014438:	106d      	asrs	r5, r5, #1
 801443a:	d00c      	beq.n	8014456 <__pow5mult+0xa2>
 801443c:	6820      	ldr	r0, [r4, #0]
 801443e:	2800      	cmp	r0, #0
 8014440:	d107      	bne.n	8014452 <__pow5mult+0x9e>
 8014442:	0022      	movs	r2, r4
 8014444:	0021      	movs	r1, r4
 8014446:	0038      	movs	r0, r7
 8014448:	f7ff ff02 	bl	8014250 <__multiply>
 801444c:	2300      	movs	r3, #0
 801444e:	6020      	str	r0, [r4, #0]
 8014450:	6003      	str	r3, [r0, #0]
 8014452:	0004      	movs	r4, r0
 8014454:	e7e2      	b.n	801441c <__pow5mult+0x68>
 8014456:	0030      	movs	r0, r6
 8014458:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801445a:	46c0      	nop			@ (mov r8, r8)
 801445c:	08017420 	.word	0x08017420
 8014460:	08017346 	.word	0x08017346
 8014464:	080173c6 	.word	0x080173c6
 8014468:	00000271 	.word	0x00000271

0801446c <__lshift>:
 801446c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801446e:	000c      	movs	r4, r1
 8014470:	0016      	movs	r6, r2
 8014472:	6923      	ldr	r3, [r4, #16]
 8014474:	1157      	asrs	r7, r2, #5
 8014476:	b085      	sub	sp, #20
 8014478:	18fb      	adds	r3, r7, r3
 801447a:	9301      	str	r3, [sp, #4]
 801447c:	3301      	adds	r3, #1
 801447e:	9300      	str	r3, [sp, #0]
 8014480:	6849      	ldr	r1, [r1, #4]
 8014482:	68a3      	ldr	r3, [r4, #8]
 8014484:	9002      	str	r0, [sp, #8]
 8014486:	9a00      	ldr	r2, [sp, #0]
 8014488:	4293      	cmp	r3, r2
 801448a:	db10      	blt.n	80144ae <__lshift+0x42>
 801448c:	9802      	ldr	r0, [sp, #8]
 801448e:	f7ff fd7f 	bl	8013f90 <_Balloc>
 8014492:	2300      	movs	r3, #0
 8014494:	0001      	movs	r1, r0
 8014496:	0005      	movs	r5, r0
 8014498:	001a      	movs	r2, r3
 801449a:	3114      	adds	r1, #20
 801449c:	4298      	cmp	r0, r3
 801449e:	d10c      	bne.n	80144ba <__lshift+0x4e>
 80144a0:	21ef      	movs	r1, #239	@ 0xef
 80144a2:	002a      	movs	r2, r5
 80144a4:	4b25      	ldr	r3, [pc, #148]	@ (801453c <__lshift+0xd0>)
 80144a6:	4826      	ldr	r0, [pc, #152]	@ (8014540 <__lshift+0xd4>)
 80144a8:	0049      	lsls	r1, r1, #1
 80144aa:	f001 fb27 	bl	8015afc <__assert_func>
 80144ae:	3101      	adds	r1, #1
 80144b0:	005b      	lsls	r3, r3, #1
 80144b2:	e7e8      	b.n	8014486 <__lshift+0x1a>
 80144b4:	0098      	lsls	r0, r3, #2
 80144b6:	500a      	str	r2, [r1, r0]
 80144b8:	3301      	adds	r3, #1
 80144ba:	42bb      	cmp	r3, r7
 80144bc:	dbfa      	blt.n	80144b4 <__lshift+0x48>
 80144be:	43fb      	mvns	r3, r7
 80144c0:	17db      	asrs	r3, r3, #31
 80144c2:	401f      	ands	r7, r3
 80144c4:	00bf      	lsls	r7, r7, #2
 80144c6:	0023      	movs	r3, r4
 80144c8:	201f      	movs	r0, #31
 80144ca:	19c9      	adds	r1, r1, r7
 80144cc:	0037      	movs	r7, r6
 80144ce:	6922      	ldr	r2, [r4, #16]
 80144d0:	3314      	adds	r3, #20
 80144d2:	0092      	lsls	r2, r2, #2
 80144d4:	189a      	adds	r2, r3, r2
 80144d6:	4007      	ands	r7, r0
 80144d8:	4206      	tst	r6, r0
 80144da:	d029      	beq.n	8014530 <__lshift+0xc4>
 80144dc:	3001      	adds	r0, #1
 80144de:	1bc0      	subs	r0, r0, r7
 80144e0:	9003      	str	r0, [sp, #12]
 80144e2:	468c      	mov	ip, r1
 80144e4:	2000      	movs	r0, #0
 80144e6:	681e      	ldr	r6, [r3, #0]
 80144e8:	40be      	lsls	r6, r7
 80144ea:	4306      	orrs	r6, r0
 80144ec:	4660      	mov	r0, ip
 80144ee:	c040      	stmia	r0!, {r6}
 80144f0:	4684      	mov	ip, r0
 80144f2:	9e03      	ldr	r6, [sp, #12]
 80144f4:	cb01      	ldmia	r3!, {r0}
 80144f6:	40f0      	lsrs	r0, r6
 80144f8:	429a      	cmp	r2, r3
 80144fa:	d8f4      	bhi.n	80144e6 <__lshift+0x7a>
 80144fc:	0026      	movs	r6, r4
 80144fe:	3615      	adds	r6, #21
 8014500:	2304      	movs	r3, #4
 8014502:	42b2      	cmp	r2, r6
 8014504:	d304      	bcc.n	8014510 <__lshift+0xa4>
 8014506:	1b13      	subs	r3, r2, r4
 8014508:	3b15      	subs	r3, #21
 801450a:	089b      	lsrs	r3, r3, #2
 801450c:	3301      	adds	r3, #1
 801450e:	009b      	lsls	r3, r3, #2
 8014510:	50c8      	str	r0, [r1, r3]
 8014512:	2800      	cmp	r0, #0
 8014514:	d002      	beq.n	801451c <__lshift+0xb0>
 8014516:	9b01      	ldr	r3, [sp, #4]
 8014518:	3302      	adds	r3, #2
 801451a:	9300      	str	r3, [sp, #0]
 801451c:	9b00      	ldr	r3, [sp, #0]
 801451e:	9802      	ldr	r0, [sp, #8]
 8014520:	3b01      	subs	r3, #1
 8014522:	0021      	movs	r1, r4
 8014524:	612b      	str	r3, [r5, #16]
 8014526:	f7ff fd77 	bl	8014018 <_Bfree>
 801452a:	0028      	movs	r0, r5
 801452c:	b005      	add	sp, #20
 801452e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014530:	cb01      	ldmia	r3!, {r0}
 8014532:	c101      	stmia	r1!, {r0}
 8014534:	429a      	cmp	r2, r3
 8014536:	d8fb      	bhi.n	8014530 <__lshift+0xc4>
 8014538:	e7f0      	b.n	801451c <__lshift+0xb0>
 801453a:	46c0      	nop			@ (mov r8, r8)
 801453c:	080173b5 	.word	0x080173b5
 8014540:	080173c6 	.word	0x080173c6

08014544 <__mcmp>:
 8014544:	b530      	push	{r4, r5, lr}
 8014546:	690b      	ldr	r3, [r1, #16]
 8014548:	6904      	ldr	r4, [r0, #16]
 801454a:	0002      	movs	r2, r0
 801454c:	1ae0      	subs	r0, r4, r3
 801454e:	429c      	cmp	r4, r3
 8014550:	d10f      	bne.n	8014572 <__mcmp+0x2e>
 8014552:	3214      	adds	r2, #20
 8014554:	009b      	lsls	r3, r3, #2
 8014556:	3114      	adds	r1, #20
 8014558:	0014      	movs	r4, r2
 801455a:	18c9      	adds	r1, r1, r3
 801455c:	18d2      	adds	r2, r2, r3
 801455e:	3a04      	subs	r2, #4
 8014560:	3904      	subs	r1, #4
 8014562:	6815      	ldr	r5, [r2, #0]
 8014564:	680b      	ldr	r3, [r1, #0]
 8014566:	429d      	cmp	r5, r3
 8014568:	d004      	beq.n	8014574 <__mcmp+0x30>
 801456a:	2001      	movs	r0, #1
 801456c:	429d      	cmp	r5, r3
 801456e:	d200      	bcs.n	8014572 <__mcmp+0x2e>
 8014570:	3802      	subs	r0, #2
 8014572:	bd30      	pop	{r4, r5, pc}
 8014574:	4294      	cmp	r4, r2
 8014576:	d3f2      	bcc.n	801455e <__mcmp+0x1a>
 8014578:	e7fb      	b.n	8014572 <__mcmp+0x2e>
	...

0801457c <__mdiff>:
 801457c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801457e:	000c      	movs	r4, r1
 8014580:	b087      	sub	sp, #28
 8014582:	9000      	str	r0, [sp, #0]
 8014584:	0011      	movs	r1, r2
 8014586:	0020      	movs	r0, r4
 8014588:	0017      	movs	r7, r2
 801458a:	f7ff ffdb 	bl	8014544 <__mcmp>
 801458e:	1e05      	subs	r5, r0, #0
 8014590:	d110      	bne.n	80145b4 <__mdiff+0x38>
 8014592:	0001      	movs	r1, r0
 8014594:	9800      	ldr	r0, [sp, #0]
 8014596:	f7ff fcfb 	bl	8013f90 <_Balloc>
 801459a:	1e02      	subs	r2, r0, #0
 801459c:	d104      	bne.n	80145a8 <__mdiff+0x2c>
 801459e:	4b40      	ldr	r3, [pc, #256]	@ (80146a0 <__mdiff+0x124>)
 80145a0:	4840      	ldr	r0, [pc, #256]	@ (80146a4 <__mdiff+0x128>)
 80145a2:	4941      	ldr	r1, [pc, #260]	@ (80146a8 <__mdiff+0x12c>)
 80145a4:	f001 faaa 	bl	8015afc <__assert_func>
 80145a8:	2301      	movs	r3, #1
 80145aa:	6145      	str	r5, [r0, #20]
 80145ac:	6103      	str	r3, [r0, #16]
 80145ae:	0010      	movs	r0, r2
 80145b0:	b007      	add	sp, #28
 80145b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80145b4:	2600      	movs	r6, #0
 80145b6:	42b0      	cmp	r0, r6
 80145b8:	da03      	bge.n	80145c2 <__mdiff+0x46>
 80145ba:	0023      	movs	r3, r4
 80145bc:	003c      	movs	r4, r7
 80145be:	001f      	movs	r7, r3
 80145c0:	3601      	adds	r6, #1
 80145c2:	6861      	ldr	r1, [r4, #4]
 80145c4:	9800      	ldr	r0, [sp, #0]
 80145c6:	f7ff fce3 	bl	8013f90 <_Balloc>
 80145ca:	1e02      	subs	r2, r0, #0
 80145cc:	d103      	bne.n	80145d6 <__mdiff+0x5a>
 80145ce:	4b34      	ldr	r3, [pc, #208]	@ (80146a0 <__mdiff+0x124>)
 80145d0:	4834      	ldr	r0, [pc, #208]	@ (80146a4 <__mdiff+0x128>)
 80145d2:	4936      	ldr	r1, [pc, #216]	@ (80146ac <__mdiff+0x130>)
 80145d4:	e7e6      	b.n	80145a4 <__mdiff+0x28>
 80145d6:	6923      	ldr	r3, [r4, #16]
 80145d8:	3414      	adds	r4, #20
 80145da:	9300      	str	r3, [sp, #0]
 80145dc:	009b      	lsls	r3, r3, #2
 80145de:	18e3      	adds	r3, r4, r3
 80145e0:	0021      	movs	r1, r4
 80145e2:	9401      	str	r4, [sp, #4]
 80145e4:	003c      	movs	r4, r7
 80145e6:	9302      	str	r3, [sp, #8]
 80145e8:	693b      	ldr	r3, [r7, #16]
 80145ea:	3414      	adds	r4, #20
 80145ec:	009b      	lsls	r3, r3, #2
 80145ee:	18e3      	adds	r3, r4, r3
 80145f0:	9303      	str	r3, [sp, #12]
 80145f2:	0003      	movs	r3, r0
 80145f4:	60c6      	str	r6, [r0, #12]
 80145f6:	468c      	mov	ip, r1
 80145f8:	2000      	movs	r0, #0
 80145fa:	3314      	adds	r3, #20
 80145fc:	9304      	str	r3, [sp, #16]
 80145fe:	9305      	str	r3, [sp, #20]
 8014600:	4663      	mov	r3, ip
 8014602:	cb20      	ldmia	r3!, {r5}
 8014604:	b2a9      	uxth	r1, r5
 8014606:	000e      	movs	r6, r1
 8014608:	469c      	mov	ip, r3
 801460a:	cc08      	ldmia	r4!, {r3}
 801460c:	0c2d      	lsrs	r5, r5, #16
 801460e:	b299      	uxth	r1, r3
 8014610:	1a71      	subs	r1, r6, r1
 8014612:	1809      	adds	r1, r1, r0
 8014614:	0c1b      	lsrs	r3, r3, #16
 8014616:	1408      	asrs	r0, r1, #16
 8014618:	1aeb      	subs	r3, r5, r3
 801461a:	181b      	adds	r3, r3, r0
 801461c:	1418      	asrs	r0, r3, #16
 801461e:	b289      	uxth	r1, r1
 8014620:	041b      	lsls	r3, r3, #16
 8014622:	4319      	orrs	r1, r3
 8014624:	9b05      	ldr	r3, [sp, #20]
 8014626:	c302      	stmia	r3!, {r1}
 8014628:	9305      	str	r3, [sp, #20]
 801462a:	9b03      	ldr	r3, [sp, #12]
 801462c:	42a3      	cmp	r3, r4
 801462e:	d8e7      	bhi.n	8014600 <__mdiff+0x84>
 8014630:	0039      	movs	r1, r7
 8014632:	9c03      	ldr	r4, [sp, #12]
 8014634:	3115      	adds	r1, #21
 8014636:	2304      	movs	r3, #4
 8014638:	428c      	cmp	r4, r1
 801463a:	d304      	bcc.n	8014646 <__mdiff+0xca>
 801463c:	1be3      	subs	r3, r4, r7
 801463e:	3b15      	subs	r3, #21
 8014640:	089b      	lsrs	r3, r3, #2
 8014642:	3301      	adds	r3, #1
 8014644:	009b      	lsls	r3, r3, #2
 8014646:	9901      	ldr	r1, [sp, #4]
 8014648:	18cd      	adds	r5, r1, r3
 801464a:	9904      	ldr	r1, [sp, #16]
 801464c:	002e      	movs	r6, r5
 801464e:	18cb      	adds	r3, r1, r3
 8014650:	001f      	movs	r7, r3
 8014652:	9902      	ldr	r1, [sp, #8]
 8014654:	428e      	cmp	r6, r1
 8014656:	d311      	bcc.n	801467c <__mdiff+0x100>
 8014658:	9c02      	ldr	r4, [sp, #8]
 801465a:	1ee9      	subs	r1, r5, #3
 801465c:	2000      	movs	r0, #0
 801465e:	428c      	cmp	r4, r1
 8014660:	d304      	bcc.n	801466c <__mdiff+0xf0>
 8014662:	0021      	movs	r1, r4
 8014664:	3103      	adds	r1, #3
 8014666:	1b49      	subs	r1, r1, r5
 8014668:	0889      	lsrs	r1, r1, #2
 801466a:	0088      	lsls	r0, r1, #2
 801466c:	181b      	adds	r3, r3, r0
 801466e:	3b04      	subs	r3, #4
 8014670:	6819      	ldr	r1, [r3, #0]
 8014672:	2900      	cmp	r1, #0
 8014674:	d010      	beq.n	8014698 <__mdiff+0x11c>
 8014676:	9b00      	ldr	r3, [sp, #0]
 8014678:	6113      	str	r3, [r2, #16]
 801467a:	e798      	b.n	80145ae <__mdiff+0x32>
 801467c:	4684      	mov	ip, r0
 801467e:	ce02      	ldmia	r6!, {r1}
 8014680:	b288      	uxth	r0, r1
 8014682:	4460      	add	r0, ip
 8014684:	1400      	asrs	r0, r0, #16
 8014686:	0c0c      	lsrs	r4, r1, #16
 8014688:	1904      	adds	r4, r0, r4
 801468a:	4461      	add	r1, ip
 801468c:	1420      	asrs	r0, r4, #16
 801468e:	b289      	uxth	r1, r1
 8014690:	0424      	lsls	r4, r4, #16
 8014692:	4321      	orrs	r1, r4
 8014694:	c702      	stmia	r7!, {r1}
 8014696:	e7dc      	b.n	8014652 <__mdiff+0xd6>
 8014698:	9900      	ldr	r1, [sp, #0]
 801469a:	3901      	subs	r1, #1
 801469c:	9100      	str	r1, [sp, #0]
 801469e:	e7e6      	b.n	801466e <__mdiff+0xf2>
 80146a0:	080173b5 	.word	0x080173b5
 80146a4:	080173c6 	.word	0x080173c6
 80146a8:	00000237 	.word	0x00000237
 80146ac:	00000245 	.word	0x00000245

080146b0 <__ulp>:
 80146b0:	b510      	push	{r4, lr}
 80146b2:	2400      	movs	r4, #0
 80146b4:	4b0c      	ldr	r3, [pc, #48]	@ (80146e8 <__ulp+0x38>)
 80146b6:	4a0d      	ldr	r2, [pc, #52]	@ (80146ec <__ulp+0x3c>)
 80146b8:	400b      	ands	r3, r1
 80146ba:	189b      	adds	r3, r3, r2
 80146bc:	42a3      	cmp	r3, r4
 80146be:	dc06      	bgt.n	80146ce <__ulp+0x1e>
 80146c0:	425b      	negs	r3, r3
 80146c2:	151a      	asrs	r2, r3, #20
 80146c4:	2a13      	cmp	r2, #19
 80146c6:	dc05      	bgt.n	80146d4 <__ulp+0x24>
 80146c8:	2380      	movs	r3, #128	@ 0x80
 80146ca:	031b      	lsls	r3, r3, #12
 80146cc:	4113      	asrs	r3, r2
 80146ce:	0019      	movs	r1, r3
 80146d0:	0020      	movs	r0, r4
 80146d2:	bd10      	pop	{r4, pc}
 80146d4:	3a14      	subs	r2, #20
 80146d6:	2401      	movs	r4, #1
 80146d8:	2a1e      	cmp	r2, #30
 80146da:	dc02      	bgt.n	80146e2 <__ulp+0x32>
 80146dc:	2480      	movs	r4, #128	@ 0x80
 80146de:	0624      	lsls	r4, r4, #24
 80146e0:	40d4      	lsrs	r4, r2
 80146e2:	2300      	movs	r3, #0
 80146e4:	e7f3      	b.n	80146ce <__ulp+0x1e>
 80146e6:	46c0      	nop			@ (mov r8, r8)
 80146e8:	7ff00000 	.word	0x7ff00000
 80146ec:	fcc00000 	.word	0xfcc00000

080146f0 <__b2d>:
 80146f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80146f2:	0006      	movs	r6, r0
 80146f4:	6903      	ldr	r3, [r0, #16]
 80146f6:	3614      	adds	r6, #20
 80146f8:	009b      	lsls	r3, r3, #2
 80146fa:	18f3      	adds	r3, r6, r3
 80146fc:	1f1d      	subs	r5, r3, #4
 80146fe:	682c      	ldr	r4, [r5, #0]
 8014700:	000f      	movs	r7, r1
 8014702:	0020      	movs	r0, r4
 8014704:	9301      	str	r3, [sp, #4]
 8014706:	f7ff fd3b 	bl	8014180 <__hi0bits>
 801470a:	2220      	movs	r2, #32
 801470c:	1a12      	subs	r2, r2, r0
 801470e:	603a      	str	r2, [r7, #0]
 8014710:	0003      	movs	r3, r0
 8014712:	4a1c      	ldr	r2, [pc, #112]	@ (8014784 <__b2d+0x94>)
 8014714:	280a      	cmp	r0, #10
 8014716:	dc15      	bgt.n	8014744 <__b2d+0x54>
 8014718:	210b      	movs	r1, #11
 801471a:	0027      	movs	r7, r4
 801471c:	1a09      	subs	r1, r1, r0
 801471e:	40cf      	lsrs	r7, r1
 8014720:	433a      	orrs	r2, r7
 8014722:	468c      	mov	ip, r1
 8014724:	0011      	movs	r1, r2
 8014726:	2200      	movs	r2, #0
 8014728:	42ae      	cmp	r6, r5
 801472a:	d202      	bcs.n	8014732 <__b2d+0x42>
 801472c:	9a01      	ldr	r2, [sp, #4]
 801472e:	3a08      	subs	r2, #8
 8014730:	6812      	ldr	r2, [r2, #0]
 8014732:	3315      	adds	r3, #21
 8014734:	409c      	lsls	r4, r3
 8014736:	4663      	mov	r3, ip
 8014738:	0027      	movs	r7, r4
 801473a:	40da      	lsrs	r2, r3
 801473c:	4317      	orrs	r7, r2
 801473e:	0038      	movs	r0, r7
 8014740:	b003      	add	sp, #12
 8014742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014744:	2700      	movs	r7, #0
 8014746:	42ae      	cmp	r6, r5
 8014748:	d202      	bcs.n	8014750 <__b2d+0x60>
 801474a:	9d01      	ldr	r5, [sp, #4]
 801474c:	3d08      	subs	r5, #8
 801474e:	682f      	ldr	r7, [r5, #0]
 8014750:	210b      	movs	r1, #11
 8014752:	4249      	negs	r1, r1
 8014754:	468c      	mov	ip, r1
 8014756:	449c      	add	ip, r3
 8014758:	2b0b      	cmp	r3, #11
 801475a:	d010      	beq.n	801477e <__b2d+0x8e>
 801475c:	4661      	mov	r1, ip
 801475e:	2320      	movs	r3, #32
 8014760:	408c      	lsls	r4, r1
 8014762:	1a5b      	subs	r3, r3, r1
 8014764:	0039      	movs	r1, r7
 8014766:	40d9      	lsrs	r1, r3
 8014768:	430c      	orrs	r4, r1
 801476a:	4322      	orrs	r2, r4
 801476c:	0011      	movs	r1, r2
 801476e:	2200      	movs	r2, #0
 8014770:	42b5      	cmp	r5, r6
 8014772:	d901      	bls.n	8014778 <__b2d+0x88>
 8014774:	3d04      	subs	r5, #4
 8014776:	682a      	ldr	r2, [r5, #0]
 8014778:	4664      	mov	r4, ip
 801477a:	40a7      	lsls	r7, r4
 801477c:	e7dd      	b.n	801473a <__b2d+0x4a>
 801477e:	4322      	orrs	r2, r4
 8014780:	0011      	movs	r1, r2
 8014782:	e7dc      	b.n	801473e <__b2d+0x4e>
 8014784:	3ff00000 	.word	0x3ff00000

08014788 <__d2b>:
 8014788:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801478a:	2101      	movs	r1, #1
 801478c:	0016      	movs	r6, r2
 801478e:	001f      	movs	r7, r3
 8014790:	f7ff fbfe 	bl	8013f90 <_Balloc>
 8014794:	1e04      	subs	r4, r0, #0
 8014796:	d105      	bne.n	80147a4 <__d2b+0x1c>
 8014798:	0022      	movs	r2, r4
 801479a:	4b25      	ldr	r3, [pc, #148]	@ (8014830 <__d2b+0xa8>)
 801479c:	4825      	ldr	r0, [pc, #148]	@ (8014834 <__d2b+0xac>)
 801479e:	4926      	ldr	r1, [pc, #152]	@ (8014838 <__d2b+0xb0>)
 80147a0:	f001 f9ac 	bl	8015afc <__assert_func>
 80147a4:	033b      	lsls	r3, r7, #12
 80147a6:	007d      	lsls	r5, r7, #1
 80147a8:	0b1b      	lsrs	r3, r3, #12
 80147aa:	0d6d      	lsrs	r5, r5, #21
 80147ac:	d002      	beq.n	80147b4 <__d2b+0x2c>
 80147ae:	2280      	movs	r2, #128	@ 0x80
 80147b0:	0352      	lsls	r2, r2, #13
 80147b2:	4313      	orrs	r3, r2
 80147b4:	9301      	str	r3, [sp, #4]
 80147b6:	2e00      	cmp	r6, #0
 80147b8:	d025      	beq.n	8014806 <__d2b+0x7e>
 80147ba:	4668      	mov	r0, sp
 80147bc:	9600      	str	r6, [sp, #0]
 80147be:	f7ff fd00 	bl	80141c2 <__lo0bits>
 80147c2:	9b01      	ldr	r3, [sp, #4]
 80147c4:	9900      	ldr	r1, [sp, #0]
 80147c6:	2800      	cmp	r0, #0
 80147c8:	d01b      	beq.n	8014802 <__d2b+0x7a>
 80147ca:	2220      	movs	r2, #32
 80147cc:	001e      	movs	r6, r3
 80147ce:	1a12      	subs	r2, r2, r0
 80147d0:	4096      	lsls	r6, r2
 80147d2:	0032      	movs	r2, r6
 80147d4:	40c3      	lsrs	r3, r0
 80147d6:	430a      	orrs	r2, r1
 80147d8:	6162      	str	r2, [r4, #20]
 80147da:	9301      	str	r3, [sp, #4]
 80147dc:	9e01      	ldr	r6, [sp, #4]
 80147de:	61a6      	str	r6, [r4, #24]
 80147e0:	1e73      	subs	r3, r6, #1
 80147e2:	419e      	sbcs	r6, r3
 80147e4:	3601      	adds	r6, #1
 80147e6:	6126      	str	r6, [r4, #16]
 80147e8:	2d00      	cmp	r5, #0
 80147ea:	d014      	beq.n	8014816 <__d2b+0x8e>
 80147ec:	2635      	movs	r6, #53	@ 0x35
 80147ee:	4b13      	ldr	r3, [pc, #76]	@ (801483c <__d2b+0xb4>)
 80147f0:	18ed      	adds	r5, r5, r3
 80147f2:	9b08      	ldr	r3, [sp, #32]
 80147f4:	182d      	adds	r5, r5, r0
 80147f6:	601d      	str	r5, [r3, #0]
 80147f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147fa:	1a36      	subs	r6, r6, r0
 80147fc:	601e      	str	r6, [r3, #0]
 80147fe:	0020      	movs	r0, r4
 8014800:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8014802:	6161      	str	r1, [r4, #20]
 8014804:	e7ea      	b.n	80147dc <__d2b+0x54>
 8014806:	a801      	add	r0, sp, #4
 8014808:	f7ff fcdb 	bl	80141c2 <__lo0bits>
 801480c:	9b01      	ldr	r3, [sp, #4]
 801480e:	2601      	movs	r6, #1
 8014810:	6163      	str	r3, [r4, #20]
 8014812:	3020      	adds	r0, #32
 8014814:	e7e7      	b.n	80147e6 <__d2b+0x5e>
 8014816:	4b0a      	ldr	r3, [pc, #40]	@ (8014840 <__d2b+0xb8>)
 8014818:	18c0      	adds	r0, r0, r3
 801481a:	9b08      	ldr	r3, [sp, #32]
 801481c:	6018      	str	r0, [r3, #0]
 801481e:	4b09      	ldr	r3, [pc, #36]	@ (8014844 <__d2b+0xbc>)
 8014820:	18f3      	adds	r3, r6, r3
 8014822:	009b      	lsls	r3, r3, #2
 8014824:	18e3      	adds	r3, r4, r3
 8014826:	6958      	ldr	r0, [r3, #20]
 8014828:	f7ff fcaa 	bl	8014180 <__hi0bits>
 801482c:	0176      	lsls	r6, r6, #5
 801482e:	e7e3      	b.n	80147f8 <__d2b+0x70>
 8014830:	080173b5 	.word	0x080173b5
 8014834:	080173c6 	.word	0x080173c6
 8014838:	0000030f 	.word	0x0000030f
 801483c:	fffffbcd 	.word	0xfffffbcd
 8014840:	fffffbce 	.word	0xfffffbce
 8014844:	3fffffff 	.word	0x3fffffff

08014848 <__ratio>:
 8014848:	b5f0      	push	{r4, r5, r6, r7, lr}
 801484a:	b087      	sub	sp, #28
 801484c:	000f      	movs	r7, r1
 801484e:	a904      	add	r1, sp, #16
 8014850:	0006      	movs	r6, r0
 8014852:	f7ff ff4d 	bl	80146f0 <__b2d>
 8014856:	9000      	str	r0, [sp, #0]
 8014858:	9101      	str	r1, [sp, #4]
 801485a:	9b00      	ldr	r3, [sp, #0]
 801485c:	9c01      	ldr	r4, [sp, #4]
 801485e:	0038      	movs	r0, r7
 8014860:	a905      	add	r1, sp, #20
 8014862:	9302      	str	r3, [sp, #8]
 8014864:	9403      	str	r4, [sp, #12]
 8014866:	f7ff ff43 	bl	80146f0 <__b2d>
 801486a:	000d      	movs	r5, r1
 801486c:	0002      	movs	r2, r0
 801486e:	000b      	movs	r3, r1
 8014870:	6930      	ldr	r0, [r6, #16]
 8014872:	6939      	ldr	r1, [r7, #16]
 8014874:	9e04      	ldr	r6, [sp, #16]
 8014876:	1a40      	subs	r0, r0, r1
 8014878:	9905      	ldr	r1, [sp, #20]
 801487a:	0140      	lsls	r0, r0, #5
 801487c:	1a71      	subs	r1, r6, r1
 801487e:	1841      	adds	r1, r0, r1
 8014880:	0508      	lsls	r0, r1, #20
 8014882:	2900      	cmp	r1, #0
 8014884:	dd08      	ble.n	8014898 <__ratio+0x50>
 8014886:	9901      	ldr	r1, [sp, #4]
 8014888:	1841      	adds	r1, r0, r1
 801488a:	9103      	str	r1, [sp, #12]
 801488c:	9802      	ldr	r0, [sp, #8]
 801488e:	9903      	ldr	r1, [sp, #12]
 8014890:	f7ed fa30 	bl	8001cf4 <__aeabi_ddiv>
 8014894:	b007      	add	sp, #28
 8014896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014898:	1a2b      	subs	r3, r5, r0
 801489a:	e7f7      	b.n	801488c <__ratio+0x44>

0801489c <__copybits>:
 801489c:	b570      	push	{r4, r5, r6, lr}
 801489e:	0014      	movs	r4, r2
 80148a0:	0005      	movs	r5, r0
 80148a2:	3901      	subs	r1, #1
 80148a4:	6913      	ldr	r3, [r2, #16]
 80148a6:	1149      	asrs	r1, r1, #5
 80148a8:	3101      	adds	r1, #1
 80148aa:	0089      	lsls	r1, r1, #2
 80148ac:	3414      	adds	r4, #20
 80148ae:	009b      	lsls	r3, r3, #2
 80148b0:	1841      	adds	r1, r0, r1
 80148b2:	18e3      	adds	r3, r4, r3
 80148b4:	42a3      	cmp	r3, r4
 80148b6:	d80d      	bhi.n	80148d4 <__copybits+0x38>
 80148b8:	0014      	movs	r4, r2
 80148ba:	3411      	adds	r4, #17
 80148bc:	2500      	movs	r5, #0
 80148be:	429c      	cmp	r4, r3
 80148c0:	d803      	bhi.n	80148ca <__copybits+0x2e>
 80148c2:	1a9b      	subs	r3, r3, r2
 80148c4:	3b11      	subs	r3, #17
 80148c6:	089b      	lsrs	r3, r3, #2
 80148c8:	009d      	lsls	r5, r3, #2
 80148ca:	2300      	movs	r3, #0
 80148cc:	1940      	adds	r0, r0, r5
 80148ce:	4281      	cmp	r1, r0
 80148d0:	d803      	bhi.n	80148da <__copybits+0x3e>
 80148d2:	bd70      	pop	{r4, r5, r6, pc}
 80148d4:	cc40      	ldmia	r4!, {r6}
 80148d6:	c540      	stmia	r5!, {r6}
 80148d8:	e7ec      	b.n	80148b4 <__copybits+0x18>
 80148da:	c008      	stmia	r0!, {r3}
 80148dc:	e7f7      	b.n	80148ce <__copybits+0x32>

080148de <__any_on>:
 80148de:	0002      	movs	r2, r0
 80148e0:	6900      	ldr	r0, [r0, #16]
 80148e2:	b510      	push	{r4, lr}
 80148e4:	3214      	adds	r2, #20
 80148e6:	114b      	asrs	r3, r1, #5
 80148e8:	4298      	cmp	r0, r3
 80148ea:	db13      	blt.n	8014914 <__any_on+0x36>
 80148ec:	dd0c      	ble.n	8014908 <__any_on+0x2a>
 80148ee:	241f      	movs	r4, #31
 80148f0:	0008      	movs	r0, r1
 80148f2:	4020      	ands	r0, r4
 80148f4:	4221      	tst	r1, r4
 80148f6:	d007      	beq.n	8014908 <__any_on+0x2a>
 80148f8:	0099      	lsls	r1, r3, #2
 80148fa:	588c      	ldr	r4, [r1, r2]
 80148fc:	0021      	movs	r1, r4
 80148fe:	40c1      	lsrs	r1, r0
 8014900:	4081      	lsls	r1, r0
 8014902:	2001      	movs	r0, #1
 8014904:	428c      	cmp	r4, r1
 8014906:	d104      	bne.n	8014912 <__any_on+0x34>
 8014908:	009b      	lsls	r3, r3, #2
 801490a:	18d3      	adds	r3, r2, r3
 801490c:	4293      	cmp	r3, r2
 801490e:	d803      	bhi.n	8014918 <__any_on+0x3a>
 8014910:	2000      	movs	r0, #0
 8014912:	bd10      	pop	{r4, pc}
 8014914:	0003      	movs	r3, r0
 8014916:	e7f7      	b.n	8014908 <__any_on+0x2a>
 8014918:	3b04      	subs	r3, #4
 801491a:	6819      	ldr	r1, [r3, #0]
 801491c:	2900      	cmp	r1, #0
 801491e:	d0f5      	beq.n	801490c <__any_on+0x2e>
 8014920:	2001      	movs	r0, #1
 8014922:	e7f6      	b.n	8014912 <__any_on+0x34>

08014924 <sulp>:
 8014924:	b570      	push	{r4, r5, r6, lr}
 8014926:	0016      	movs	r6, r2
 8014928:	000d      	movs	r5, r1
 801492a:	f7ff fec1 	bl	80146b0 <__ulp>
 801492e:	2e00      	cmp	r6, #0
 8014930:	d00d      	beq.n	801494e <sulp+0x2a>
 8014932:	236b      	movs	r3, #107	@ 0x6b
 8014934:	006a      	lsls	r2, r5, #1
 8014936:	0d52      	lsrs	r2, r2, #21
 8014938:	1a9b      	subs	r3, r3, r2
 801493a:	2b00      	cmp	r3, #0
 801493c:	dd07      	ble.n	801494e <sulp+0x2a>
 801493e:	2400      	movs	r4, #0
 8014940:	4a03      	ldr	r2, [pc, #12]	@ (8014950 <sulp+0x2c>)
 8014942:	051b      	lsls	r3, r3, #20
 8014944:	189d      	adds	r5, r3, r2
 8014946:	002b      	movs	r3, r5
 8014948:	0022      	movs	r2, r4
 801494a:	f7ed fe17 	bl	800257c <__aeabi_dmul>
 801494e:	bd70      	pop	{r4, r5, r6, pc}
 8014950:	3ff00000 	.word	0x3ff00000

08014954 <_strtod_l>:
 8014954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014956:	b0a3      	sub	sp, #140	@ 0x8c
 8014958:	921b      	str	r2, [sp, #108]	@ 0x6c
 801495a:	2200      	movs	r2, #0
 801495c:	2600      	movs	r6, #0
 801495e:	2700      	movs	r7, #0
 8014960:	9005      	str	r0, [sp, #20]
 8014962:	9109      	str	r1, [sp, #36]	@ 0x24
 8014964:	921e      	str	r2, [sp, #120]	@ 0x78
 8014966:	911d      	str	r1, [sp, #116]	@ 0x74
 8014968:	780a      	ldrb	r2, [r1, #0]
 801496a:	2a2b      	cmp	r2, #43	@ 0x2b
 801496c:	d053      	beq.n	8014a16 <_strtod_l+0xc2>
 801496e:	d83f      	bhi.n	80149f0 <_strtod_l+0x9c>
 8014970:	2a0d      	cmp	r2, #13
 8014972:	d839      	bhi.n	80149e8 <_strtod_l+0x94>
 8014974:	2a08      	cmp	r2, #8
 8014976:	d839      	bhi.n	80149ec <_strtod_l+0x98>
 8014978:	2a00      	cmp	r2, #0
 801497a:	d042      	beq.n	8014a02 <_strtod_l+0xae>
 801497c:	2200      	movs	r2, #0
 801497e:	9212      	str	r2, [sp, #72]	@ 0x48
 8014980:	2100      	movs	r1, #0
 8014982:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8014984:	910c      	str	r1, [sp, #48]	@ 0x30
 8014986:	782a      	ldrb	r2, [r5, #0]
 8014988:	2a30      	cmp	r2, #48	@ 0x30
 801498a:	d000      	beq.n	801498e <_strtod_l+0x3a>
 801498c:	e083      	b.n	8014a96 <_strtod_l+0x142>
 801498e:	786a      	ldrb	r2, [r5, #1]
 8014990:	3120      	adds	r1, #32
 8014992:	438a      	bics	r2, r1
 8014994:	2a58      	cmp	r2, #88	@ 0x58
 8014996:	d000      	beq.n	801499a <_strtod_l+0x46>
 8014998:	e073      	b.n	8014a82 <_strtod_l+0x12e>
 801499a:	9302      	str	r3, [sp, #8]
 801499c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801499e:	4a95      	ldr	r2, [pc, #596]	@ (8014bf4 <_strtod_l+0x2a0>)
 80149a0:	9301      	str	r3, [sp, #4]
 80149a2:	ab1e      	add	r3, sp, #120	@ 0x78
 80149a4:	9300      	str	r3, [sp, #0]
 80149a6:	9805      	ldr	r0, [sp, #20]
 80149a8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80149aa:	a91d      	add	r1, sp, #116	@ 0x74
 80149ac:	f001 f95a 	bl	8015c64 <__gethex>
 80149b0:	230f      	movs	r3, #15
 80149b2:	0002      	movs	r2, r0
 80149b4:	401a      	ands	r2, r3
 80149b6:	0004      	movs	r4, r0
 80149b8:	9206      	str	r2, [sp, #24]
 80149ba:	4218      	tst	r0, r3
 80149bc:	d005      	beq.n	80149ca <_strtod_l+0x76>
 80149be:	2a06      	cmp	r2, #6
 80149c0:	d12b      	bne.n	8014a1a <_strtod_l+0xc6>
 80149c2:	2300      	movs	r3, #0
 80149c4:	3501      	adds	r5, #1
 80149c6:	951d      	str	r5, [sp, #116]	@ 0x74
 80149c8:	9312      	str	r3, [sp, #72]	@ 0x48
 80149ca:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d002      	beq.n	80149d6 <_strtod_l+0x82>
 80149d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80149d2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80149d4:	6013      	str	r3, [r2, #0]
 80149d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d019      	beq.n	8014a10 <_strtod_l+0xbc>
 80149dc:	2380      	movs	r3, #128	@ 0x80
 80149de:	0030      	movs	r0, r6
 80149e0:	061b      	lsls	r3, r3, #24
 80149e2:	18f9      	adds	r1, r7, r3
 80149e4:	b023      	add	sp, #140	@ 0x8c
 80149e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80149e8:	2a20      	cmp	r2, #32
 80149ea:	d1c7      	bne.n	801497c <_strtod_l+0x28>
 80149ec:	3101      	adds	r1, #1
 80149ee:	e7ba      	b.n	8014966 <_strtod_l+0x12>
 80149f0:	2a2d      	cmp	r2, #45	@ 0x2d
 80149f2:	d1c3      	bne.n	801497c <_strtod_l+0x28>
 80149f4:	3a2c      	subs	r2, #44	@ 0x2c
 80149f6:	9212      	str	r2, [sp, #72]	@ 0x48
 80149f8:	1c4a      	adds	r2, r1, #1
 80149fa:	921d      	str	r2, [sp, #116]	@ 0x74
 80149fc:	784a      	ldrb	r2, [r1, #1]
 80149fe:	2a00      	cmp	r2, #0
 8014a00:	d1be      	bne.n	8014980 <_strtod_l+0x2c>
 8014a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a04:	931d      	str	r3, [sp, #116]	@ 0x74
 8014a06:	2300      	movs	r3, #0
 8014a08:	9312      	str	r3, [sp, #72]	@ 0x48
 8014a0a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d1df      	bne.n	80149d0 <_strtod_l+0x7c>
 8014a10:	0030      	movs	r0, r6
 8014a12:	0039      	movs	r1, r7
 8014a14:	e7e6      	b.n	80149e4 <_strtod_l+0x90>
 8014a16:	2200      	movs	r2, #0
 8014a18:	e7ed      	b.n	80149f6 <_strtod_l+0xa2>
 8014a1a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8014a1c:	2a00      	cmp	r2, #0
 8014a1e:	d007      	beq.n	8014a30 <_strtod_l+0xdc>
 8014a20:	2135      	movs	r1, #53	@ 0x35
 8014a22:	a820      	add	r0, sp, #128	@ 0x80
 8014a24:	f7ff ff3a 	bl	801489c <__copybits>
 8014a28:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8014a2a:	9805      	ldr	r0, [sp, #20]
 8014a2c:	f7ff faf4 	bl	8014018 <_Bfree>
 8014a30:	9806      	ldr	r0, [sp, #24]
 8014a32:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8014a34:	3801      	subs	r0, #1
 8014a36:	2804      	cmp	r0, #4
 8014a38:	d806      	bhi.n	8014a48 <_strtod_l+0xf4>
 8014a3a:	f7eb fb6d 	bl	8000118 <__gnu_thumb1_case_uqi>
 8014a3e:	0312      	.short	0x0312
 8014a40:	1e1c      	.short	0x1e1c
 8014a42:	12          	.byte	0x12
 8014a43:	00          	.byte	0x00
 8014a44:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014a46:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8014a48:	05e4      	lsls	r4, r4, #23
 8014a4a:	d502      	bpl.n	8014a52 <_strtod_l+0xfe>
 8014a4c:	2380      	movs	r3, #128	@ 0x80
 8014a4e:	061b      	lsls	r3, r3, #24
 8014a50:	431f      	orrs	r7, r3
 8014a52:	4b69      	ldr	r3, [pc, #420]	@ (8014bf8 <_strtod_l+0x2a4>)
 8014a54:	423b      	tst	r3, r7
 8014a56:	d1b8      	bne.n	80149ca <_strtod_l+0x76>
 8014a58:	f7fe fad0 	bl	8012ffc <__errno>
 8014a5c:	2322      	movs	r3, #34	@ 0x22
 8014a5e:	6003      	str	r3, [r0, #0]
 8014a60:	e7b3      	b.n	80149ca <_strtod_l+0x76>
 8014a62:	4966      	ldr	r1, [pc, #408]	@ (8014bfc <_strtod_l+0x2a8>)
 8014a64:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014a66:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014a68:	400a      	ands	r2, r1
 8014a6a:	4965      	ldr	r1, [pc, #404]	@ (8014c00 <_strtod_l+0x2ac>)
 8014a6c:	185b      	adds	r3, r3, r1
 8014a6e:	051b      	lsls	r3, r3, #20
 8014a70:	431a      	orrs	r2, r3
 8014a72:	0017      	movs	r7, r2
 8014a74:	e7e8      	b.n	8014a48 <_strtod_l+0xf4>
 8014a76:	4f60      	ldr	r7, [pc, #384]	@ (8014bf8 <_strtod_l+0x2a4>)
 8014a78:	e7e6      	b.n	8014a48 <_strtod_l+0xf4>
 8014a7a:	2601      	movs	r6, #1
 8014a7c:	4f61      	ldr	r7, [pc, #388]	@ (8014c04 <_strtod_l+0x2b0>)
 8014a7e:	4276      	negs	r6, r6
 8014a80:	e7e2      	b.n	8014a48 <_strtod_l+0xf4>
 8014a82:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014a84:	1c5a      	adds	r2, r3, #1
 8014a86:	921d      	str	r2, [sp, #116]	@ 0x74
 8014a88:	785b      	ldrb	r3, [r3, #1]
 8014a8a:	2b30      	cmp	r3, #48	@ 0x30
 8014a8c:	d0f9      	beq.n	8014a82 <_strtod_l+0x12e>
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d09b      	beq.n	80149ca <_strtod_l+0x76>
 8014a92:	2301      	movs	r3, #1
 8014a94:	930c      	str	r3, [sp, #48]	@ 0x30
 8014a96:	2500      	movs	r5, #0
 8014a98:	220a      	movs	r2, #10
 8014a9a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014a9c:	950d      	str	r5, [sp, #52]	@ 0x34
 8014a9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014aa0:	9508      	str	r5, [sp, #32]
 8014aa2:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8014aa4:	7804      	ldrb	r4, [r0, #0]
 8014aa6:	0023      	movs	r3, r4
 8014aa8:	3b30      	subs	r3, #48	@ 0x30
 8014aaa:	b2d9      	uxtb	r1, r3
 8014aac:	2909      	cmp	r1, #9
 8014aae:	d927      	bls.n	8014b00 <_strtod_l+0x1ac>
 8014ab0:	2201      	movs	r2, #1
 8014ab2:	4955      	ldr	r1, [pc, #340]	@ (8014c08 <_strtod_l+0x2b4>)
 8014ab4:	f000 fff8 	bl	8015aa8 <strncmp>
 8014ab8:	2800      	cmp	r0, #0
 8014aba:	d031      	beq.n	8014b20 <_strtod_l+0x1cc>
 8014abc:	2000      	movs	r0, #0
 8014abe:	0023      	movs	r3, r4
 8014ac0:	4684      	mov	ip, r0
 8014ac2:	9a08      	ldr	r2, [sp, #32]
 8014ac4:	900e      	str	r0, [sp, #56]	@ 0x38
 8014ac6:	9206      	str	r2, [sp, #24]
 8014ac8:	2220      	movs	r2, #32
 8014aca:	0019      	movs	r1, r3
 8014acc:	4391      	bics	r1, r2
 8014ace:	000a      	movs	r2, r1
 8014ad0:	2100      	movs	r1, #0
 8014ad2:	9107      	str	r1, [sp, #28]
 8014ad4:	2a45      	cmp	r2, #69	@ 0x45
 8014ad6:	d000      	beq.n	8014ada <_strtod_l+0x186>
 8014ad8:	e0c0      	b.n	8014c5c <_strtod_l+0x308>
 8014ada:	9b06      	ldr	r3, [sp, #24]
 8014adc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014ade:	4303      	orrs	r3, r0
 8014ae0:	4313      	orrs	r3, r2
 8014ae2:	428b      	cmp	r3, r1
 8014ae4:	d08d      	beq.n	8014a02 <_strtod_l+0xae>
 8014ae6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014ae8:	9309      	str	r3, [sp, #36]	@ 0x24
 8014aea:	3301      	adds	r3, #1
 8014aec:	931d      	str	r3, [sp, #116]	@ 0x74
 8014aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014af0:	785b      	ldrb	r3, [r3, #1]
 8014af2:	2b2b      	cmp	r3, #43	@ 0x2b
 8014af4:	d070      	beq.n	8014bd8 <_strtod_l+0x284>
 8014af6:	000c      	movs	r4, r1
 8014af8:	2b2d      	cmp	r3, #45	@ 0x2d
 8014afa:	d173      	bne.n	8014be4 <_strtod_l+0x290>
 8014afc:	2401      	movs	r4, #1
 8014afe:	e06c      	b.n	8014bda <_strtod_l+0x286>
 8014b00:	9908      	ldr	r1, [sp, #32]
 8014b02:	2908      	cmp	r1, #8
 8014b04:	dc09      	bgt.n	8014b1a <_strtod_l+0x1c6>
 8014b06:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8014b08:	4351      	muls	r1, r2
 8014b0a:	185b      	adds	r3, r3, r1
 8014b0c:	930d      	str	r3, [sp, #52]	@ 0x34
 8014b0e:	9b08      	ldr	r3, [sp, #32]
 8014b10:	3001      	adds	r0, #1
 8014b12:	3301      	adds	r3, #1
 8014b14:	9308      	str	r3, [sp, #32]
 8014b16:	901d      	str	r0, [sp, #116]	@ 0x74
 8014b18:	e7c3      	b.n	8014aa2 <_strtod_l+0x14e>
 8014b1a:	4355      	muls	r5, r2
 8014b1c:	195d      	adds	r5, r3, r5
 8014b1e:	e7f6      	b.n	8014b0e <_strtod_l+0x1ba>
 8014b20:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014b22:	1c5a      	adds	r2, r3, #1
 8014b24:	921d      	str	r2, [sp, #116]	@ 0x74
 8014b26:	9a08      	ldr	r2, [sp, #32]
 8014b28:	785b      	ldrb	r3, [r3, #1]
 8014b2a:	2a00      	cmp	r2, #0
 8014b2c:	d03a      	beq.n	8014ba4 <_strtod_l+0x250>
 8014b2e:	900e      	str	r0, [sp, #56]	@ 0x38
 8014b30:	9206      	str	r2, [sp, #24]
 8014b32:	001a      	movs	r2, r3
 8014b34:	3a30      	subs	r2, #48	@ 0x30
 8014b36:	2a09      	cmp	r2, #9
 8014b38:	d912      	bls.n	8014b60 <_strtod_l+0x20c>
 8014b3a:	2201      	movs	r2, #1
 8014b3c:	4694      	mov	ip, r2
 8014b3e:	e7c3      	b.n	8014ac8 <_strtod_l+0x174>
 8014b40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014b42:	3001      	adds	r0, #1
 8014b44:	1c5a      	adds	r2, r3, #1
 8014b46:	921d      	str	r2, [sp, #116]	@ 0x74
 8014b48:	785b      	ldrb	r3, [r3, #1]
 8014b4a:	2b30      	cmp	r3, #48	@ 0x30
 8014b4c:	d0f8      	beq.n	8014b40 <_strtod_l+0x1ec>
 8014b4e:	001a      	movs	r2, r3
 8014b50:	3a31      	subs	r2, #49	@ 0x31
 8014b52:	2a08      	cmp	r2, #8
 8014b54:	d83b      	bhi.n	8014bce <_strtod_l+0x27a>
 8014b56:	900e      	str	r0, [sp, #56]	@ 0x38
 8014b58:	2000      	movs	r0, #0
 8014b5a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014b5c:	9006      	str	r0, [sp, #24]
 8014b5e:	9213      	str	r2, [sp, #76]	@ 0x4c
 8014b60:	001a      	movs	r2, r3
 8014b62:	1c41      	adds	r1, r0, #1
 8014b64:	3a30      	subs	r2, #48	@ 0x30
 8014b66:	2b30      	cmp	r3, #48	@ 0x30
 8014b68:	d016      	beq.n	8014b98 <_strtod_l+0x244>
 8014b6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014b6c:	185b      	adds	r3, r3, r1
 8014b6e:	930e      	str	r3, [sp, #56]	@ 0x38
 8014b70:	9b06      	ldr	r3, [sp, #24]
 8014b72:	210a      	movs	r1, #10
 8014b74:	469c      	mov	ip, r3
 8014b76:	4484      	add	ip, r0
 8014b78:	459c      	cmp	ip, r3
 8014b7a:	d115      	bne.n	8014ba8 <_strtod_l+0x254>
 8014b7c:	9906      	ldr	r1, [sp, #24]
 8014b7e:	9b06      	ldr	r3, [sp, #24]
 8014b80:	3101      	adds	r1, #1
 8014b82:	1809      	adds	r1, r1, r0
 8014b84:	181b      	adds	r3, r3, r0
 8014b86:	9106      	str	r1, [sp, #24]
 8014b88:	2b08      	cmp	r3, #8
 8014b8a:	dc19      	bgt.n	8014bc0 <_strtod_l+0x26c>
 8014b8c:	230a      	movs	r3, #10
 8014b8e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8014b90:	434b      	muls	r3, r1
 8014b92:	2100      	movs	r1, #0
 8014b94:	18d3      	adds	r3, r2, r3
 8014b96:	930d      	str	r3, [sp, #52]	@ 0x34
 8014b98:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014b9a:	0008      	movs	r0, r1
 8014b9c:	1c5a      	adds	r2, r3, #1
 8014b9e:	921d      	str	r2, [sp, #116]	@ 0x74
 8014ba0:	785b      	ldrb	r3, [r3, #1]
 8014ba2:	e7c6      	b.n	8014b32 <_strtod_l+0x1de>
 8014ba4:	9808      	ldr	r0, [sp, #32]
 8014ba6:	e7d0      	b.n	8014b4a <_strtod_l+0x1f6>
 8014ba8:	1c5c      	adds	r4, r3, #1
 8014baa:	2b08      	cmp	r3, #8
 8014bac:	dc04      	bgt.n	8014bb8 <_strtod_l+0x264>
 8014bae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014bb0:	434b      	muls	r3, r1
 8014bb2:	930d      	str	r3, [sp, #52]	@ 0x34
 8014bb4:	0023      	movs	r3, r4
 8014bb6:	e7df      	b.n	8014b78 <_strtod_l+0x224>
 8014bb8:	2c10      	cmp	r4, #16
 8014bba:	dcfb      	bgt.n	8014bb4 <_strtod_l+0x260>
 8014bbc:	434d      	muls	r5, r1
 8014bbe:	e7f9      	b.n	8014bb4 <_strtod_l+0x260>
 8014bc0:	2100      	movs	r1, #0
 8014bc2:	2b0f      	cmp	r3, #15
 8014bc4:	dce8      	bgt.n	8014b98 <_strtod_l+0x244>
 8014bc6:	230a      	movs	r3, #10
 8014bc8:	435d      	muls	r5, r3
 8014bca:	1955      	adds	r5, r2, r5
 8014bcc:	e7e4      	b.n	8014b98 <_strtod_l+0x244>
 8014bce:	2200      	movs	r2, #0
 8014bd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8014bd2:	9206      	str	r2, [sp, #24]
 8014bd4:	3201      	adds	r2, #1
 8014bd6:	e7b1      	b.n	8014b3c <_strtod_l+0x1e8>
 8014bd8:	2400      	movs	r4, #0
 8014bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bdc:	3302      	adds	r3, #2
 8014bde:	931d      	str	r3, [sp, #116]	@ 0x74
 8014be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014be2:	789b      	ldrb	r3, [r3, #2]
 8014be4:	001a      	movs	r2, r3
 8014be6:	3a30      	subs	r2, #48	@ 0x30
 8014be8:	2a09      	cmp	r2, #9
 8014bea:	d913      	bls.n	8014c14 <_strtod_l+0x2c0>
 8014bec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014bee:	921d      	str	r2, [sp, #116]	@ 0x74
 8014bf0:	2200      	movs	r2, #0
 8014bf2:	e032      	b.n	8014c5a <_strtod_l+0x306>
 8014bf4:	08017538 	.word	0x08017538
 8014bf8:	7ff00000 	.word	0x7ff00000
 8014bfc:	ffefffff 	.word	0xffefffff
 8014c00:	00000433 	.word	0x00000433
 8014c04:	7fffffff 	.word	0x7fffffff
 8014c08:	08017520 	.word	0x08017520
 8014c0c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014c0e:	1c5a      	adds	r2, r3, #1
 8014c10:	921d      	str	r2, [sp, #116]	@ 0x74
 8014c12:	785b      	ldrb	r3, [r3, #1]
 8014c14:	2b30      	cmp	r3, #48	@ 0x30
 8014c16:	d0f9      	beq.n	8014c0c <_strtod_l+0x2b8>
 8014c18:	2200      	movs	r2, #0
 8014c1a:	9207      	str	r2, [sp, #28]
 8014c1c:	001a      	movs	r2, r3
 8014c1e:	3a31      	subs	r2, #49	@ 0x31
 8014c20:	2a08      	cmp	r2, #8
 8014c22:	d81b      	bhi.n	8014c5c <_strtod_l+0x308>
 8014c24:	3b30      	subs	r3, #48	@ 0x30
 8014c26:	9310      	str	r3, [sp, #64]	@ 0x40
 8014c28:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014c2a:	9307      	str	r3, [sp, #28]
 8014c2c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014c2e:	1c59      	adds	r1, r3, #1
 8014c30:	911d      	str	r1, [sp, #116]	@ 0x74
 8014c32:	785b      	ldrb	r3, [r3, #1]
 8014c34:	001a      	movs	r2, r3
 8014c36:	3a30      	subs	r2, #48	@ 0x30
 8014c38:	2a09      	cmp	r2, #9
 8014c3a:	d93a      	bls.n	8014cb2 <_strtod_l+0x35e>
 8014c3c:	9a07      	ldr	r2, [sp, #28]
 8014c3e:	1a8a      	subs	r2, r1, r2
 8014c40:	49b4      	ldr	r1, [pc, #720]	@ (8014f14 <_strtod_l+0x5c0>)
 8014c42:	9107      	str	r1, [sp, #28]
 8014c44:	2a08      	cmp	r2, #8
 8014c46:	dc04      	bgt.n	8014c52 <_strtod_l+0x2fe>
 8014c48:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8014c4a:	9207      	str	r2, [sp, #28]
 8014c4c:	428a      	cmp	r2, r1
 8014c4e:	dd00      	ble.n	8014c52 <_strtod_l+0x2fe>
 8014c50:	9107      	str	r1, [sp, #28]
 8014c52:	2c00      	cmp	r4, #0
 8014c54:	d002      	beq.n	8014c5c <_strtod_l+0x308>
 8014c56:	9a07      	ldr	r2, [sp, #28]
 8014c58:	4252      	negs	r2, r2
 8014c5a:	9207      	str	r2, [sp, #28]
 8014c5c:	9a06      	ldr	r2, [sp, #24]
 8014c5e:	2a00      	cmp	r2, #0
 8014c60:	d14d      	bne.n	8014cfe <_strtod_l+0x3aa>
 8014c62:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014c64:	4310      	orrs	r0, r2
 8014c66:	d000      	beq.n	8014c6a <_strtod_l+0x316>
 8014c68:	e6af      	b.n	80149ca <_strtod_l+0x76>
 8014c6a:	4662      	mov	r2, ip
 8014c6c:	2a00      	cmp	r2, #0
 8014c6e:	d000      	beq.n	8014c72 <_strtod_l+0x31e>
 8014c70:	e6c7      	b.n	8014a02 <_strtod_l+0xae>
 8014c72:	2b69      	cmp	r3, #105	@ 0x69
 8014c74:	d027      	beq.n	8014cc6 <_strtod_l+0x372>
 8014c76:	dc23      	bgt.n	8014cc0 <_strtod_l+0x36c>
 8014c78:	2b49      	cmp	r3, #73	@ 0x49
 8014c7a:	d024      	beq.n	8014cc6 <_strtod_l+0x372>
 8014c7c:	2b4e      	cmp	r3, #78	@ 0x4e
 8014c7e:	d000      	beq.n	8014c82 <_strtod_l+0x32e>
 8014c80:	e6bf      	b.n	8014a02 <_strtod_l+0xae>
 8014c82:	49a5      	ldr	r1, [pc, #660]	@ (8014f18 <_strtod_l+0x5c4>)
 8014c84:	a81d      	add	r0, sp, #116	@ 0x74
 8014c86:	f001 fa23 	bl	80160d0 <__match>
 8014c8a:	2800      	cmp	r0, #0
 8014c8c:	d100      	bne.n	8014c90 <_strtod_l+0x33c>
 8014c8e:	e6b8      	b.n	8014a02 <_strtod_l+0xae>
 8014c90:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014c92:	781b      	ldrb	r3, [r3, #0]
 8014c94:	2b28      	cmp	r3, #40	@ 0x28
 8014c96:	d12c      	bne.n	8014cf2 <_strtod_l+0x39e>
 8014c98:	49a0      	ldr	r1, [pc, #640]	@ (8014f1c <_strtod_l+0x5c8>)
 8014c9a:	aa20      	add	r2, sp, #128	@ 0x80
 8014c9c:	a81d      	add	r0, sp, #116	@ 0x74
 8014c9e:	f001 fa2b 	bl	80160f8 <__hexnan>
 8014ca2:	2805      	cmp	r0, #5
 8014ca4:	d125      	bne.n	8014cf2 <_strtod_l+0x39e>
 8014ca6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014ca8:	4a9d      	ldr	r2, [pc, #628]	@ (8014f20 <_strtod_l+0x5cc>)
 8014caa:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014cac:	431a      	orrs	r2, r3
 8014cae:	0017      	movs	r7, r2
 8014cb0:	e68b      	b.n	80149ca <_strtod_l+0x76>
 8014cb2:	220a      	movs	r2, #10
 8014cb4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8014cb6:	434a      	muls	r2, r1
 8014cb8:	18d2      	adds	r2, r2, r3
 8014cba:	3a30      	subs	r2, #48	@ 0x30
 8014cbc:	9210      	str	r2, [sp, #64]	@ 0x40
 8014cbe:	e7b5      	b.n	8014c2c <_strtod_l+0x2d8>
 8014cc0:	2b6e      	cmp	r3, #110	@ 0x6e
 8014cc2:	d0de      	beq.n	8014c82 <_strtod_l+0x32e>
 8014cc4:	e69d      	b.n	8014a02 <_strtod_l+0xae>
 8014cc6:	4997      	ldr	r1, [pc, #604]	@ (8014f24 <_strtod_l+0x5d0>)
 8014cc8:	a81d      	add	r0, sp, #116	@ 0x74
 8014cca:	f001 fa01 	bl	80160d0 <__match>
 8014cce:	2800      	cmp	r0, #0
 8014cd0:	d100      	bne.n	8014cd4 <_strtod_l+0x380>
 8014cd2:	e696      	b.n	8014a02 <_strtod_l+0xae>
 8014cd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014cd6:	4994      	ldr	r1, [pc, #592]	@ (8014f28 <_strtod_l+0x5d4>)
 8014cd8:	3b01      	subs	r3, #1
 8014cda:	a81d      	add	r0, sp, #116	@ 0x74
 8014cdc:	931d      	str	r3, [sp, #116]	@ 0x74
 8014cde:	f001 f9f7 	bl	80160d0 <__match>
 8014ce2:	2800      	cmp	r0, #0
 8014ce4:	d102      	bne.n	8014cec <_strtod_l+0x398>
 8014ce6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014ce8:	3301      	adds	r3, #1
 8014cea:	931d      	str	r3, [sp, #116]	@ 0x74
 8014cec:	2600      	movs	r6, #0
 8014cee:	4f8c      	ldr	r7, [pc, #560]	@ (8014f20 <_strtod_l+0x5cc>)
 8014cf0:	e66b      	b.n	80149ca <_strtod_l+0x76>
 8014cf2:	488e      	ldr	r0, [pc, #568]	@ (8014f2c <_strtod_l+0x5d8>)
 8014cf4:	f000 fefc 	bl	8015af0 <nan>
 8014cf8:	0006      	movs	r6, r0
 8014cfa:	000f      	movs	r7, r1
 8014cfc:	e665      	b.n	80149ca <_strtod_l+0x76>
 8014cfe:	9b07      	ldr	r3, [sp, #28]
 8014d00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014d02:	1a9b      	subs	r3, r3, r2
 8014d04:	930c      	str	r3, [sp, #48]	@ 0x30
 8014d06:	9b08      	ldr	r3, [sp, #32]
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	d101      	bne.n	8014d10 <_strtod_l+0x3bc>
 8014d0c:	9b06      	ldr	r3, [sp, #24]
 8014d0e:	9308      	str	r3, [sp, #32]
 8014d10:	9c06      	ldr	r4, [sp, #24]
 8014d12:	2c10      	cmp	r4, #16
 8014d14:	dd00      	ble.n	8014d18 <_strtod_l+0x3c4>
 8014d16:	2410      	movs	r4, #16
 8014d18:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8014d1a:	f7ee fb1f 	bl	800335c <__aeabi_ui2d>
 8014d1e:	9b06      	ldr	r3, [sp, #24]
 8014d20:	0006      	movs	r6, r0
 8014d22:	000f      	movs	r7, r1
 8014d24:	2b09      	cmp	r3, #9
 8014d26:	dc13      	bgt.n	8014d50 <_strtod_l+0x3fc>
 8014d28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d100      	bne.n	8014d30 <_strtod_l+0x3dc>
 8014d2e:	e64c      	b.n	80149ca <_strtod_l+0x76>
 8014d30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	dc00      	bgt.n	8014d38 <_strtod_l+0x3e4>
 8014d36:	e07e      	b.n	8014e36 <_strtod_l+0x4e2>
 8014d38:	2b16      	cmp	r3, #22
 8014d3a:	dc63      	bgt.n	8014e04 <_strtod_l+0x4b0>
 8014d3c:	497c      	ldr	r1, [pc, #496]	@ (8014f30 <_strtod_l+0x5dc>)
 8014d3e:	00db      	lsls	r3, r3, #3
 8014d40:	18c9      	adds	r1, r1, r3
 8014d42:	0032      	movs	r2, r6
 8014d44:	6808      	ldr	r0, [r1, #0]
 8014d46:	6849      	ldr	r1, [r1, #4]
 8014d48:	003b      	movs	r3, r7
 8014d4a:	f7ed fc17 	bl	800257c <__aeabi_dmul>
 8014d4e:	e7d3      	b.n	8014cf8 <_strtod_l+0x3a4>
 8014d50:	0022      	movs	r2, r4
 8014d52:	4b77      	ldr	r3, [pc, #476]	@ (8014f30 <_strtod_l+0x5dc>)
 8014d54:	3a09      	subs	r2, #9
 8014d56:	00d2      	lsls	r2, r2, #3
 8014d58:	189b      	adds	r3, r3, r2
 8014d5a:	681a      	ldr	r2, [r3, #0]
 8014d5c:	685b      	ldr	r3, [r3, #4]
 8014d5e:	f7ed fc0d 	bl	800257c <__aeabi_dmul>
 8014d62:	0006      	movs	r6, r0
 8014d64:	0028      	movs	r0, r5
 8014d66:	000f      	movs	r7, r1
 8014d68:	f7ee faf8 	bl	800335c <__aeabi_ui2d>
 8014d6c:	000b      	movs	r3, r1
 8014d6e:	0002      	movs	r2, r0
 8014d70:	0039      	movs	r1, r7
 8014d72:	0030      	movs	r0, r6
 8014d74:	f7ec fc5a 	bl	800162c <__aeabi_dadd>
 8014d78:	9b06      	ldr	r3, [sp, #24]
 8014d7a:	0006      	movs	r6, r0
 8014d7c:	000f      	movs	r7, r1
 8014d7e:	2b0f      	cmp	r3, #15
 8014d80:	ddd2      	ble.n	8014d28 <_strtod_l+0x3d4>
 8014d82:	9b06      	ldr	r3, [sp, #24]
 8014d84:	1b1c      	subs	r4, r3, r4
 8014d86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014d88:	18e4      	adds	r4, r4, r3
 8014d8a:	2c00      	cmp	r4, #0
 8014d8c:	dc00      	bgt.n	8014d90 <_strtod_l+0x43c>
 8014d8e:	e09b      	b.n	8014ec8 <_strtod_l+0x574>
 8014d90:	220f      	movs	r2, #15
 8014d92:	0023      	movs	r3, r4
 8014d94:	4013      	ands	r3, r2
 8014d96:	4214      	tst	r4, r2
 8014d98:	d00a      	beq.n	8014db0 <_strtod_l+0x45c>
 8014d9a:	4965      	ldr	r1, [pc, #404]	@ (8014f30 <_strtod_l+0x5dc>)
 8014d9c:	00db      	lsls	r3, r3, #3
 8014d9e:	18c9      	adds	r1, r1, r3
 8014da0:	0032      	movs	r2, r6
 8014da2:	6808      	ldr	r0, [r1, #0]
 8014da4:	6849      	ldr	r1, [r1, #4]
 8014da6:	003b      	movs	r3, r7
 8014da8:	f7ed fbe8 	bl	800257c <__aeabi_dmul>
 8014dac:	0006      	movs	r6, r0
 8014dae:	000f      	movs	r7, r1
 8014db0:	230f      	movs	r3, #15
 8014db2:	439c      	bics	r4, r3
 8014db4:	d073      	beq.n	8014e9e <_strtod_l+0x54a>
 8014db6:	3326      	adds	r3, #38	@ 0x26
 8014db8:	33ff      	adds	r3, #255	@ 0xff
 8014dba:	429c      	cmp	r4, r3
 8014dbc:	dd4b      	ble.n	8014e56 <_strtod_l+0x502>
 8014dbe:	2300      	movs	r3, #0
 8014dc0:	9306      	str	r3, [sp, #24]
 8014dc2:	9307      	str	r3, [sp, #28]
 8014dc4:	930d      	str	r3, [sp, #52]	@ 0x34
 8014dc6:	9308      	str	r3, [sp, #32]
 8014dc8:	2322      	movs	r3, #34	@ 0x22
 8014dca:	2600      	movs	r6, #0
 8014dcc:	9a05      	ldr	r2, [sp, #20]
 8014dce:	4f54      	ldr	r7, [pc, #336]	@ (8014f20 <_strtod_l+0x5cc>)
 8014dd0:	6013      	str	r3, [r2, #0]
 8014dd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014dd4:	42b3      	cmp	r3, r6
 8014dd6:	d100      	bne.n	8014dda <_strtod_l+0x486>
 8014dd8:	e5f7      	b.n	80149ca <_strtod_l+0x76>
 8014dda:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8014ddc:	9805      	ldr	r0, [sp, #20]
 8014dde:	f7ff f91b 	bl	8014018 <_Bfree>
 8014de2:	9908      	ldr	r1, [sp, #32]
 8014de4:	9805      	ldr	r0, [sp, #20]
 8014de6:	f7ff f917 	bl	8014018 <_Bfree>
 8014dea:	9907      	ldr	r1, [sp, #28]
 8014dec:	9805      	ldr	r0, [sp, #20]
 8014dee:	f7ff f913 	bl	8014018 <_Bfree>
 8014df2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8014df4:	9805      	ldr	r0, [sp, #20]
 8014df6:	f7ff f90f 	bl	8014018 <_Bfree>
 8014dfa:	9906      	ldr	r1, [sp, #24]
 8014dfc:	9805      	ldr	r0, [sp, #20]
 8014dfe:	f7ff f90b 	bl	8014018 <_Bfree>
 8014e02:	e5e2      	b.n	80149ca <_strtod_l+0x76>
 8014e04:	2325      	movs	r3, #37	@ 0x25
 8014e06:	9a06      	ldr	r2, [sp, #24]
 8014e08:	1a9b      	subs	r3, r3, r2
 8014e0a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014e0c:	4293      	cmp	r3, r2
 8014e0e:	dbb8      	blt.n	8014d82 <_strtod_l+0x42e>
 8014e10:	240f      	movs	r4, #15
 8014e12:	9b06      	ldr	r3, [sp, #24]
 8014e14:	4d46      	ldr	r5, [pc, #280]	@ (8014f30 <_strtod_l+0x5dc>)
 8014e16:	1ae4      	subs	r4, r4, r3
 8014e18:	00e1      	lsls	r1, r4, #3
 8014e1a:	1869      	adds	r1, r5, r1
 8014e1c:	0032      	movs	r2, r6
 8014e1e:	6808      	ldr	r0, [r1, #0]
 8014e20:	6849      	ldr	r1, [r1, #4]
 8014e22:	003b      	movs	r3, r7
 8014e24:	f7ed fbaa 	bl	800257c <__aeabi_dmul>
 8014e28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014e2a:	1b1c      	subs	r4, r3, r4
 8014e2c:	00e4      	lsls	r4, r4, #3
 8014e2e:	192d      	adds	r5, r5, r4
 8014e30:	682a      	ldr	r2, [r5, #0]
 8014e32:	686b      	ldr	r3, [r5, #4]
 8014e34:	e789      	b.n	8014d4a <_strtod_l+0x3f6>
 8014e36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014e38:	3316      	adds	r3, #22
 8014e3a:	dba2      	blt.n	8014d82 <_strtod_l+0x42e>
 8014e3c:	9907      	ldr	r1, [sp, #28]
 8014e3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014e40:	4b3b      	ldr	r3, [pc, #236]	@ (8014f30 <_strtod_l+0x5dc>)
 8014e42:	1a52      	subs	r2, r2, r1
 8014e44:	00d2      	lsls	r2, r2, #3
 8014e46:	189b      	adds	r3, r3, r2
 8014e48:	0030      	movs	r0, r6
 8014e4a:	681a      	ldr	r2, [r3, #0]
 8014e4c:	685b      	ldr	r3, [r3, #4]
 8014e4e:	0039      	movs	r1, r7
 8014e50:	f7ec ff50 	bl	8001cf4 <__aeabi_ddiv>
 8014e54:	e750      	b.n	8014cf8 <_strtod_l+0x3a4>
 8014e56:	2300      	movs	r3, #0
 8014e58:	0030      	movs	r0, r6
 8014e5a:	0039      	movs	r1, r7
 8014e5c:	4d35      	ldr	r5, [pc, #212]	@ (8014f34 <_strtod_l+0x5e0>)
 8014e5e:	1124      	asrs	r4, r4, #4
 8014e60:	9309      	str	r3, [sp, #36]	@ 0x24
 8014e62:	2c01      	cmp	r4, #1
 8014e64:	dc1e      	bgt.n	8014ea4 <_strtod_l+0x550>
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d001      	beq.n	8014e6e <_strtod_l+0x51a>
 8014e6a:	0006      	movs	r6, r0
 8014e6c:	000f      	movs	r7, r1
 8014e6e:	4b32      	ldr	r3, [pc, #200]	@ (8014f38 <_strtod_l+0x5e4>)
 8014e70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014e72:	18ff      	adds	r7, r7, r3
 8014e74:	4b2f      	ldr	r3, [pc, #188]	@ (8014f34 <_strtod_l+0x5e0>)
 8014e76:	00d5      	lsls	r5, r2, #3
 8014e78:	195d      	adds	r5, r3, r5
 8014e7a:	0032      	movs	r2, r6
 8014e7c:	6828      	ldr	r0, [r5, #0]
 8014e7e:	6869      	ldr	r1, [r5, #4]
 8014e80:	003b      	movs	r3, r7
 8014e82:	f7ed fb7b 	bl	800257c <__aeabi_dmul>
 8014e86:	4b26      	ldr	r3, [pc, #152]	@ (8014f20 <_strtod_l+0x5cc>)
 8014e88:	4a2c      	ldr	r2, [pc, #176]	@ (8014f3c <_strtod_l+0x5e8>)
 8014e8a:	0006      	movs	r6, r0
 8014e8c:	400b      	ands	r3, r1
 8014e8e:	4293      	cmp	r3, r2
 8014e90:	d895      	bhi.n	8014dbe <_strtod_l+0x46a>
 8014e92:	4a2b      	ldr	r2, [pc, #172]	@ (8014f40 <_strtod_l+0x5ec>)
 8014e94:	4293      	cmp	r3, r2
 8014e96:	d913      	bls.n	8014ec0 <_strtod_l+0x56c>
 8014e98:	2601      	movs	r6, #1
 8014e9a:	4f2a      	ldr	r7, [pc, #168]	@ (8014f44 <_strtod_l+0x5f0>)
 8014e9c:	4276      	negs	r6, r6
 8014e9e:	2300      	movs	r3, #0
 8014ea0:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ea2:	e086      	b.n	8014fb2 <_strtod_l+0x65e>
 8014ea4:	2201      	movs	r2, #1
 8014ea6:	4214      	tst	r4, r2
 8014ea8:	d004      	beq.n	8014eb4 <_strtod_l+0x560>
 8014eaa:	682a      	ldr	r2, [r5, #0]
 8014eac:	686b      	ldr	r3, [r5, #4]
 8014eae:	f7ed fb65 	bl	800257c <__aeabi_dmul>
 8014eb2:	2301      	movs	r3, #1
 8014eb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014eb6:	1064      	asrs	r4, r4, #1
 8014eb8:	3201      	adds	r2, #1
 8014eba:	9209      	str	r2, [sp, #36]	@ 0x24
 8014ebc:	3508      	adds	r5, #8
 8014ebe:	e7d0      	b.n	8014e62 <_strtod_l+0x50e>
 8014ec0:	23d4      	movs	r3, #212	@ 0xd4
 8014ec2:	049b      	lsls	r3, r3, #18
 8014ec4:	18cf      	adds	r7, r1, r3
 8014ec6:	e7ea      	b.n	8014e9e <_strtod_l+0x54a>
 8014ec8:	2c00      	cmp	r4, #0
 8014eca:	d0e8      	beq.n	8014e9e <_strtod_l+0x54a>
 8014ecc:	4264      	negs	r4, r4
 8014ece:	230f      	movs	r3, #15
 8014ed0:	0022      	movs	r2, r4
 8014ed2:	401a      	ands	r2, r3
 8014ed4:	421c      	tst	r4, r3
 8014ed6:	d00a      	beq.n	8014eee <_strtod_l+0x59a>
 8014ed8:	4b15      	ldr	r3, [pc, #84]	@ (8014f30 <_strtod_l+0x5dc>)
 8014eda:	00d2      	lsls	r2, r2, #3
 8014edc:	189b      	adds	r3, r3, r2
 8014ede:	0030      	movs	r0, r6
 8014ee0:	681a      	ldr	r2, [r3, #0]
 8014ee2:	685b      	ldr	r3, [r3, #4]
 8014ee4:	0039      	movs	r1, r7
 8014ee6:	f7ec ff05 	bl	8001cf4 <__aeabi_ddiv>
 8014eea:	0006      	movs	r6, r0
 8014eec:	000f      	movs	r7, r1
 8014eee:	1124      	asrs	r4, r4, #4
 8014ef0:	d0d5      	beq.n	8014e9e <_strtod_l+0x54a>
 8014ef2:	2c1f      	cmp	r4, #31
 8014ef4:	dd28      	ble.n	8014f48 <_strtod_l+0x5f4>
 8014ef6:	2300      	movs	r3, #0
 8014ef8:	9306      	str	r3, [sp, #24]
 8014efa:	9307      	str	r3, [sp, #28]
 8014efc:	930d      	str	r3, [sp, #52]	@ 0x34
 8014efe:	9308      	str	r3, [sp, #32]
 8014f00:	2322      	movs	r3, #34	@ 0x22
 8014f02:	9a05      	ldr	r2, [sp, #20]
 8014f04:	2600      	movs	r6, #0
 8014f06:	6013      	str	r3, [r2, #0]
 8014f08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f0a:	2700      	movs	r7, #0
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d000      	beq.n	8014f12 <_strtod_l+0x5be>
 8014f10:	e763      	b.n	8014dda <_strtod_l+0x486>
 8014f12:	e55a      	b.n	80149ca <_strtod_l+0x76>
 8014f14:	00004e1f 	.word	0x00004e1f
 8014f18:	0801730d 	.word	0x0801730d
 8014f1c:	08017524 	.word	0x08017524
 8014f20:	7ff00000 	.word	0x7ff00000
 8014f24:	08017305 	.word	0x08017305
 8014f28:	0801733c 	.word	0x0801733c
 8014f2c:	080176cd 	.word	0x080176cd
 8014f30:	08017458 	.word	0x08017458
 8014f34:	08017430 	.word	0x08017430
 8014f38:	fcb00000 	.word	0xfcb00000
 8014f3c:	7ca00000 	.word	0x7ca00000
 8014f40:	7c900000 	.word	0x7c900000
 8014f44:	7fefffff 	.word	0x7fefffff
 8014f48:	2310      	movs	r3, #16
 8014f4a:	0022      	movs	r2, r4
 8014f4c:	401a      	ands	r2, r3
 8014f4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014f50:	421c      	tst	r4, r3
 8014f52:	d001      	beq.n	8014f58 <_strtod_l+0x604>
 8014f54:	335a      	adds	r3, #90	@ 0x5a
 8014f56:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f58:	0030      	movs	r0, r6
 8014f5a:	0039      	movs	r1, r7
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	4dbf      	ldr	r5, [pc, #764]	@ (801525c <_strtod_l+0x908>)
 8014f60:	2201      	movs	r2, #1
 8014f62:	4214      	tst	r4, r2
 8014f64:	d004      	beq.n	8014f70 <_strtod_l+0x61c>
 8014f66:	682a      	ldr	r2, [r5, #0]
 8014f68:	686b      	ldr	r3, [r5, #4]
 8014f6a:	f7ed fb07 	bl	800257c <__aeabi_dmul>
 8014f6e:	2301      	movs	r3, #1
 8014f70:	1064      	asrs	r4, r4, #1
 8014f72:	3508      	adds	r5, #8
 8014f74:	2c00      	cmp	r4, #0
 8014f76:	d1f3      	bne.n	8014f60 <_strtod_l+0x60c>
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d001      	beq.n	8014f80 <_strtod_l+0x62c>
 8014f7c:	0006      	movs	r6, r0
 8014f7e:	000f      	movs	r7, r1
 8014f80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d00d      	beq.n	8014fa2 <_strtod_l+0x64e>
 8014f86:	236b      	movs	r3, #107	@ 0x6b
 8014f88:	007a      	lsls	r2, r7, #1
 8014f8a:	0d52      	lsrs	r2, r2, #21
 8014f8c:	0039      	movs	r1, r7
 8014f8e:	1a9b      	subs	r3, r3, r2
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	dd06      	ble.n	8014fa2 <_strtod_l+0x64e>
 8014f94:	2b1f      	cmp	r3, #31
 8014f96:	dd5a      	ble.n	801504e <_strtod_l+0x6fa>
 8014f98:	2600      	movs	r6, #0
 8014f9a:	2b34      	cmp	r3, #52	@ 0x34
 8014f9c:	dd50      	ble.n	8015040 <_strtod_l+0x6ec>
 8014f9e:	27dc      	movs	r7, #220	@ 0xdc
 8014fa0:	04bf      	lsls	r7, r7, #18
 8014fa2:	2200      	movs	r2, #0
 8014fa4:	2300      	movs	r3, #0
 8014fa6:	0030      	movs	r0, r6
 8014fa8:	0039      	movs	r1, r7
 8014faa:	f7eb fa4f 	bl	800044c <__aeabi_dcmpeq>
 8014fae:	2800      	cmp	r0, #0
 8014fb0:	d1a1      	bne.n	8014ef6 <_strtod_l+0x5a2>
 8014fb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014fb4:	9a08      	ldr	r2, [sp, #32]
 8014fb6:	9300      	str	r3, [sp, #0]
 8014fb8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8014fba:	9b06      	ldr	r3, [sp, #24]
 8014fbc:	9805      	ldr	r0, [sp, #20]
 8014fbe:	f7ff f893 	bl	80140e8 <__s2b>
 8014fc2:	900d      	str	r0, [sp, #52]	@ 0x34
 8014fc4:	2800      	cmp	r0, #0
 8014fc6:	d100      	bne.n	8014fca <_strtod_l+0x676>
 8014fc8:	e6f9      	b.n	8014dbe <_strtod_l+0x46a>
 8014fca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014fcc:	9907      	ldr	r1, [sp, #28]
 8014fce:	17da      	asrs	r2, r3, #31
 8014fd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fd2:	1a5b      	subs	r3, r3, r1
 8014fd4:	401a      	ands	r2, r3
 8014fd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014fd8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014fda:	43db      	mvns	r3, r3
 8014fdc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014fde:	17db      	asrs	r3, r3, #31
 8014fe0:	401a      	ands	r2, r3
 8014fe2:	2300      	movs	r3, #0
 8014fe4:	921a      	str	r2, [sp, #104]	@ 0x68
 8014fe6:	9306      	str	r3, [sp, #24]
 8014fe8:	9307      	str	r3, [sp, #28]
 8014fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014fec:	9805      	ldr	r0, [sp, #20]
 8014fee:	6859      	ldr	r1, [r3, #4]
 8014ff0:	f7fe ffce 	bl	8013f90 <_Balloc>
 8014ff4:	9008      	str	r0, [sp, #32]
 8014ff6:	2800      	cmp	r0, #0
 8014ff8:	d100      	bne.n	8014ffc <_strtod_l+0x6a8>
 8014ffa:	e6e5      	b.n	8014dc8 <_strtod_l+0x474>
 8014ffc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ffe:	300c      	adds	r0, #12
 8015000:	0019      	movs	r1, r3
 8015002:	691a      	ldr	r2, [r3, #16]
 8015004:	310c      	adds	r1, #12
 8015006:	3202      	adds	r2, #2
 8015008:	0092      	lsls	r2, r2, #2
 801500a:	f7fe f82f 	bl	801306c <memcpy>
 801500e:	ab20      	add	r3, sp, #128	@ 0x80
 8015010:	9301      	str	r3, [sp, #4]
 8015012:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015014:	9300      	str	r3, [sp, #0]
 8015016:	0032      	movs	r2, r6
 8015018:	003b      	movs	r3, r7
 801501a:	9805      	ldr	r0, [sp, #20]
 801501c:	9610      	str	r6, [sp, #64]	@ 0x40
 801501e:	9711      	str	r7, [sp, #68]	@ 0x44
 8015020:	f7ff fbb2 	bl	8014788 <__d2b>
 8015024:	901e      	str	r0, [sp, #120]	@ 0x78
 8015026:	2800      	cmp	r0, #0
 8015028:	d100      	bne.n	801502c <_strtod_l+0x6d8>
 801502a:	e6cd      	b.n	8014dc8 <_strtod_l+0x474>
 801502c:	2101      	movs	r1, #1
 801502e:	9805      	ldr	r0, [sp, #20]
 8015030:	f7ff f8f6 	bl	8014220 <__i2b>
 8015034:	9007      	str	r0, [sp, #28]
 8015036:	2800      	cmp	r0, #0
 8015038:	d10e      	bne.n	8015058 <_strtod_l+0x704>
 801503a:	2300      	movs	r3, #0
 801503c:	9307      	str	r3, [sp, #28]
 801503e:	e6c3      	b.n	8014dc8 <_strtod_l+0x474>
 8015040:	234b      	movs	r3, #75	@ 0x4b
 8015042:	1a9a      	subs	r2, r3, r2
 8015044:	3b4c      	subs	r3, #76	@ 0x4c
 8015046:	4093      	lsls	r3, r2
 8015048:	4019      	ands	r1, r3
 801504a:	000f      	movs	r7, r1
 801504c:	e7a9      	b.n	8014fa2 <_strtod_l+0x64e>
 801504e:	2201      	movs	r2, #1
 8015050:	4252      	negs	r2, r2
 8015052:	409a      	lsls	r2, r3
 8015054:	4016      	ands	r6, r2
 8015056:	e7a4      	b.n	8014fa2 <_strtod_l+0x64e>
 8015058:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801505a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801505c:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 801505e:	1ad4      	subs	r4, r2, r3
 8015060:	2b00      	cmp	r3, #0
 8015062:	db01      	blt.n	8015068 <_strtod_l+0x714>
 8015064:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8015066:	195d      	adds	r5, r3, r5
 8015068:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801506a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801506c:	1a5b      	subs	r3, r3, r1
 801506e:	2136      	movs	r1, #54	@ 0x36
 8015070:	189b      	adds	r3, r3, r2
 8015072:	1a8a      	subs	r2, r1, r2
 8015074:	497a      	ldr	r1, [pc, #488]	@ (8015260 <_strtod_l+0x90c>)
 8015076:	2001      	movs	r0, #1
 8015078:	468c      	mov	ip, r1
 801507a:	2100      	movs	r1, #0
 801507c:	3b01      	subs	r3, #1
 801507e:	9116      	str	r1, [sp, #88]	@ 0x58
 8015080:	9014      	str	r0, [sp, #80]	@ 0x50
 8015082:	4563      	cmp	r3, ip
 8015084:	da06      	bge.n	8015094 <_strtod_l+0x740>
 8015086:	4661      	mov	r1, ip
 8015088:	1ac9      	subs	r1, r1, r3
 801508a:	1a52      	subs	r2, r2, r1
 801508c:	291f      	cmp	r1, #31
 801508e:	dc3f      	bgt.n	8015110 <_strtod_l+0x7bc>
 8015090:	4088      	lsls	r0, r1
 8015092:	9014      	str	r0, [sp, #80]	@ 0x50
 8015094:	18ab      	adds	r3, r5, r2
 8015096:	930e      	str	r3, [sp, #56]	@ 0x38
 8015098:	18a4      	adds	r4, r4, r2
 801509a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801509c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801509e:	191c      	adds	r4, r3, r4
 80150a0:	002b      	movs	r3, r5
 80150a2:	4295      	cmp	r5, r2
 80150a4:	dd00      	ble.n	80150a8 <_strtod_l+0x754>
 80150a6:	0013      	movs	r3, r2
 80150a8:	42a3      	cmp	r3, r4
 80150aa:	dd00      	ble.n	80150ae <_strtod_l+0x75a>
 80150ac:	0023      	movs	r3, r4
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	dd04      	ble.n	80150bc <_strtod_l+0x768>
 80150b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80150b4:	1ae4      	subs	r4, r4, r3
 80150b6:	1ad2      	subs	r2, r2, r3
 80150b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80150ba:	1aed      	subs	r5, r5, r3
 80150bc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80150be:	2b00      	cmp	r3, #0
 80150c0:	dd16      	ble.n	80150f0 <_strtod_l+0x79c>
 80150c2:	001a      	movs	r2, r3
 80150c4:	9907      	ldr	r1, [sp, #28]
 80150c6:	9805      	ldr	r0, [sp, #20]
 80150c8:	f7ff f974 	bl	80143b4 <__pow5mult>
 80150cc:	9007      	str	r0, [sp, #28]
 80150ce:	2800      	cmp	r0, #0
 80150d0:	d0b3      	beq.n	801503a <_strtod_l+0x6e6>
 80150d2:	0001      	movs	r1, r0
 80150d4:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80150d6:	9805      	ldr	r0, [sp, #20]
 80150d8:	f7ff f8ba 	bl	8014250 <__multiply>
 80150dc:	9013      	str	r0, [sp, #76]	@ 0x4c
 80150de:	2800      	cmp	r0, #0
 80150e0:	d100      	bne.n	80150e4 <_strtod_l+0x790>
 80150e2:	e671      	b.n	8014dc8 <_strtod_l+0x474>
 80150e4:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80150e6:	9805      	ldr	r0, [sp, #20]
 80150e8:	f7fe ff96 	bl	8014018 <_Bfree>
 80150ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80150ee:	931e      	str	r3, [sp, #120]	@ 0x78
 80150f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	dc12      	bgt.n	801511c <_strtod_l+0x7c8>
 80150f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	dd18      	ble.n	801512e <_strtod_l+0x7da>
 80150fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80150fe:	9908      	ldr	r1, [sp, #32]
 8015100:	9805      	ldr	r0, [sp, #20]
 8015102:	f7ff f957 	bl	80143b4 <__pow5mult>
 8015106:	9008      	str	r0, [sp, #32]
 8015108:	2800      	cmp	r0, #0
 801510a:	d110      	bne.n	801512e <_strtod_l+0x7da>
 801510c:	2300      	movs	r3, #0
 801510e:	e65a      	b.n	8014dc6 <_strtod_l+0x472>
 8015110:	4954      	ldr	r1, [pc, #336]	@ (8015264 <_strtod_l+0x910>)
 8015112:	1acb      	subs	r3, r1, r3
 8015114:	0001      	movs	r1, r0
 8015116:	4099      	lsls	r1, r3
 8015118:	9116      	str	r1, [sp, #88]	@ 0x58
 801511a:	e7ba      	b.n	8015092 <_strtod_l+0x73e>
 801511c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801511e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8015120:	9805      	ldr	r0, [sp, #20]
 8015122:	f7ff f9a3 	bl	801446c <__lshift>
 8015126:	901e      	str	r0, [sp, #120]	@ 0x78
 8015128:	2800      	cmp	r0, #0
 801512a:	d1e4      	bne.n	80150f6 <_strtod_l+0x7a2>
 801512c:	e64c      	b.n	8014dc8 <_strtod_l+0x474>
 801512e:	2c00      	cmp	r4, #0
 8015130:	dd07      	ble.n	8015142 <_strtod_l+0x7ee>
 8015132:	0022      	movs	r2, r4
 8015134:	9908      	ldr	r1, [sp, #32]
 8015136:	9805      	ldr	r0, [sp, #20]
 8015138:	f7ff f998 	bl	801446c <__lshift>
 801513c:	9008      	str	r0, [sp, #32]
 801513e:	2800      	cmp	r0, #0
 8015140:	d0e4      	beq.n	801510c <_strtod_l+0x7b8>
 8015142:	2d00      	cmp	r5, #0
 8015144:	dd08      	ble.n	8015158 <_strtod_l+0x804>
 8015146:	002a      	movs	r2, r5
 8015148:	9907      	ldr	r1, [sp, #28]
 801514a:	9805      	ldr	r0, [sp, #20]
 801514c:	f7ff f98e 	bl	801446c <__lshift>
 8015150:	9007      	str	r0, [sp, #28]
 8015152:	2800      	cmp	r0, #0
 8015154:	d100      	bne.n	8015158 <_strtod_l+0x804>
 8015156:	e637      	b.n	8014dc8 <_strtod_l+0x474>
 8015158:	9a08      	ldr	r2, [sp, #32]
 801515a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801515c:	9805      	ldr	r0, [sp, #20]
 801515e:	f7ff fa0d 	bl	801457c <__mdiff>
 8015162:	9006      	str	r0, [sp, #24]
 8015164:	2800      	cmp	r0, #0
 8015166:	d100      	bne.n	801516a <_strtod_l+0x816>
 8015168:	e62e      	b.n	8014dc8 <_strtod_l+0x474>
 801516a:	68c3      	ldr	r3, [r0, #12]
 801516c:	9907      	ldr	r1, [sp, #28]
 801516e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015170:	2300      	movs	r3, #0
 8015172:	60c3      	str	r3, [r0, #12]
 8015174:	f7ff f9e6 	bl	8014544 <__mcmp>
 8015178:	2800      	cmp	r0, #0
 801517a:	da3b      	bge.n	80151f4 <_strtod_l+0x8a0>
 801517c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801517e:	4333      	orrs	r3, r6
 8015180:	d167      	bne.n	8015252 <_strtod_l+0x8fe>
 8015182:	033b      	lsls	r3, r7, #12
 8015184:	d165      	bne.n	8015252 <_strtod_l+0x8fe>
 8015186:	22d6      	movs	r2, #214	@ 0xd6
 8015188:	4b37      	ldr	r3, [pc, #220]	@ (8015268 <_strtod_l+0x914>)
 801518a:	04d2      	lsls	r2, r2, #19
 801518c:	403b      	ands	r3, r7
 801518e:	4293      	cmp	r3, r2
 8015190:	d95f      	bls.n	8015252 <_strtod_l+0x8fe>
 8015192:	9b06      	ldr	r3, [sp, #24]
 8015194:	695b      	ldr	r3, [r3, #20]
 8015196:	2b00      	cmp	r3, #0
 8015198:	d103      	bne.n	80151a2 <_strtod_l+0x84e>
 801519a:	9b06      	ldr	r3, [sp, #24]
 801519c:	691b      	ldr	r3, [r3, #16]
 801519e:	2b01      	cmp	r3, #1
 80151a0:	dd57      	ble.n	8015252 <_strtod_l+0x8fe>
 80151a2:	9906      	ldr	r1, [sp, #24]
 80151a4:	2201      	movs	r2, #1
 80151a6:	9805      	ldr	r0, [sp, #20]
 80151a8:	f7ff f960 	bl	801446c <__lshift>
 80151ac:	9907      	ldr	r1, [sp, #28]
 80151ae:	9006      	str	r0, [sp, #24]
 80151b0:	f7ff f9c8 	bl	8014544 <__mcmp>
 80151b4:	2800      	cmp	r0, #0
 80151b6:	dd4c      	ble.n	8015252 <_strtod_l+0x8fe>
 80151b8:	4b2b      	ldr	r3, [pc, #172]	@ (8015268 <_strtod_l+0x914>)
 80151ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80151bc:	403b      	ands	r3, r7
 80151be:	2a00      	cmp	r2, #0
 80151c0:	d074      	beq.n	80152ac <_strtod_l+0x958>
 80151c2:	22d6      	movs	r2, #214	@ 0xd6
 80151c4:	04d2      	lsls	r2, r2, #19
 80151c6:	4293      	cmp	r3, r2
 80151c8:	d870      	bhi.n	80152ac <_strtod_l+0x958>
 80151ca:	22dc      	movs	r2, #220	@ 0xdc
 80151cc:	0492      	lsls	r2, r2, #18
 80151ce:	4293      	cmp	r3, r2
 80151d0:	d800      	bhi.n	80151d4 <_strtod_l+0x880>
 80151d2:	e695      	b.n	8014f00 <_strtod_l+0x5ac>
 80151d4:	0030      	movs	r0, r6
 80151d6:	0039      	movs	r1, r7
 80151d8:	4b24      	ldr	r3, [pc, #144]	@ (801526c <_strtod_l+0x918>)
 80151da:	2200      	movs	r2, #0
 80151dc:	f7ed f9ce 	bl	800257c <__aeabi_dmul>
 80151e0:	4b21      	ldr	r3, [pc, #132]	@ (8015268 <_strtod_l+0x914>)
 80151e2:	0006      	movs	r6, r0
 80151e4:	000f      	movs	r7, r1
 80151e6:	420b      	tst	r3, r1
 80151e8:	d000      	beq.n	80151ec <_strtod_l+0x898>
 80151ea:	e5f6      	b.n	8014dda <_strtod_l+0x486>
 80151ec:	2322      	movs	r3, #34	@ 0x22
 80151ee:	9a05      	ldr	r2, [sp, #20]
 80151f0:	6013      	str	r3, [r2, #0]
 80151f2:	e5f2      	b.n	8014dda <_strtod_l+0x486>
 80151f4:	970e      	str	r7, [sp, #56]	@ 0x38
 80151f6:	2800      	cmp	r0, #0
 80151f8:	d175      	bne.n	80152e6 <_strtod_l+0x992>
 80151fa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80151fc:	033b      	lsls	r3, r7, #12
 80151fe:	0b1b      	lsrs	r3, r3, #12
 8015200:	2a00      	cmp	r2, #0
 8015202:	d039      	beq.n	8015278 <_strtod_l+0x924>
 8015204:	4a1a      	ldr	r2, [pc, #104]	@ (8015270 <_strtod_l+0x91c>)
 8015206:	4293      	cmp	r3, r2
 8015208:	d138      	bne.n	801527c <_strtod_l+0x928>
 801520a:	2101      	movs	r1, #1
 801520c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801520e:	4249      	negs	r1, r1
 8015210:	0032      	movs	r2, r6
 8015212:	0008      	movs	r0, r1
 8015214:	2b00      	cmp	r3, #0
 8015216:	d00b      	beq.n	8015230 <_strtod_l+0x8dc>
 8015218:	24d4      	movs	r4, #212	@ 0xd4
 801521a:	4b13      	ldr	r3, [pc, #76]	@ (8015268 <_strtod_l+0x914>)
 801521c:	0008      	movs	r0, r1
 801521e:	403b      	ands	r3, r7
 8015220:	04e4      	lsls	r4, r4, #19
 8015222:	42a3      	cmp	r3, r4
 8015224:	d804      	bhi.n	8015230 <_strtod_l+0x8dc>
 8015226:	306c      	adds	r0, #108	@ 0x6c
 8015228:	0d1b      	lsrs	r3, r3, #20
 801522a:	1ac3      	subs	r3, r0, r3
 801522c:	4099      	lsls	r1, r3
 801522e:	0008      	movs	r0, r1
 8015230:	4282      	cmp	r2, r0
 8015232:	d123      	bne.n	801527c <_strtod_l+0x928>
 8015234:	4b0f      	ldr	r3, [pc, #60]	@ (8015274 <_strtod_l+0x920>)
 8015236:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8015238:	4299      	cmp	r1, r3
 801523a:	d102      	bne.n	8015242 <_strtod_l+0x8ee>
 801523c:	3201      	adds	r2, #1
 801523e:	d100      	bne.n	8015242 <_strtod_l+0x8ee>
 8015240:	e5c2      	b.n	8014dc8 <_strtod_l+0x474>
 8015242:	4b09      	ldr	r3, [pc, #36]	@ (8015268 <_strtod_l+0x914>)
 8015244:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015246:	2600      	movs	r6, #0
 8015248:	401a      	ands	r2, r3
 801524a:	0013      	movs	r3, r2
 801524c:	2280      	movs	r2, #128	@ 0x80
 801524e:	0352      	lsls	r2, r2, #13
 8015250:	189f      	adds	r7, r3, r2
 8015252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015254:	2b00      	cmp	r3, #0
 8015256:	d1bd      	bne.n	80151d4 <_strtod_l+0x880>
 8015258:	e5bf      	b.n	8014dda <_strtod_l+0x486>
 801525a:	46c0      	nop			@ (mov r8, r8)
 801525c:	08017550 	.word	0x08017550
 8015260:	fffffc02 	.word	0xfffffc02
 8015264:	fffffbe2 	.word	0xfffffbe2
 8015268:	7ff00000 	.word	0x7ff00000
 801526c:	39500000 	.word	0x39500000
 8015270:	000fffff 	.word	0x000fffff
 8015274:	7fefffff 	.word	0x7fefffff
 8015278:	4333      	orrs	r3, r6
 801527a:	d09d      	beq.n	80151b8 <_strtod_l+0x864>
 801527c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801527e:	2b00      	cmp	r3, #0
 8015280:	d01c      	beq.n	80152bc <_strtod_l+0x968>
 8015282:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015284:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8015286:	4213      	tst	r3, r2
 8015288:	d0e3      	beq.n	8015252 <_strtod_l+0x8fe>
 801528a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801528c:	0030      	movs	r0, r6
 801528e:	0039      	movs	r1, r7
 8015290:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015292:	2b00      	cmp	r3, #0
 8015294:	d016      	beq.n	80152c4 <_strtod_l+0x970>
 8015296:	f7ff fb45 	bl	8014924 <sulp>
 801529a:	0002      	movs	r2, r0
 801529c:	000b      	movs	r3, r1
 801529e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80152a0:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80152a2:	f7ec f9c3 	bl	800162c <__aeabi_dadd>
 80152a6:	0006      	movs	r6, r0
 80152a8:	000f      	movs	r7, r1
 80152aa:	e7d2      	b.n	8015252 <_strtod_l+0x8fe>
 80152ac:	2601      	movs	r6, #1
 80152ae:	4a92      	ldr	r2, [pc, #584]	@ (80154f8 <_strtod_l+0xba4>)
 80152b0:	4276      	negs	r6, r6
 80152b2:	189b      	adds	r3, r3, r2
 80152b4:	4a91      	ldr	r2, [pc, #580]	@ (80154fc <_strtod_l+0xba8>)
 80152b6:	431a      	orrs	r2, r3
 80152b8:	0017      	movs	r7, r2
 80152ba:	e7ca      	b.n	8015252 <_strtod_l+0x8fe>
 80152bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80152be:	4233      	tst	r3, r6
 80152c0:	d0c7      	beq.n	8015252 <_strtod_l+0x8fe>
 80152c2:	e7e2      	b.n	801528a <_strtod_l+0x936>
 80152c4:	f7ff fb2e 	bl	8014924 <sulp>
 80152c8:	0002      	movs	r2, r0
 80152ca:	000b      	movs	r3, r1
 80152cc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80152ce:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80152d0:	f7ed fc1c 	bl	8002b0c <__aeabi_dsub>
 80152d4:	2200      	movs	r2, #0
 80152d6:	2300      	movs	r3, #0
 80152d8:	0006      	movs	r6, r0
 80152da:	000f      	movs	r7, r1
 80152dc:	f7eb f8b6 	bl	800044c <__aeabi_dcmpeq>
 80152e0:	2800      	cmp	r0, #0
 80152e2:	d0b6      	beq.n	8015252 <_strtod_l+0x8fe>
 80152e4:	e60c      	b.n	8014f00 <_strtod_l+0x5ac>
 80152e6:	9907      	ldr	r1, [sp, #28]
 80152e8:	9806      	ldr	r0, [sp, #24]
 80152ea:	f7ff faad 	bl	8014848 <__ratio>
 80152ee:	2380      	movs	r3, #128	@ 0x80
 80152f0:	2200      	movs	r2, #0
 80152f2:	05db      	lsls	r3, r3, #23
 80152f4:	0004      	movs	r4, r0
 80152f6:	000d      	movs	r5, r1
 80152f8:	f7eb f8b8 	bl	800046c <__aeabi_dcmple>
 80152fc:	2800      	cmp	r0, #0
 80152fe:	d06c      	beq.n	80153da <_strtod_l+0xa86>
 8015300:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015302:	2b00      	cmp	r3, #0
 8015304:	d177      	bne.n	80153f6 <_strtod_l+0xaa2>
 8015306:	2e00      	cmp	r6, #0
 8015308:	d157      	bne.n	80153ba <_strtod_l+0xa66>
 801530a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801530c:	031b      	lsls	r3, r3, #12
 801530e:	d15a      	bne.n	80153c6 <_strtod_l+0xa72>
 8015310:	2200      	movs	r2, #0
 8015312:	0020      	movs	r0, r4
 8015314:	0029      	movs	r1, r5
 8015316:	4b7a      	ldr	r3, [pc, #488]	@ (8015500 <_strtod_l+0xbac>)
 8015318:	f7eb f89e 	bl	8000458 <__aeabi_dcmplt>
 801531c:	2800      	cmp	r0, #0
 801531e:	d159      	bne.n	80153d4 <_strtod_l+0xa80>
 8015320:	0020      	movs	r0, r4
 8015322:	0029      	movs	r1, r5
 8015324:	2200      	movs	r2, #0
 8015326:	4b77      	ldr	r3, [pc, #476]	@ (8015504 <_strtod_l+0xbb0>)
 8015328:	f7ed f928 	bl	800257c <__aeabi_dmul>
 801532c:	0004      	movs	r4, r0
 801532e:	000d      	movs	r5, r1
 8015330:	2380      	movs	r3, #128	@ 0x80
 8015332:	061b      	lsls	r3, r3, #24
 8015334:	18eb      	adds	r3, r5, r3
 8015336:	940a      	str	r4, [sp, #40]	@ 0x28
 8015338:	930b      	str	r3, [sp, #44]	@ 0x2c
 801533a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801533c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801533e:	9214      	str	r2, [sp, #80]	@ 0x50
 8015340:	9315      	str	r3, [sp, #84]	@ 0x54
 8015342:	4a71      	ldr	r2, [pc, #452]	@ (8015508 <_strtod_l+0xbb4>)
 8015344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015346:	4013      	ands	r3, r2
 8015348:	9316      	str	r3, [sp, #88]	@ 0x58
 801534a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801534c:	4b6f      	ldr	r3, [pc, #444]	@ (801550c <_strtod_l+0xbb8>)
 801534e:	429a      	cmp	r2, r3
 8015350:	d000      	beq.n	8015354 <_strtod_l+0xa00>
 8015352:	e087      	b.n	8015464 <_strtod_l+0xb10>
 8015354:	4a6e      	ldr	r2, [pc, #440]	@ (8015510 <_strtod_l+0xbbc>)
 8015356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015358:	4694      	mov	ip, r2
 801535a:	4463      	add	r3, ip
 801535c:	001f      	movs	r7, r3
 801535e:	0030      	movs	r0, r6
 8015360:	0019      	movs	r1, r3
 8015362:	f7ff f9a5 	bl	80146b0 <__ulp>
 8015366:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015368:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801536a:	f7ed f907 	bl	800257c <__aeabi_dmul>
 801536e:	0032      	movs	r2, r6
 8015370:	003b      	movs	r3, r7
 8015372:	f7ec f95b 	bl	800162c <__aeabi_dadd>
 8015376:	4a64      	ldr	r2, [pc, #400]	@ (8015508 <_strtod_l+0xbb4>)
 8015378:	4b66      	ldr	r3, [pc, #408]	@ (8015514 <_strtod_l+0xbc0>)
 801537a:	0006      	movs	r6, r0
 801537c:	400a      	ands	r2, r1
 801537e:	429a      	cmp	r2, r3
 8015380:	d940      	bls.n	8015404 <_strtod_l+0xab0>
 8015382:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015384:	4a64      	ldr	r2, [pc, #400]	@ (8015518 <_strtod_l+0xbc4>)
 8015386:	4293      	cmp	r3, r2
 8015388:	d103      	bne.n	8015392 <_strtod_l+0xa3e>
 801538a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801538c:	3301      	adds	r3, #1
 801538e:	d100      	bne.n	8015392 <_strtod_l+0xa3e>
 8015390:	e51a      	b.n	8014dc8 <_strtod_l+0x474>
 8015392:	2601      	movs	r6, #1
 8015394:	4f60      	ldr	r7, [pc, #384]	@ (8015518 <_strtod_l+0xbc4>)
 8015396:	4276      	negs	r6, r6
 8015398:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801539a:	9805      	ldr	r0, [sp, #20]
 801539c:	f7fe fe3c 	bl	8014018 <_Bfree>
 80153a0:	9908      	ldr	r1, [sp, #32]
 80153a2:	9805      	ldr	r0, [sp, #20]
 80153a4:	f7fe fe38 	bl	8014018 <_Bfree>
 80153a8:	9907      	ldr	r1, [sp, #28]
 80153aa:	9805      	ldr	r0, [sp, #20]
 80153ac:	f7fe fe34 	bl	8014018 <_Bfree>
 80153b0:	9906      	ldr	r1, [sp, #24]
 80153b2:	9805      	ldr	r0, [sp, #20]
 80153b4:	f7fe fe30 	bl	8014018 <_Bfree>
 80153b8:	e617      	b.n	8014fea <_strtod_l+0x696>
 80153ba:	2e01      	cmp	r6, #1
 80153bc:	d103      	bne.n	80153c6 <_strtod_l+0xa72>
 80153be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d100      	bne.n	80153c6 <_strtod_l+0xa72>
 80153c4:	e59c      	b.n	8014f00 <_strtod_l+0x5ac>
 80153c6:	2300      	movs	r3, #0
 80153c8:	4c54      	ldr	r4, [pc, #336]	@ (801551c <_strtod_l+0xbc8>)
 80153ca:	4d4d      	ldr	r5, [pc, #308]	@ (8015500 <_strtod_l+0xbac>)
 80153cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80153ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 80153d0:	2400      	movs	r4, #0
 80153d2:	e7b2      	b.n	801533a <_strtod_l+0x9e6>
 80153d4:	2400      	movs	r4, #0
 80153d6:	4d4b      	ldr	r5, [pc, #300]	@ (8015504 <_strtod_l+0xbb0>)
 80153d8:	e7aa      	b.n	8015330 <_strtod_l+0x9dc>
 80153da:	0020      	movs	r0, r4
 80153dc:	0029      	movs	r1, r5
 80153de:	4b49      	ldr	r3, [pc, #292]	@ (8015504 <_strtod_l+0xbb0>)
 80153e0:	2200      	movs	r2, #0
 80153e2:	f7ed f8cb 	bl	800257c <__aeabi_dmul>
 80153e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80153e8:	0004      	movs	r4, r0
 80153ea:	000d      	movs	r5, r1
 80153ec:	2b00      	cmp	r3, #0
 80153ee:	d09f      	beq.n	8015330 <_strtod_l+0x9dc>
 80153f0:	940a      	str	r4, [sp, #40]	@ 0x28
 80153f2:	950b      	str	r5, [sp, #44]	@ 0x2c
 80153f4:	e7a1      	b.n	801533a <_strtod_l+0x9e6>
 80153f6:	2300      	movs	r3, #0
 80153f8:	4c41      	ldr	r4, [pc, #260]	@ (8015500 <_strtod_l+0xbac>)
 80153fa:	0025      	movs	r5, r4
 80153fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80153fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015400:	001c      	movs	r4, r3
 8015402:	e79a      	b.n	801533a <_strtod_l+0x9e6>
 8015404:	23d4      	movs	r3, #212	@ 0xd4
 8015406:	049b      	lsls	r3, r3, #18
 8015408:	18cf      	adds	r7, r1, r3
 801540a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801540c:	9710      	str	r7, [sp, #64]	@ 0x40
 801540e:	2b00      	cmp	r3, #0
 8015410:	d1c2      	bne.n	8015398 <_strtod_l+0xa44>
 8015412:	4b3d      	ldr	r3, [pc, #244]	@ (8015508 <_strtod_l+0xbb4>)
 8015414:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8015416:	403b      	ands	r3, r7
 8015418:	429a      	cmp	r2, r3
 801541a:	d1bd      	bne.n	8015398 <_strtod_l+0xa44>
 801541c:	0020      	movs	r0, r4
 801541e:	0029      	movs	r1, r5
 8015420:	f7eb f8d2 	bl	80005c8 <__aeabi_d2lz>
 8015424:	f7eb f90a 	bl	800063c <__aeabi_l2d>
 8015428:	0002      	movs	r2, r0
 801542a:	000b      	movs	r3, r1
 801542c:	0020      	movs	r0, r4
 801542e:	0029      	movs	r1, r5
 8015430:	f7ed fb6c 	bl	8002b0c <__aeabi_dsub>
 8015434:	033c      	lsls	r4, r7, #12
 8015436:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015438:	0b24      	lsrs	r4, r4, #12
 801543a:	4334      	orrs	r4, r6
 801543c:	900e      	str	r0, [sp, #56]	@ 0x38
 801543e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8015440:	4a37      	ldr	r2, [pc, #220]	@ (8015520 <_strtod_l+0xbcc>)
 8015442:	431c      	orrs	r4, r3
 8015444:	d052      	beq.n	80154ec <_strtod_l+0xb98>
 8015446:	4b37      	ldr	r3, [pc, #220]	@ (8015524 <_strtod_l+0xbd0>)
 8015448:	f7eb f806 	bl	8000458 <__aeabi_dcmplt>
 801544c:	2800      	cmp	r0, #0
 801544e:	d000      	beq.n	8015452 <_strtod_l+0xafe>
 8015450:	e4c3      	b.n	8014dda <_strtod_l+0x486>
 8015452:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8015454:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8015456:	4a34      	ldr	r2, [pc, #208]	@ (8015528 <_strtod_l+0xbd4>)
 8015458:	4b2a      	ldr	r3, [pc, #168]	@ (8015504 <_strtod_l+0xbb0>)
 801545a:	f7eb f811 	bl	8000480 <__aeabi_dcmpgt>
 801545e:	2800      	cmp	r0, #0
 8015460:	d09a      	beq.n	8015398 <_strtod_l+0xa44>
 8015462:	e4ba      	b.n	8014dda <_strtod_l+0x486>
 8015464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015466:	2b00      	cmp	r3, #0
 8015468:	d02a      	beq.n	80154c0 <_strtod_l+0xb6c>
 801546a:	23d4      	movs	r3, #212	@ 0xd4
 801546c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801546e:	04db      	lsls	r3, r3, #19
 8015470:	429a      	cmp	r2, r3
 8015472:	d825      	bhi.n	80154c0 <_strtod_l+0xb6c>
 8015474:	0020      	movs	r0, r4
 8015476:	0029      	movs	r1, r5
 8015478:	4a2c      	ldr	r2, [pc, #176]	@ (801552c <_strtod_l+0xbd8>)
 801547a:	4b2d      	ldr	r3, [pc, #180]	@ (8015530 <_strtod_l+0xbdc>)
 801547c:	f7ea fff6 	bl	800046c <__aeabi_dcmple>
 8015480:	2800      	cmp	r0, #0
 8015482:	d016      	beq.n	80154b2 <_strtod_l+0xb5e>
 8015484:	0020      	movs	r0, r4
 8015486:	0029      	movs	r1, r5
 8015488:	f7eb f880 	bl	800058c <__aeabi_d2uiz>
 801548c:	2800      	cmp	r0, #0
 801548e:	d100      	bne.n	8015492 <_strtod_l+0xb3e>
 8015490:	3001      	adds	r0, #1
 8015492:	f7ed ff63 	bl	800335c <__aeabi_ui2d>
 8015496:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015498:	0004      	movs	r4, r0
 801549a:	000d      	movs	r5, r1
 801549c:	2b00      	cmp	r3, #0
 801549e:	d122      	bne.n	80154e6 <_strtod_l+0xb92>
 80154a0:	2380      	movs	r3, #128	@ 0x80
 80154a2:	061b      	lsls	r3, r3, #24
 80154a4:	18cb      	adds	r3, r1, r3
 80154a6:	9018      	str	r0, [sp, #96]	@ 0x60
 80154a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80154aa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80154ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80154ae:	9214      	str	r2, [sp, #80]	@ 0x50
 80154b0:	9315      	str	r3, [sp, #84]	@ 0x54
 80154b2:	22d6      	movs	r2, #214	@ 0xd6
 80154b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80154b6:	04d2      	lsls	r2, r2, #19
 80154b8:	189b      	adds	r3, r3, r2
 80154ba:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80154bc:	1a9b      	subs	r3, r3, r2
 80154be:	9315      	str	r3, [sp, #84]	@ 0x54
 80154c0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80154c2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80154c4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80154c6:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80154c8:	f7ff f8f2 	bl	80146b0 <__ulp>
 80154cc:	0002      	movs	r2, r0
 80154ce:	000b      	movs	r3, r1
 80154d0:	0030      	movs	r0, r6
 80154d2:	0039      	movs	r1, r7
 80154d4:	f7ed f852 	bl	800257c <__aeabi_dmul>
 80154d8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80154da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80154dc:	f7ec f8a6 	bl	800162c <__aeabi_dadd>
 80154e0:	0006      	movs	r6, r0
 80154e2:	000f      	movs	r7, r1
 80154e4:	e791      	b.n	801540a <_strtod_l+0xab6>
 80154e6:	9418      	str	r4, [sp, #96]	@ 0x60
 80154e8:	9519      	str	r5, [sp, #100]	@ 0x64
 80154ea:	e7de      	b.n	80154aa <_strtod_l+0xb56>
 80154ec:	4b11      	ldr	r3, [pc, #68]	@ (8015534 <_strtod_l+0xbe0>)
 80154ee:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80154f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80154f2:	f7ea ffb1 	bl	8000458 <__aeabi_dcmplt>
 80154f6:	e7b2      	b.n	801545e <_strtod_l+0xb0a>
 80154f8:	fff00000 	.word	0xfff00000
 80154fc:	000fffff 	.word	0x000fffff
 8015500:	3ff00000 	.word	0x3ff00000
 8015504:	3fe00000 	.word	0x3fe00000
 8015508:	7ff00000 	.word	0x7ff00000
 801550c:	7fe00000 	.word	0x7fe00000
 8015510:	fcb00000 	.word	0xfcb00000
 8015514:	7c9fffff 	.word	0x7c9fffff
 8015518:	7fefffff 	.word	0x7fefffff
 801551c:	bff00000 	.word	0xbff00000
 8015520:	94a03595 	.word	0x94a03595
 8015524:	3fdfffff 	.word	0x3fdfffff
 8015528:	35afe535 	.word	0x35afe535
 801552c:	ffc00000 	.word	0xffc00000
 8015530:	41dfffff 	.word	0x41dfffff
 8015534:	3fcfffff 	.word	0x3fcfffff

08015538 <_strtod_r>:
 8015538:	b510      	push	{r4, lr}
 801553a:	4b02      	ldr	r3, [pc, #8]	@ (8015544 <_strtod_r+0xc>)
 801553c:	f7ff fa0a 	bl	8014954 <_strtod_l>
 8015540:	bd10      	pop	{r4, pc}
 8015542:	46c0      	nop			@ (mov r8, r8)
 8015544:	200000e4 	.word	0x200000e4

08015548 <_strtol_l.constprop.0>:
 8015548:	b5f0      	push	{r4, r5, r6, r7, lr}
 801554a:	b085      	sub	sp, #20
 801554c:	0017      	movs	r7, r2
 801554e:	001e      	movs	r6, r3
 8015550:	9003      	str	r0, [sp, #12]
 8015552:	9101      	str	r1, [sp, #4]
 8015554:	2b24      	cmp	r3, #36	@ 0x24
 8015556:	d844      	bhi.n	80155e2 <_strtol_l.constprop.0+0x9a>
 8015558:	000c      	movs	r4, r1
 801555a:	2b01      	cmp	r3, #1
 801555c:	d041      	beq.n	80155e2 <_strtol_l.constprop.0+0x9a>
 801555e:	4b3d      	ldr	r3, [pc, #244]	@ (8015654 <_strtol_l.constprop.0+0x10c>)
 8015560:	2208      	movs	r2, #8
 8015562:	469c      	mov	ip, r3
 8015564:	0023      	movs	r3, r4
 8015566:	4661      	mov	r1, ip
 8015568:	781d      	ldrb	r5, [r3, #0]
 801556a:	3401      	adds	r4, #1
 801556c:	5d48      	ldrb	r0, [r1, r5]
 801556e:	0001      	movs	r1, r0
 8015570:	4011      	ands	r1, r2
 8015572:	4210      	tst	r0, r2
 8015574:	d1f6      	bne.n	8015564 <_strtol_l.constprop.0+0x1c>
 8015576:	2d2d      	cmp	r5, #45	@ 0x2d
 8015578:	d13a      	bne.n	80155f0 <_strtol_l.constprop.0+0xa8>
 801557a:	7825      	ldrb	r5, [r4, #0]
 801557c:	1c9c      	adds	r4, r3, #2
 801557e:	2301      	movs	r3, #1
 8015580:	9300      	str	r3, [sp, #0]
 8015582:	2210      	movs	r2, #16
 8015584:	0033      	movs	r3, r6
 8015586:	4393      	bics	r3, r2
 8015588:	d109      	bne.n	801559e <_strtol_l.constprop.0+0x56>
 801558a:	2d30      	cmp	r5, #48	@ 0x30
 801558c:	d136      	bne.n	80155fc <_strtol_l.constprop.0+0xb4>
 801558e:	2120      	movs	r1, #32
 8015590:	7823      	ldrb	r3, [r4, #0]
 8015592:	438b      	bics	r3, r1
 8015594:	2b58      	cmp	r3, #88	@ 0x58
 8015596:	d131      	bne.n	80155fc <_strtol_l.constprop.0+0xb4>
 8015598:	0016      	movs	r6, r2
 801559a:	7865      	ldrb	r5, [r4, #1]
 801559c:	3402      	adds	r4, #2
 801559e:	4a2e      	ldr	r2, [pc, #184]	@ (8015658 <_strtol_l.constprop.0+0x110>)
 80155a0:	9b00      	ldr	r3, [sp, #0]
 80155a2:	4694      	mov	ip, r2
 80155a4:	4463      	add	r3, ip
 80155a6:	0031      	movs	r1, r6
 80155a8:	0018      	movs	r0, r3
 80155aa:	9302      	str	r3, [sp, #8]
 80155ac:	f7ea fe4e 	bl	800024c <__aeabi_uidivmod>
 80155b0:	2200      	movs	r2, #0
 80155b2:	4684      	mov	ip, r0
 80155b4:	0010      	movs	r0, r2
 80155b6:	002b      	movs	r3, r5
 80155b8:	3b30      	subs	r3, #48	@ 0x30
 80155ba:	2b09      	cmp	r3, #9
 80155bc:	d825      	bhi.n	801560a <_strtol_l.constprop.0+0xc2>
 80155be:	001d      	movs	r5, r3
 80155c0:	42ae      	cmp	r6, r5
 80155c2:	dd31      	ble.n	8015628 <_strtol_l.constprop.0+0xe0>
 80155c4:	1c53      	adds	r3, r2, #1
 80155c6:	d009      	beq.n	80155dc <_strtol_l.constprop.0+0x94>
 80155c8:	2201      	movs	r2, #1
 80155ca:	4252      	negs	r2, r2
 80155cc:	4584      	cmp	ip, r0
 80155ce:	d305      	bcc.n	80155dc <_strtol_l.constprop.0+0x94>
 80155d0:	d101      	bne.n	80155d6 <_strtol_l.constprop.0+0x8e>
 80155d2:	42a9      	cmp	r1, r5
 80155d4:	db25      	blt.n	8015622 <_strtol_l.constprop.0+0xda>
 80155d6:	2201      	movs	r2, #1
 80155d8:	4370      	muls	r0, r6
 80155da:	1828      	adds	r0, r5, r0
 80155dc:	7825      	ldrb	r5, [r4, #0]
 80155de:	3401      	adds	r4, #1
 80155e0:	e7e9      	b.n	80155b6 <_strtol_l.constprop.0+0x6e>
 80155e2:	f7fd fd0b 	bl	8012ffc <__errno>
 80155e6:	2316      	movs	r3, #22
 80155e8:	6003      	str	r3, [r0, #0]
 80155ea:	2000      	movs	r0, #0
 80155ec:	b005      	add	sp, #20
 80155ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80155f0:	9100      	str	r1, [sp, #0]
 80155f2:	2d2b      	cmp	r5, #43	@ 0x2b
 80155f4:	d1c5      	bne.n	8015582 <_strtol_l.constprop.0+0x3a>
 80155f6:	7825      	ldrb	r5, [r4, #0]
 80155f8:	1c9c      	adds	r4, r3, #2
 80155fa:	e7c2      	b.n	8015582 <_strtol_l.constprop.0+0x3a>
 80155fc:	2e00      	cmp	r6, #0
 80155fe:	d1ce      	bne.n	801559e <_strtol_l.constprop.0+0x56>
 8015600:	3608      	adds	r6, #8
 8015602:	2d30      	cmp	r5, #48	@ 0x30
 8015604:	d0cb      	beq.n	801559e <_strtol_l.constprop.0+0x56>
 8015606:	3602      	adds	r6, #2
 8015608:	e7c9      	b.n	801559e <_strtol_l.constprop.0+0x56>
 801560a:	002b      	movs	r3, r5
 801560c:	3b41      	subs	r3, #65	@ 0x41
 801560e:	2b19      	cmp	r3, #25
 8015610:	d801      	bhi.n	8015616 <_strtol_l.constprop.0+0xce>
 8015612:	3d37      	subs	r5, #55	@ 0x37
 8015614:	e7d4      	b.n	80155c0 <_strtol_l.constprop.0+0x78>
 8015616:	002b      	movs	r3, r5
 8015618:	3b61      	subs	r3, #97	@ 0x61
 801561a:	2b19      	cmp	r3, #25
 801561c:	d804      	bhi.n	8015628 <_strtol_l.constprop.0+0xe0>
 801561e:	3d57      	subs	r5, #87	@ 0x57
 8015620:	e7ce      	b.n	80155c0 <_strtol_l.constprop.0+0x78>
 8015622:	2201      	movs	r2, #1
 8015624:	4252      	negs	r2, r2
 8015626:	e7d9      	b.n	80155dc <_strtol_l.constprop.0+0x94>
 8015628:	1c53      	adds	r3, r2, #1
 801562a:	d108      	bne.n	801563e <_strtol_l.constprop.0+0xf6>
 801562c:	2322      	movs	r3, #34	@ 0x22
 801562e:	9a03      	ldr	r2, [sp, #12]
 8015630:	9802      	ldr	r0, [sp, #8]
 8015632:	6013      	str	r3, [r2, #0]
 8015634:	2f00      	cmp	r7, #0
 8015636:	d0d9      	beq.n	80155ec <_strtol_l.constprop.0+0xa4>
 8015638:	1e63      	subs	r3, r4, #1
 801563a:	9301      	str	r3, [sp, #4]
 801563c:	e007      	b.n	801564e <_strtol_l.constprop.0+0x106>
 801563e:	9b00      	ldr	r3, [sp, #0]
 8015640:	2b00      	cmp	r3, #0
 8015642:	d000      	beq.n	8015646 <_strtol_l.constprop.0+0xfe>
 8015644:	4240      	negs	r0, r0
 8015646:	2f00      	cmp	r7, #0
 8015648:	d0d0      	beq.n	80155ec <_strtol_l.constprop.0+0xa4>
 801564a:	2a00      	cmp	r2, #0
 801564c:	d1f4      	bne.n	8015638 <_strtol_l.constprop.0+0xf0>
 801564e:	9b01      	ldr	r3, [sp, #4]
 8015650:	603b      	str	r3, [r7, #0]
 8015652:	e7cb      	b.n	80155ec <_strtol_l.constprop.0+0xa4>
 8015654:	08017579 	.word	0x08017579
 8015658:	7fffffff 	.word	0x7fffffff

0801565c <_strtol_r>:
 801565c:	b510      	push	{r4, lr}
 801565e:	f7ff ff73 	bl	8015548 <_strtol_l.constprop.0>
 8015662:	bd10      	pop	{r4, pc}

08015664 <__ssputs_r>:
 8015664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015666:	688e      	ldr	r6, [r1, #8]
 8015668:	b085      	sub	sp, #20
 801566a:	001f      	movs	r7, r3
 801566c:	000c      	movs	r4, r1
 801566e:	680b      	ldr	r3, [r1, #0]
 8015670:	9002      	str	r0, [sp, #8]
 8015672:	9203      	str	r2, [sp, #12]
 8015674:	42be      	cmp	r6, r7
 8015676:	d830      	bhi.n	80156da <__ssputs_r+0x76>
 8015678:	210c      	movs	r1, #12
 801567a:	5e62      	ldrsh	r2, [r4, r1]
 801567c:	2190      	movs	r1, #144	@ 0x90
 801567e:	00c9      	lsls	r1, r1, #3
 8015680:	420a      	tst	r2, r1
 8015682:	d028      	beq.n	80156d6 <__ssputs_r+0x72>
 8015684:	2003      	movs	r0, #3
 8015686:	6921      	ldr	r1, [r4, #16]
 8015688:	1a5b      	subs	r3, r3, r1
 801568a:	9301      	str	r3, [sp, #4]
 801568c:	6963      	ldr	r3, [r4, #20]
 801568e:	4343      	muls	r3, r0
 8015690:	9801      	ldr	r0, [sp, #4]
 8015692:	0fdd      	lsrs	r5, r3, #31
 8015694:	18ed      	adds	r5, r5, r3
 8015696:	1c7b      	adds	r3, r7, #1
 8015698:	181b      	adds	r3, r3, r0
 801569a:	106d      	asrs	r5, r5, #1
 801569c:	42ab      	cmp	r3, r5
 801569e:	d900      	bls.n	80156a2 <__ssputs_r+0x3e>
 80156a0:	001d      	movs	r5, r3
 80156a2:	0552      	lsls	r2, r2, #21
 80156a4:	d528      	bpl.n	80156f8 <__ssputs_r+0x94>
 80156a6:	0029      	movs	r1, r5
 80156a8:	9802      	ldr	r0, [sp, #8]
 80156aa:	f7fe fbe1 	bl	8013e70 <_malloc_r>
 80156ae:	1e06      	subs	r6, r0, #0
 80156b0:	d02c      	beq.n	801570c <__ssputs_r+0xa8>
 80156b2:	9a01      	ldr	r2, [sp, #4]
 80156b4:	6921      	ldr	r1, [r4, #16]
 80156b6:	f7fd fcd9 	bl	801306c <memcpy>
 80156ba:	89a2      	ldrh	r2, [r4, #12]
 80156bc:	4b18      	ldr	r3, [pc, #96]	@ (8015720 <__ssputs_r+0xbc>)
 80156be:	401a      	ands	r2, r3
 80156c0:	2380      	movs	r3, #128	@ 0x80
 80156c2:	4313      	orrs	r3, r2
 80156c4:	81a3      	strh	r3, [r4, #12]
 80156c6:	9b01      	ldr	r3, [sp, #4]
 80156c8:	6126      	str	r6, [r4, #16]
 80156ca:	18f6      	adds	r6, r6, r3
 80156cc:	6026      	str	r6, [r4, #0]
 80156ce:	003e      	movs	r6, r7
 80156d0:	6165      	str	r5, [r4, #20]
 80156d2:	1aed      	subs	r5, r5, r3
 80156d4:	60a5      	str	r5, [r4, #8]
 80156d6:	42be      	cmp	r6, r7
 80156d8:	d900      	bls.n	80156dc <__ssputs_r+0x78>
 80156da:	003e      	movs	r6, r7
 80156dc:	0032      	movs	r2, r6
 80156de:	9903      	ldr	r1, [sp, #12]
 80156e0:	6820      	ldr	r0, [r4, #0]
 80156e2:	f000 f9ce 	bl	8015a82 <memmove>
 80156e6:	2000      	movs	r0, #0
 80156e8:	68a3      	ldr	r3, [r4, #8]
 80156ea:	1b9b      	subs	r3, r3, r6
 80156ec:	60a3      	str	r3, [r4, #8]
 80156ee:	6823      	ldr	r3, [r4, #0]
 80156f0:	199b      	adds	r3, r3, r6
 80156f2:	6023      	str	r3, [r4, #0]
 80156f4:	b005      	add	sp, #20
 80156f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80156f8:	002a      	movs	r2, r5
 80156fa:	9802      	ldr	r0, [sp, #8]
 80156fc:	f000 fdb6 	bl	801626c <_realloc_r>
 8015700:	1e06      	subs	r6, r0, #0
 8015702:	d1e0      	bne.n	80156c6 <__ssputs_r+0x62>
 8015704:	6921      	ldr	r1, [r4, #16]
 8015706:	9802      	ldr	r0, [sp, #8]
 8015708:	f7fe fb3c 	bl	8013d84 <_free_r>
 801570c:	230c      	movs	r3, #12
 801570e:	2001      	movs	r0, #1
 8015710:	9a02      	ldr	r2, [sp, #8]
 8015712:	4240      	negs	r0, r0
 8015714:	6013      	str	r3, [r2, #0]
 8015716:	89a2      	ldrh	r2, [r4, #12]
 8015718:	3334      	adds	r3, #52	@ 0x34
 801571a:	4313      	orrs	r3, r2
 801571c:	81a3      	strh	r3, [r4, #12]
 801571e:	e7e9      	b.n	80156f4 <__ssputs_r+0x90>
 8015720:	fffffb7f 	.word	0xfffffb7f

08015724 <_svfiprintf_r>:
 8015724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015726:	b0a1      	sub	sp, #132	@ 0x84
 8015728:	9003      	str	r0, [sp, #12]
 801572a:	001d      	movs	r5, r3
 801572c:	898b      	ldrh	r3, [r1, #12]
 801572e:	000f      	movs	r7, r1
 8015730:	0016      	movs	r6, r2
 8015732:	061b      	lsls	r3, r3, #24
 8015734:	d511      	bpl.n	801575a <_svfiprintf_r+0x36>
 8015736:	690b      	ldr	r3, [r1, #16]
 8015738:	2b00      	cmp	r3, #0
 801573a:	d10e      	bne.n	801575a <_svfiprintf_r+0x36>
 801573c:	2140      	movs	r1, #64	@ 0x40
 801573e:	f7fe fb97 	bl	8013e70 <_malloc_r>
 8015742:	6038      	str	r0, [r7, #0]
 8015744:	6138      	str	r0, [r7, #16]
 8015746:	2800      	cmp	r0, #0
 8015748:	d105      	bne.n	8015756 <_svfiprintf_r+0x32>
 801574a:	230c      	movs	r3, #12
 801574c:	9a03      	ldr	r2, [sp, #12]
 801574e:	6013      	str	r3, [r2, #0]
 8015750:	2001      	movs	r0, #1
 8015752:	4240      	negs	r0, r0
 8015754:	e0cf      	b.n	80158f6 <_svfiprintf_r+0x1d2>
 8015756:	2340      	movs	r3, #64	@ 0x40
 8015758:	617b      	str	r3, [r7, #20]
 801575a:	2300      	movs	r3, #0
 801575c:	ac08      	add	r4, sp, #32
 801575e:	6163      	str	r3, [r4, #20]
 8015760:	3320      	adds	r3, #32
 8015762:	7663      	strb	r3, [r4, #25]
 8015764:	3310      	adds	r3, #16
 8015766:	76a3      	strb	r3, [r4, #26]
 8015768:	9507      	str	r5, [sp, #28]
 801576a:	0035      	movs	r5, r6
 801576c:	782b      	ldrb	r3, [r5, #0]
 801576e:	2b00      	cmp	r3, #0
 8015770:	d001      	beq.n	8015776 <_svfiprintf_r+0x52>
 8015772:	2b25      	cmp	r3, #37	@ 0x25
 8015774:	d148      	bne.n	8015808 <_svfiprintf_r+0xe4>
 8015776:	1bab      	subs	r3, r5, r6
 8015778:	9305      	str	r3, [sp, #20]
 801577a:	42b5      	cmp	r5, r6
 801577c:	d00b      	beq.n	8015796 <_svfiprintf_r+0x72>
 801577e:	0032      	movs	r2, r6
 8015780:	0039      	movs	r1, r7
 8015782:	9803      	ldr	r0, [sp, #12]
 8015784:	f7ff ff6e 	bl	8015664 <__ssputs_r>
 8015788:	3001      	adds	r0, #1
 801578a:	d100      	bne.n	801578e <_svfiprintf_r+0x6a>
 801578c:	e0ae      	b.n	80158ec <_svfiprintf_r+0x1c8>
 801578e:	6963      	ldr	r3, [r4, #20]
 8015790:	9a05      	ldr	r2, [sp, #20]
 8015792:	189b      	adds	r3, r3, r2
 8015794:	6163      	str	r3, [r4, #20]
 8015796:	782b      	ldrb	r3, [r5, #0]
 8015798:	2b00      	cmp	r3, #0
 801579a:	d100      	bne.n	801579e <_svfiprintf_r+0x7a>
 801579c:	e0a6      	b.n	80158ec <_svfiprintf_r+0x1c8>
 801579e:	2201      	movs	r2, #1
 80157a0:	2300      	movs	r3, #0
 80157a2:	4252      	negs	r2, r2
 80157a4:	6062      	str	r2, [r4, #4]
 80157a6:	a904      	add	r1, sp, #16
 80157a8:	3254      	adds	r2, #84	@ 0x54
 80157aa:	1852      	adds	r2, r2, r1
 80157ac:	1c6e      	adds	r6, r5, #1
 80157ae:	6023      	str	r3, [r4, #0]
 80157b0:	60e3      	str	r3, [r4, #12]
 80157b2:	60a3      	str	r3, [r4, #8]
 80157b4:	7013      	strb	r3, [r2, #0]
 80157b6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80157b8:	4b54      	ldr	r3, [pc, #336]	@ (801590c <_svfiprintf_r+0x1e8>)
 80157ba:	2205      	movs	r2, #5
 80157bc:	0018      	movs	r0, r3
 80157be:	7831      	ldrb	r1, [r6, #0]
 80157c0:	9305      	str	r3, [sp, #20]
 80157c2:	f7fd fc48 	bl	8013056 <memchr>
 80157c6:	1c75      	adds	r5, r6, #1
 80157c8:	2800      	cmp	r0, #0
 80157ca:	d11f      	bne.n	801580c <_svfiprintf_r+0xe8>
 80157cc:	6822      	ldr	r2, [r4, #0]
 80157ce:	06d3      	lsls	r3, r2, #27
 80157d0:	d504      	bpl.n	80157dc <_svfiprintf_r+0xb8>
 80157d2:	2353      	movs	r3, #83	@ 0x53
 80157d4:	a904      	add	r1, sp, #16
 80157d6:	185b      	adds	r3, r3, r1
 80157d8:	2120      	movs	r1, #32
 80157da:	7019      	strb	r1, [r3, #0]
 80157dc:	0713      	lsls	r3, r2, #28
 80157de:	d504      	bpl.n	80157ea <_svfiprintf_r+0xc6>
 80157e0:	2353      	movs	r3, #83	@ 0x53
 80157e2:	a904      	add	r1, sp, #16
 80157e4:	185b      	adds	r3, r3, r1
 80157e6:	212b      	movs	r1, #43	@ 0x2b
 80157e8:	7019      	strb	r1, [r3, #0]
 80157ea:	7833      	ldrb	r3, [r6, #0]
 80157ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80157ee:	d016      	beq.n	801581e <_svfiprintf_r+0xfa>
 80157f0:	0035      	movs	r5, r6
 80157f2:	2100      	movs	r1, #0
 80157f4:	200a      	movs	r0, #10
 80157f6:	68e3      	ldr	r3, [r4, #12]
 80157f8:	782a      	ldrb	r2, [r5, #0]
 80157fa:	1c6e      	adds	r6, r5, #1
 80157fc:	3a30      	subs	r2, #48	@ 0x30
 80157fe:	2a09      	cmp	r2, #9
 8015800:	d950      	bls.n	80158a4 <_svfiprintf_r+0x180>
 8015802:	2900      	cmp	r1, #0
 8015804:	d111      	bne.n	801582a <_svfiprintf_r+0x106>
 8015806:	e017      	b.n	8015838 <_svfiprintf_r+0x114>
 8015808:	3501      	adds	r5, #1
 801580a:	e7af      	b.n	801576c <_svfiprintf_r+0x48>
 801580c:	9b05      	ldr	r3, [sp, #20]
 801580e:	6822      	ldr	r2, [r4, #0]
 8015810:	1ac0      	subs	r0, r0, r3
 8015812:	2301      	movs	r3, #1
 8015814:	4083      	lsls	r3, r0
 8015816:	4313      	orrs	r3, r2
 8015818:	002e      	movs	r6, r5
 801581a:	6023      	str	r3, [r4, #0]
 801581c:	e7cc      	b.n	80157b8 <_svfiprintf_r+0x94>
 801581e:	9b07      	ldr	r3, [sp, #28]
 8015820:	1d19      	adds	r1, r3, #4
 8015822:	681b      	ldr	r3, [r3, #0]
 8015824:	9107      	str	r1, [sp, #28]
 8015826:	2b00      	cmp	r3, #0
 8015828:	db01      	blt.n	801582e <_svfiprintf_r+0x10a>
 801582a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801582c:	e004      	b.n	8015838 <_svfiprintf_r+0x114>
 801582e:	425b      	negs	r3, r3
 8015830:	60e3      	str	r3, [r4, #12]
 8015832:	2302      	movs	r3, #2
 8015834:	4313      	orrs	r3, r2
 8015836:	6023      	str	r3, [r4, #0]
 8015838:	782b      	ldrb	r3, [r5, #0]
 801583a:	2b2e      	cmp	r3, #46	@ 0x2e
 801583c:	d10c      	bne.n	8015858 <_svfiprintf_r+0x134>
 801583e:	786b      	ldrb	r3, [r5, #1]
 8015840:	2b2a      	cmp	r3, #42	@ 0x2a
 8015842:	d134      	bne.n	80158ae <_svfiprintf_r+0x18a>
 8015844:	9b07      	ldr	r3, [sp, #28]
 8015846:	3502      	adds	r5, #2
 8015848:	1d1a      	adds	r2, r3, #4
 801584a:	681b      	ldr	r3, [r3, #0]
 801584c:	9207      	str	r2, [sp, #28]
 801584e:	2b00      	cmp	r3, #0
 8015850:	da01      	bge.n	8015856 <_svfiprintf_r+0x132>
 8015852:	2301      	movs	r3, #1
 8015854:	425b      	negs	r3, r3
 8015856:	9309      	str	r3, [sp, #36]	@ 0x24
 8015858:	4e2d      	ldr	r6, [pc, #180]	@ (8015910 <_svfiprintf_r+0x1ec>)
 801585a:	2203      	movs	r2, #3
 801585c:	0030      	movs	r0, r6
 801585e:	7829      	ldrb	r1, [r5, #0]
 8015860:	f7fd fbf9 	bl	8013056 <memchr>
 8015864:	2800      	cmp	r0, #0
 8015866:	d006      	beq.n	8015876 <_svfiprintf_r+0x152>
 8015868:	2340      	movs	r3, #64	@ 0x40
 801586a:	1b80      	subs	r0, r0, r6
 801586c:	4083      	lsls	r3, r0
 801586e:	6822      	ldr	r2, [r4, #0]
 8015870:	3501      	adds	r5, #1
 8015872:	4313      	orrs	r3, r2
 8015874:	6023      	str	r3, [r4, #0]
 8015876:	7829      	ldrb	r1, [r5, #0]
 8015878:	2206      	movs	r2, #6
 801587a:	4826      	ldr	r0, [pc, #152]	@ (8015914 <_svfiprintf_r+0x1f0>)
 801587c:	1c6e      	adds	r6, r5, #1
 801587e:	7621      	strb	r1, [r4, #24]
 8015880:	f7fd fbe9 	bl	8013056 <memchr>
 8015884:	2800      	cmp	r0, #0
 8015886:	d038      	beq.n	80158fa <_svfiprintf_r+0x1d6>
 8015888:	4b23      	ldr	r3, [pc, #140]	@ (8015918 <_svfiprintf_r+0x1f4>)
 801588a:	2b00      	cmp	r3, #0
 801588c:	d122      	bne.n	80158d4 <_svfiprintf_r+0x1b0>
 801588e:	2207      	movs	r2, #7
 8015890:	9b07      	ldr	r3, [sp, #28]
 8015892:	3307      	adds	r3, #7
 8015894:	4393      	bics	r3, r2
 8015896:	3308      	adds	r3, #8
 8015898:	9307      	str	r3, [sp, #28]
 801589a:	6963      	ldr	r3, [r4, #20]
 801589c:	9a04      	ldr	r2, [sp, #16]
 801589e:	189b      	adds	r3, r3, r2
 80158a0:	6163      	str	r3, [r4, #20]
 80158a2:	e762      	b.n	801576a <_svfiprintf_r+0x46>
 80158a4:	4343      	muls	r3, r0
 80158a6:	0035      	movs	r5, r6
 80158a8:	2101      	movs	r1, #1
 80158aa:	189b      	adds	r3, r3, r2
 80158ac:	e7a4      	b.n	80157f8 <_svfiprintf_r+0xd4>
 80158ae:	2300      	movs	r3, #0
 80158b0:	200a      	movs	r0, #10
 80158b2:	0019      	movs	r1, r3
 80158b4:	3501      	adds	r5, #1
 80158b6:	6063      	str	r3, [r4, #4]
 80158b8:	782a      	ldrb	r2, [r5, #0]
 80158ba:	1c6e      	adds	r6, r5, #1
 80158bc:	3a30      	subs	r2, #48	@ 0x30
 80158be:	2a09      	cmp	r2, #9
 80158c0:	d903      	bls.n	80158ca <_svfiprintf_r+0x1a6>
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d0c8      	beq.n	8015858 <_svfiprintf_r+0x134>
 80158c6:	9109      	str	r1, [sp, #36]	@ 0x24
 80158c8:	e7c6      	b.n	8015858 <_svfiprintf_r+0x134>
 80158ca:	4341      	muls	r1, r0
 80158cc:	0035      	movs	r5, r6
 80158ce:	2301      	movs	r3, #1
 80158d0:	1889      	adds	r1, r1, r2
 80158d2:	e7f1      	b.n	80158b8 <_svfiprintf_r+0x194>
 80158d4:	aa07      	add	r2, sp, #28
 80158d6:	9200      	str	r2, [sp, #0]
 80158d8:	0021      	movs	r1, r4
 80158da:	003a      	movs	r2, r7
 80158dc:	4b0f      	ldr	r3, [pc, #60]	@ (801591c <_svfiprintf_r+0x1f8>)
 80158de:	9803      	ldr	r0, [sp, #12]
 80158e0:	f7fc fb6c 	bl	8011fbc <_printf_float>
 80158e4:	9004      	str	r0, [sp, #16]
 80158e6:	9b04      	ldr	r3, [sp, #16]
 80158e8:	3301      	adds	r3, #1
 80158ea:	d1d6      	bne.n	801589a <_svfiprintf_r+0x176>
 80158ec:	89bb      	ldrh	r3, [r7, #12]
 80158ee:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80158f0:	065b      	lsls	r3, r3, #25
 80158f2:	d500      	bpl.n	80158f6 <_svfiprintf_r+0x1d2>
 80158f4:	e72c      	b.n	8015750 <_svfiprintf_r+0x2c>
 80158f6:	b021      	add	sp, #132	@ 0x84
 80158f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158fa:	aa07      	add	r2, sp, #28
 80158fc:	9200      	str	r2, [sp, #0]
 80158fe:	0021      	movs	r1, r4
 8015900:	003a      	movs	r2, r7
 8015902:	4b06      	ldr	r3, [pc, #24]	@ (801591c <_svfiprintf_r+0x1f8>)
 8015904:	9803      	ldr	r0, [sp, #12]
 8015906:	f7fc fe07 	bl	8012518 <_printf_i>
 801590a:	e7eb      	b.n	80158e4 <_svfiprintf_r+0x1c0>
 801590c:	08017679 	.word	0x08017679
 8015910:	0801767f 	.word	0x0801767f
 8015914:	08017683 	.word	0x08017683
 8015918:	08011fbd 	.word	0x08011fbd
 801591c:	08015665 	.word	0x08015665

08015920 <__sflush_r>:
 8015920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015922:	220c      	movs	r2, #12
 8015924:	5e8b      	ldrsh	r3, [r1, r2]
 8015926:	0005      	movs	r5, r0
 8015928:	000c      	movs	r4, r1
 801592a:	071a      	lsls	r2, r3, #28
 801592c:	d456      	bmi.n	80159dc <__sflush_r+0xbc>
 801592e:	684a      	ldr	r2, [r1, #4]
 8015930:	2a00      	cmp	r2, #0
 8015932:	dc02      	bgt.n	801593a <__sflush_r+0x1a>
 8015934:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8015936:	2a00      	cmp	r2, #0
 8015938:	dd4e      	ble.n	80159d8 <__sflush_r+0xb8>
 801593a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 801593c:	2f00      	cmp	r7, #0
 801593e:	d04b      	beq.n	80159d8 <__sflush_r+0xb8>
 8015940:	2200      	movs	r2, #0
 8015942:	2080      	movs	r0, #128	@ 0x80
 8015944:	682e      	ldr	r6, [r5, #0]
 8015946:	602a      	str	r2, [r5, #0]
 8015948:	001a      	movs	r2, r3
 801594a:	0140      	lsls	r0, r0, #5
 801594c:	6a21      	ldr	r1, [r4, #32]
 801594e:	4002      	ands	r2, r0
 8015950:	4203      	tst	r3, r0
 8015952:	d033      	beq.n	80159bc <__sflush_r+0x9c>
 8015954:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015956:	89a3      	ldrh	r3, [r4, #12]
 8015958:	075b      	lsls	r3, r3, #29
 801595a:	d506      	bpl.n	801596a <__sflush_r+0x4a>
 801595c:	6863      	ldr	r3, [r4, #4]
 801595e:	1ad2      	subs	r2, r2, r3
 8015960:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015962:	2b00      	cmp	r3, #0
 8015964:	d001      	beq.n	801596a <__sflush_r+0x4a>
 8015966:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015968:	1ad2      	subs	r2, r2, r3
 801596a:	2300      	movs	r3, #0
 801596c:	0028      	movs	r0, r5
 801596e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8015970:	6a21      	ldr	r1, [r4, #32]
 8015972:	47b8      	blx	r7
 8015974:	89a2      	ldrh	r2, [r4, #12]
 8015976:	1c43      	adds	r3, r0, #1
 8015978:	d106      	bne.n	8015988 <__sflush_r+0x68>
 801597a:	6829      	ldr	r1, [r5, #0]
 801597c:	291d      	cmp	r1, #29
 801597e:	d846      	bhi.n	8015a0e <__sflush_r+0xee>
 8015980:	4b29      	ldr	r3, [pc, #164]	@ (8015a28 <__sflush_r+0x108>)
 8015982:	410b      	asrs	r3, r1
 8015984:	07db      	lsls	r3, r3, #31
 8015986:	d442      	bmi.n	8015a0e <__sflush_r+0xee>
 8015988:	2300      	movs	r3, #0
 801598a:	6063      	str	r3, [r4, #4]
 801598c:	6923      	ldr	r3, [r4, #16]
 801598e:	6023      	str	r3, [r4, #0]
 8015990:	04d2      	lsls	r2, r2, #19
 8015992:	d505      	bpl.n	80159a0 <__sflush_r+0x80>
 8015994:	1c43      	adds	r3, r0, #1
 8015996:	d102      	bne.n	801599e <__sflush_r+0x7e>
 8015998:	682b      	ldr	r3, [r5, #0]
 801599a:	2b00      	cmp	r3, #0
 801599c:	d100      	bne.n	80159a0 <__sflush_r+0x80>
 801599e:	6560      	str	r0, [r4, #84]	@ 0x54
 80159a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80159a2:	602e      	str	r6, [r5, #0]
 80159a4:	2900      	cmp	r1, #0
 80159a6:	d017      	beq.n	80159d8 <__sflush_r+0xb8>
 80159a8:	0023      	movs	r3, r4
 80159aa:	3344      	adds	r3, #68	@ 0x44
 80159ac:	4299      	cmp	r1, r3
 80159ae:	d002      	beq.n	80159b6 <__sflush_r+0x96>
 80159b0:	0028      	movs	r0, r5
 80159b2:	f7fe f9e7 	bl	8013d84 <_free_r>
 80159b6:	2300      	movs	r3, #0
 80159b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80159ba:	e00d      	b.n	80159d8 <__sflush_r+0xb8>
 80159bc:	2301      	movs	r3, #1
 80159be:	0028      	movs	r0, r5
 80159c0:	47b8      	blx	r7
 80159c2:	0002      	movs	r2, r0
 80159c4:	1c43      	adds	r3, r0, #1
 80159c6:	d1c6      	bne.n	8015956 <__sflush_r+0x36>
 80159c8:	682b      	ldr	r3, [r5, #0]
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d0c3      	beq.n	8015956 <__sflush_r+0x36>
 80159ce:	2b1d      	cmp	r3, #29
 80159d0:	d001      	beq.n	80159d6 <__sflush_r+0xb6>
 80159d2:	2b16      	cmp	r3, #22
 80159d4:	d11a      	bne.n	8015a0c <__sflush_r+0xec>
 80159d6:	602e      	str	r6, [r5, #0]
 80159d8:	2000      	movs	r0, #0
 80159da:	e01e      	b.n	8015a1a <__sflush_r+0xfa>
 80159dc:	690e      	ldr	r6, [r1, #16]
 80159de:	2e00      	cmp	r6, #0
 80159e0:	d0fa      	beq.n	80159d8 <__sflush_r+0xb8>
 80159e2:	680f      	ldr	r7, [r1, #0]
 80159e4:	600e      	str	r6, [r1, #0]
 80159e6:	1bba      	subs	r2, r7, r6
 80159e8:	9201      	str	r2, [sp, #4]
 80159ea:	2200      	movs	r2, #0
 80159ec:	079b      	lsls	r3, r3, #30
 80159ee:	d100      	bne.n	80159f2 <__sflush_r+0xd2>
 80159f0:	694a      	ldr	r2, [r1, #20]
 80159f2:	60a2      	str	r2, [r4, #8]
 80159f4:	9b01      	ldr	r3, [sp, #4]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	ddee      	ble.n	80159d8 <__sflush_r+0xb8>
 80159fa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80159fc:	0032      	movs	r2, r6
 80159fe:	001f      	movs	r7, r3
 8015a00:	0028      	movs	r0, r5
 8015a02:	9b01      	ldr	r3, [sp, #4]
 8015a04:	6a21      	ldr	r1, [r4, #32]
 8015a06:	47b8      	blx	r7
 8015a08:	2800      	cmp	r0, #0
 8015a0a:	dc07      	bgt.n	8015a1c <__sflush_r+0xfc>
 8015a0c:	89a2      	ldrh	r2, [r4, #12]
 8015a0e:	2340      	movs	r3, #64	@ 0x40
 8015a10:	2001      	movs	r0, #1
 8015a12:	4313      	orrs	r3, r2
 8015a14:	b21b      	sxth	r3, r3
 8015a16:	81a3      	strh	r3, [r4, #12]
 8015a18:	4240      	negs	r0, r0
 8015a1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015a1c:	9b01      	ldr	r3, [sp, #4]
 8015a1e:	1836      	adds	r6, r6, r0
 8015a20:	1a1b      	subs	r3, r3, r0
 8015a22:	9301      	str	r3, [sp, #4]
 8015a24:	e7e6      	b.n	80159f4 <__sflush_r+0xd4>
 8015a26:	46c0      	nop			@ (mov r8, r8)
 8015a28:	dfbffffe 	.word	0xdfbffffe

08015a2c <_fflush_r>:
 8015a2c:	690b      	ldr	r3, [r1, #16]
 8015a2e:	b570      	push	{r4, r5, r6, lr}
 8015a30:	0005      	movs	r5, r0
 8015a32:	000c      	movs	r4, r1
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d102      	bne.n	8015a3e <_fflush_r+0x12>
 8015a38:	2500      	movs	r5, #0
 8015a3a:	0028      	movs	r0, r5
 8015a3c:	bd70      	pop	{r4, r5, r6, pc}
 8015a3e:	2800      	cmp	r0, #0
 8015a40:	d004      	beq.n	8015a4c <_fflush_r+0x20>
 8015a42:	6a03      	ldr	r3, [r0, #32]
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d101      	bne.n	8015a4c <_fflush_r+0x20>
 8015a48:	f7fd f912 	bl	8012c70 <__sinit>
 8015a4c:	220c      	movs	r2, #12
 8015a4e:	5ea3      	ldrsh	r3, [r4, r2]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d0f1      	beq.n	8015a38 <_fflush_r+0xc>
 8015a54:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015a56:	07d2      	lsls	r2, r2, #31
 8015a58:	d404      	bmi.n	8015a64 <_fflush_r+0x38>
 8015a5a:	059b      	lsls	r3, r3, #22
 8015a5c:	d402      	bmi.n	8015a64 <_fflush_r+0x38>
 8015a5e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015a60:	f7fd faf7 	bl	8013052 <__retarget_lock_acquire_recursive>
 8015a64:	0028      	movs	r0, r5
 8015a66:	0021      	movs	r1, r4
 8015a68:	f7ff ff5a 	bl	8015920 <__sflush_r>
 8015a6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015a6e:	0005      	movs	r5, r0
 8015a70:	07db      	lsls	r3, r3, #31
 8015a72:	d4e2      	bmi.n	8015a3a <_fflush_r+0xe>
 8015a74:	89a3      	ldrh	r3, [r4, #12]
 8015a76:	059b      	lsls	r3, r3, #22
 8015a78:	d4df      	bmi.n	8015a3a <_fflush_r+0xe>
 8015a7a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015a7c:	f7fd faea 	bl	8013054 <__retarget_lock_release_recursive>
 8015a80:	e7db      	b.n	8015a3a <_fflush_r+0xe>

08015a82 <memmove>:
 8015a82:	b510      	push	{r4, lr}
 8015a84:	4288      	cmp	r0, r1
 8015a86:	d806      	bhi.n	8015a96 <memmove+0x14>
 8015a88:	2300      	movs	r3, #0
 8015a8a:	429a      	cmp	r2, r3
 8015a8c:	d008      	beq.n	8015aa0 <memmove+0x1e>
 8015a8e:	5ccc      	ldrb	r4, [r1, r3]
 8015a90:	54c4      	strb	r4, [r0, r3]
 8015a92:	3301      	adds	r3, #1
 8015a94:	e7f9      	b.n	8015a8a <memmove+0x8>
 8015a96:	188b      	adds	r3, r1, r2
 8015a98:	4298      	cmp	r0, r3
 8015a9a:	d2f5      	bcs.n	8015a88 <memmove+0x6>
 8015a9c:	3a01      	subs	r2, #1
 8015a9e:	d200      	bcs.n	8015aa2 <memmove+0x20>
 8015aa0:	bd10      	pop	{r4, pc}
 8015aa2:	5c8b      	ldrb	r3, [r1, r2]
 8015aa4:	5483      	strb	r3, [r0, r2]
 8015aa6:	e7f9      	b.n	8015a9c <memmove+0x1a>

08015aa8 <strncmp>:
 8015aa8:	b530      	push	{r4, r5, lr}
 8015aaa:	0005      	movs	r5, r0
 8015aac:	1e10      	subs	r0, r2, #0
 8015aae:	d00b      	beq.n	8015ac8 <strncmp+0x20>
 8015ab0:	2400      	movs	r4, #0
 8015ab2:	3a01      	subs	r2, #1
 8015ab4:	5d2b      	ldrb	r3, [r5, r4]
 8015ab6:	5d08      	ldrb	r0, [r1, r4]
 8015ab8:	4283      	cmp	r3, r0
 8015aba:	d104      	bne.n	8015ac6 <strncmp+0x1e>
 8015abc:	42a2      	cmp	r2, r4
 8015abe:	d002      	beq.n	8015ac6 <strncmp+0x1e>
 8015ac0:	3401      	adds	r4, #1
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d1f6      	bne.n	8015ab4 <strncmp+0xc>
 8015ac6:	1a18      	subs	r0, r3, r0
 8015ac8:	bd30      	pop	{r4, r5, pc}
	...

08015acc <_sbrk_r>:
 8015acc:	2300      	movs	r3, #0
 8015ace:	b570      	push	{r4, r5, r6, lr}
 8015ad0:	4d06      	ldr	r5, [pc, #24]	@ (8015aec <_sbrk_r+0x20>)
 8015ad2:	0004      	movs	r4, r0
 8015ad4:	0008      	movs	r0, r1
 8015ad6:	602b      	str	r3, [r5, #0]
 8015ad8:	f7f1 fb44 	bl	8007164 <_sbrk>
 8015adc:	1c43      	adds	r3, r0, #1
 8015ade:	d103      	bne.n	8015ae8 <_sbrk_r+0x1c>
 8015ae0:	682b      	ldr	r3, [r5, #0]
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d000      	beq.n	8015ae8 <_sbrk_r+0x1c>
 8015ae6:	6023      	str	r3, [r4, #0]
 8015ae8:	bd70      	pop	{r4, r5, r6, pc}
 8015aea:	46c0      	nop			@ (mov r8, r8)
 8015aec:	200072cc 	.word	0x200072cc

08015af0 <nan>:
 8015af0:	2000      	movs	r0, #0
 8015af2:	4901      	ldr	r1, [pc, #4]	@ (8015af8 <nan+0x8>)
 8015af4:	4770      	bx	lr
 8015af6:	46c0      	nop			@ (mov r8, r8)
 8015af8:	7ff80000 	.word	0x7ff80000

08015afc <__assert_func>:
 8015afc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8015afe:	0014      	movs	r4, r2
 8015b00:	001a      	movs	r2, r3
 8015b02:	4b09      	ldr	r3, [pc, #36]	@ (8015b28 <__assert_func+0x2c>)
 8015b04:	0005      	movs	r5, r0
 8015b06:	681b      	ldr	r3, [r3, #0]
 8015b08:	000e      	movs	r6, r1
 8015b0a:	68d8      	ldr	r0, [r3, #12]
 8015b0c:	4b07      	ldr	r3, [pc, #28]	@ (8015b2c <__assert_func+0x30>)
 8015b0e:	2c00      	cmp	r4, #0
 8015b10:	d101      	bne.n	8015b16 <__assert_func+0x1a>
 8015b12:	4b07      	ldr	r3, [pc, #28]	@ (8015b30 <__assert_func+0x34>)
 8015b14:	001c      	movs	r4, r3
 8015b16:	4907      	ldr	r1, [pc, #28]	@ (8015b34 <__assert_func+0x38>)
 8015b18:	9301      	str	r3, [sp, #4]
 8015b1a:	9402      	str	r4, [sp, #8]
 8015b1c:	002b      	movs	r3, r5
 8015b1e:	9600      	str	r6, [sp, #0]
 8015b20:	f000 fbe0 	bl	80162e4 <fiprintf>
 8015b24:	f000 fbee 	bl	8016304 <abort>
 8015b28:	20000094 	.word	0x20000094
 8015b2c:	08017692 	.word	0x08017692
 8015b30:	080176cd 	.word	0x080176cd
 8015b34:	0801769f 	.word	0x0801769f

08015b38 <_calloc_r>:
 8015b38:	b570      	push	{r4, r5, r6, lr}
 8015b3a:	0c0b      	lsrs	r3, r1, #16
 8015b3c:	0c15      	lsrs	r5, r2, #16
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d11e      	bne.n	8015b80 <_calloc_r+0x48>
 8015b42:	2d00      	cmp	r5, #0
 8015b44:	d10c      	bne.n	8015b60 <_calloc_r+0x28>
 8015b46:	b289      	uxth	r1, r1
 8015b48:	b294      	uxth	r4, r2
 8015b4a:	434c      	muls	r4, r1
 8015b4c:	0021      	movs	r1, r4
 8015b4e:	f7fe f98f 	bl	8013e70 <_malloc_r>
 8015b52:	1e05      	subs	r5, r0, #0
 8015b54:	d01a      	beq.n	8015b8c <_calloc_r+0x54>
 8015b56:	0022      	movs	r2, r4
 8015b58:	2100      	movs	r1, #0
 8015b5a:	f7fd f995 	bl	8012e88 <memset>
 8015b5e:	e016      	b.n	8015b8e <_calloc_r+0x56>
 8015b60:	1c2b      	adds	r3, r5, #0
 8015b62:	1c0c      	adds	r4, r1, #0
 8015b64:	b289      	uxth	r1, r1
 8015b66:	b292      	uxth	r2, r2
 8015b68:	434a      	muls	r2, r1
 8015b6a:	b29b      	uxth	r3, r3
 8015b6c:	b2a1      	uxth	r1, r4
 8015b6e:	4359      	muls	r1, r3
 8015b70:	0c14      	lsrs	r4, r2, #16
 8015b72:	190c      	adds	r4, r1, r4
 8015b74:	0c23      	lsrs	r3, r4, #16
 8015b76:	d107      	bne.n	8015b88 <_calloc_r+0x50>
 8015b78:	0424      	lsls	r4, r4, #16
 8015b7a:	b292      	uxth	r2, r2
 8015b7c:	4314      	orrs	r4, r2
 8015b7e:	e7e5      	b.n	8015b4c <_calloc_r+0x14>
 8015b80:	2d00      	cmp	r5, #0
 8015b82:	d101      	bne.n	8015b88 <_calloc_r+0x50>
 8015b84:	1c14      	adds	r4, r2, #0
 8015b86:	e7ed      	b.n	8015b64 <_calloc_r+0x2c>
 8015b88:	230c      	movs	r3, #12
 8015b8a:	6003      	str	r3, [r0, #0]
 8015b8c:	2500      	movs	r5, #0
 8015b8e:	0028      	movs	r0, r5
 8015b90:	bd70      	pop	{r4, r5, r6, pc}

08015b92 <rshift>:
 8015b92:	0002      	movs	r2, r0
 8015b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015b96:	6904      	ldr	r4, [r0, #16]
 8015b98:	b085      	sub	sp, #20
 8015b9a:	3214      	adds	r2, #20
 8015b9c:	114b      	asrs	r3, r1, #5
 8015b9e:	0016      	movs	r6, r2
 8015ba0:	9302      	str	r3, [sp, #8]
 8015ba2:	429c      	cmp	r4, r3
 8015ba4:	dd31      	ble.n	8015c0a <rshift+0x78>
 8015ba6:	261f      	movs	r6, #31
 8015ba8:	000f      	movs	r7, r1
 8015baa:	009b      	lsls	r3, r3, #2
 8015bac:	00a5      	lsls	r5, r4, #2
 8015bae:	18d3      	adds	r3, r2, r3
 8015bb0:	4037      	ands	r7, r6
 8015bb2:	1955      	adds	r5, r2, r5
 8015bb4:	9300      	str	r3, [sp, #0]
 8015bb6:	9701      	str	r7, [sp, #4]
 8015bb8:	4231      	tst	r1, r6
 8015bba:	d10d      	bne.n	8015bd8 <rshift+0x46>
 8015bbc:	0016      	movs	r6, r2
 8015bbe:	0019      	movs	r1, r3
 8015bc0:	428d      	cmp	r5, r1
 8015bc2:	d836      	bhi.n	8015c32 <rshift+0xa0>
 8015bc4:	9b00      	ldr	r3, [sp, #0]
 8015bc6:	2600      	movs	r6, #0
 8015bc8:	3b03      	subs	r3, #3
 8015bca:	429d      	cmp	r5, r3
 8015bcc:	d302      	bcc.n	8015bd4 <rshift+0x42>
 8015bce:	9b02      	ldr	r3, [sp, #8]
 8015bd0:	1ae4      	subs	r4, r4, r3
 8015bd2:	00a6      	lsls	r6, r4, #2
 8015bd4:	1996      	adds	r6, r2, r6
 8015bd6:	e018      	b.n	8015c0a <rshift+0x78>
 8015bd8:	2120      	movs	r1, #32
 8015bda:	9e01      	ldr	r6, [sp, #4]
 8015bdc:	9f01      	ldr	r7, [sp, #4]
 8015bde:	1b89      	subs	r1, r1, r6
 8015be0:	9e00      	ldr	r6, [sp, #0]
 8015be2:	9103      	str	r1, [sp, #12]
 8015be4:	ce02      	ldmia	r6!, {r1}
 8015be6:	4694      	mov	ip, r2
 8015be8:	40f9      	lsrs	r1, r7
 8015bea:	42b5      	cmp	r5, r6
 8015bec:	d816      	bhi.n	8015c1c <rshift+0x8a>
 8015bee:	9b00      	ldr	r3, [sp, #0]
 8015bf0:	2600      	movs	r6, #0
 8015bf2:	3301      	adds	r3, #1
 8015bf4:	429d      	cmp	r5, r3
 8015bf6:	d303      	bcc.n	8015c00 <rshift+0x6e>
 8015bf8:	9b02      	ldr	r3, [sp, #8]
 8015bfa:	1ae4      	subs	r4, r4, r3
 8015bfc:	00a6      	lsls	r6, r4, #2
 8015bfe:	3e04      	subs	r6, #4
 8015c00:	1996      	adds	r6, r2, r6
 8015c02:	6031      	str	r1, [r6, #0]
 8015c04:	2900      	cmp	r1, #0
 8015c06:	d000      	beq.n	8015c0a <rshift+0x78>
 8015c08:	3604      	adds	r6, #4
 8015c0a:	1ab1      	subs	r1, r6, r2
 8015c0c:	1089      	asrs	r1, r1, #2
 8015c0e:	6101      	str	r1, [r0, #16]
 8015c10:	4296      	cmp	r6, r2
 8015c12:	d101      	bne.n	8015c18 <rshift+0x86>
 8015c14:	2300      	movs	r3, #0
 8015c16:	6143      	str	r3, [r0, #20]
 8015c18:	b005      	add	sp, #20
 8015c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c1c:	6837      	ldr	r7, [r6, #0]
 8015c1e:	9b03      	ldr	r3, [sp, #12]
 8015c20:	409f      	lsls	r7, r3
 8015c22:	430f      	orrs	r7, r1
 8015c24:	4661      	mov	r1, ip
 8015c26:	c180      	stmia	r1!, {r7}
 8015c28:	468c      	mov	ip, r1
 8015c2a:	9b01      	ldr	r3, [sp, #4]
 8015c2c:	ce02      	ldmia	r6!, {r1}
 8015c2e:	40d9      	lsrs	r1, r3
 8015c30:	e7db      	b.n	8015bea <rshift+0x58>
 8015c32:	c980      	ldmia	r1!, {r7}
 8015c34:	c680      	stmia	r6!, {r7}
 8015c36:	e7c3      	b.n	8015bc0 <rshift+0x2e>

08015c38 <__hexdig_fun>:
 8015c38:	0002      	movs	r2, r0
 8015c3a:	3a30      	subs	r2, #48	@ 0x30
 8015c3c:	0003      	movs	r3, r0
 8015c3e:	2a09      	cmp	r2, #9
 8015c40:	d802      	bhi.n	8015c48 <__hexdig_fun+0x10>
 8015c42:	3b20      	subs	r3, #32
 8015c44:	b2d8      	uxtb	r0, r3
 8015c46:	4770      	bx	lr
 8015c48:	0002      	movs	r2, r0
 8015c4a:	3a61      	subs	r2, #97	@ 0x61
 8015c4c:	2a05      	cmp	r2, #5
 8015c4e:	d801      	bhi.n	8015c54 <__hexdig_fun+0x1c>
 8015c50:	3b47      	subs	r3, #71	@ 0x47
 8015c52:	e7f7      	b.n	8015c44 <__hexdig_fun+0xc>
 8015c54:	001a      	movs	r2, r3
 8015c56:	3a41      	subs	r2, #65	@ 0x41
 8015c58:	2000      	movs	r0, #0
 8015c5a:	2a05      	cmp	r2, #5
 8015c5c:	d8f3      	bhi.n	8015c46 <__hexdig_fun+0xe>
 8015c5e:	3b27      	subs	r3, #39	@ 0x27
 8015c60:	e7f0      	b.n	8015c44 <__hexdig_fun+0xc>
	...

08015c64 <__gethex>:
 8015c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c66:	b089      	sub	sp, #36	@ 0x24
 8015c68:	9307      	str	r3, [sp, #28]
 8015c6a:	680b      	ldr	r3, [r1, #0]
 8015c6c:	9201      	str	r2, [sp, #4]
 8015c6e:	9003      	str	r0, [sp, #12]
 8015c70:	9106      	str	r1, [sp, #24]
 8015c72:	1c9a      	adds	r2, r3, #2
 8015c74:	0011      	movs	r1, r2
 8015c76:	3201      	adds	r2, #1
 8015c78:	1e50      	subs	r0, r2, #1
 8015c7a:	7800      	ldrb	r0, [r0, #0]
 8015c7c:	2830      	cmp	r0, #48	@ 0x30
 8015c7e:	d0f9      	beq.n	8015c74 <__gethex+0x10>
 8015c80:	1acb      	subs	r3, r1, r3
 8015c82:	3b02      	subs	r3, #2
 8015c84:	9305      	str	r3, [sp, #20]
 8015c86:	9100      	str	r1, [sp, #0]
 8015c88:	f7ff ffd6 	bl	8015c38 <__hexdig_fun>
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	001d      	movs	r5, r3
 8015c90:	9302      	str	r3, [sp, #8]
 8015c92:	4298      	cmp	r0, r3
 8015c94:	d11e      	bne.n	8015cd4 <__gethex+0x70>
 8015c96:	2201      	movs	r2, #1
 8015c98:	49a6      	ldr	r1, [pc, #664]	@ (8015f34 <__gethex+0x2d0>)
 8015c9a:	9800      	ldr	r0, [sp, #0]
 8015c9c:	f7ff ff04 	bl	8015aa8 <strncmp>
 8015ca0:	0007      	movs	r7, r0
 8015ca2:	42a8      	cmp	r0, r5
 8015ca4:	d000      	beq.n	8015ca8 <__gethex+0x44>
 8015ca6:	e06a      	b.n	8015d7e <__gethex+0x11a>
 8015ca8:	9b00      	ldr	r3, [sp, #0]
 8015caa:	7858      	ldrb	r0, [r3, #1]
 8015cac:	1c5c      	adds	r4, r3, #1
 8015cae:	f7ff ffc3 	bl	8015c38 <__hexdig_fun>
 8015cb2:	2301      	movs	r3, #1
 8015cb4:	9302      	str	r3, [sp, #8]
 8015cb6:	42a8      	cmp	r0, r5
 8015cb8:	d02f      	beq.n	8015d1a <__gethex+0xb6>
 8015cba:	9400      	str	r4, [sp, #0]
 8015cbc:	9b00      	ldr	r3, [sp, #0]
 8015cbe:	7818      	ldrb	r0, [r3, #0]
 8015cc0:	2830      	cmp	r0, #48	@ 0x30
 8015cc2:	d009      	beq.n	8015cd8 <__gethex+0x74>
 8015cc4:	f7ff ffb8 	bl	8015c38 <__hexdig_fun>
 8015cc8:	4242      	negs	r2, r0
 8015cca:	4142      	adcs	r2, r0
 8015ccc:	2301      	movs	r3, #1
 8015cce:	0025      	movs	r5, r4
 8015cd0:	9202      	str	r2, [sp, #8]
 8015cd2:	9305      	str	r3, [sp, #20]
 8015cd4:	9c00      	ldr	r4, [sp, #0]
 8015cd6:	e004      	b.n	8015ce2 <__gethex+0x7e>
 8015cd8:	9b00      	ldr	r3, [sp, #0]
 8015cda:	3301      	adds	r3, #1
 8015cdc:	9300      	str	r3, [sp, #0]
 8015cde:	e7ed      	b.n	8015cbc <__gethex+0x58>
 8015ce0:	3401      	adds	r4, #1
 8015ce2:	7820      	ldrb	r0, [r4, #0]
 8015ce4:	f7ff ffa8 	bl	8015c38 <__hexdig_fun>
 8015ce8:	1e07      	subs	r7, r0, #0
 8015cea:	d1f9      	bne.n	8015ce0 <__gethex+0x7c>
 8015cec:	2201      	movs	r2, #1
 8015cee:	0020      	movs	r0, r4
 8015cf0:	4990      	ldr	r1, [pc, #576]	@ (8015f34 <__gethex+0x2d0>)
 8015cf2:	f7ff fed9 	bl	8015aa8 <strncmp>
 8015cf6:	2800      	cmp	r0, #0
 8015cf8:	d10d      	bne.n	8015d16 <__gethex+0xb2>
 8015cfa:	2d00      	cmp	r5, #0
 8015cfc:	d106      	bne.n	8015d0c <__gethex+0xa8>
 8015cfe:	3401      	adds	r4, #1
 8015d00:	0025      	movs	r5, r4
 8015d02:	7820      	ldrb	r0, [r4, #0]
 8015d04:	f7ff ff98 	bl	8015c38 <__hexdig_fun>
 8015d08:	2800      	cmp	r0, #0
 8015d0a:	d102      	bne.n	8015d12 <__gethex+0xae>
 8015d0c:	1b2d      	subs	r5, r5, r4
 8015d0e:	00af      	lsls	r7, r5, #2
 8015d10:	e003      	b.n	8015d1a <__gethex+0xb6>
 8015d12:	3401      	adds	r4, #1
 8015d14:	e7f5      	b.n	8015d02 <__gethex+0x9e>
 8015d16:	2d00      	cmp	r5, #0
 8015d18:	d1f8      	bne.n	8015d0c <__gethex+0xa8>
 8015d1a:	2220      	movs	r2, #32
 8015d1c:	7823      	ldrb	r3, [r4, #0]
 8015d1e:	0026      	movs	r6, r4
 8015d20:	4393      	bics	r3, r2
 8015d22:	2b50      	cmp	r3, #80	@ 0x50
 8015d24:	d11d      	bne.n	8015d62 <__gethex+0xfe>
 8015d26:	7863      	ldrb	r3, [r4, #1]
 8015d28:	2b2b      	cmp	r3, #43	@ 0x2b
 8015d2a:	d02d      	beq.n	8015d88 <__gethex+0x124>
 8015d2c:	2b2d      	cmp	r3, #45	@ 0x2d
 8015d2e:	d02f      	beq.n	8015d90 <__gethex+0x12c>
 8015d30:	2300      	movs	r3, #0
 8015d32:	1c66      	adds	r6, r4, #1
 8015d34:	9304      	str	r3, [sp, #16]
 8015d36:	7830      	ldrb	r0, [r6, #0]
 8015d38:	f7ff ff7e 	bl	8015c38 <__hexdig_fun>
 8015d3c:	1e43      	subs	r3, r0, #1
 8015d3e:	b2db      	uxtb	r3, r3
 8015d40:	0005      	movs	r5, r0
 8015d42:	2b18      	cmp	r3, #24
 8015d44:	d82a      	bhi.n	8015d9c <__gethex+0x138>
 8015d46:	7870      	ldrb	r0, [r6, #1]
 8015d48:	f7ff ff76 	bl	8015c38 <__hexdig_fun>
 8015d4c:	1e43      	subs	r3, r0, #1
 8015d4e:	b2db      	uxtb	r3, r3
 8015d50:	3601      	adds	r6, #1
 8015d52:	3d10      	subs	r5, #16
 8015d54:	2b18      	cmp	r3, #24
 8015d56:	d91d      	bls.n	8015d94 <__gethex+0x130>
 8015d58:	9b04      	ldr	r3, [sp, #16]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d000      	beq.n	8015d60 <__gethex+0xfc>
 8015d5e:	426d      	negs	r5, r5
 8015d60:	197f      	adds	r7, r7, r5
 8015d62:	9b06      	ldr	r3, [sp, #24]
 8015d64:	601e      	str	r6, [r3, #0]
 8015d66:	9b02      	ldr	r3, [sp, #8]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d019      	beq.n	8015da0 <__gethex+0x13c>
 8015d6c:	9b05      	ldr	r3, [sp, #20]
 8015d6e:	2606      	movs	r6, #6
 8015d70:	425a      	negs	r2, r3
 8015d72:	4153      	adcs	r3, r2
 8015d74:	425b      	negs	r3, r3
 8015d76:	401e      	ands	r6, r3
 8015d78:	0030      	movs	r0, r6
 8015d7a:	b009      	add	sp, #36	@ 0x24
 8015d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015d7e:	2301      	movs	r3, #1
 8015d80:	2700      	movs	r7, #0
 8015d82:	9c00      	ldr	r4, [sp, #0]
 8015d84:	9302      	str	r3, [sp, #8]
 8015d86:	e7c8      	b.n	8015d1a <__gethex+0xb6>
 8015d88:	2300      	movs	r3, #0
 8015d8a:	9304      	str	r3, [sp, #16]
 8015d8c:	1ca6      	adds	r6, r4, #2
 8015d8e:	e7d2      	b.n	8015d36 <__gethex+0xd2>
 8015d90:	2301      	movs	r3, #1
 8015d92:	e7fa      	b.n	8015d8a <__gethex+0x126>
 8015d94:	230a      	movs	r3, #10
 8015d96:	435d      	muls	r5, r3
 8015d98:	182d      	adds	r5, r5, r0
 8015d9a:	e7d4      	b.n	8015d46 <__gethex+0xe2>
 8015d9c:	0026      	movs	r6, r4
 8015d9e:	e7e0      	b.n	8015d62 <__gethex+0xfe>
 8015da0:	9b00      	ldr	r3, [sp, #0]
 8015da2:	9902      	ldr	r1, [sp, #8]
 8015da4:	1ae3      	subs	r3, r4, r3
 8015da6:	3b01      	subs	r3, #1
 8015da8:	2b07      	cmp	r3, #7
 8015daa:	dc0a      	bgt.n	8015dc2 <__gethex+0x15e>
 8015dac:	9803      	ldr	r0, [sp, #12]
 8015dae:	f7fe f8ef 	bl	8013f90 <_Balloc>
 8015db2:	1e05      	subs	r5, r0, #0
 8015db4:	d108      	bne.n	8015dc8 <__gethex+0x164>
 8015db6:	002a      	movs	r2, r5
 8015db8:	21e4      	movs	r1, #228	@ 0xe4
 8015dba:	4b5f      	ldr	r3, [pc, #380]	@ (8015f38 <__gethex+0x2d4>)
 8015dbc:	485f      	ldr	r0, [pc, #380]	@ (8015f3c <__gethex+0x2d8>)
 8015dbe:	f7ff fe9d 	bl	8015afc <__assert_func>
 8015dc2:	3101      	adds	r1, #1
 8015dc4:	105b      	asrs	r3, r3, #1
 8015dc6:	e7ef      	b.n	8015da8 <__gethex+0x144>
 8015dc8:	0003      	movs	r3, r0
 8015dca:	3314      	adds	r3, #20
 8015dcc:	9302      	str	r3, [sp, #8]
 8015dce:	9305      	str	r3, [sp, #20]
 8015dd0:	2300      	movs	r3, #0
 8015dd2:	001e      	movs	r6, r3
 8015dd4:	9304      	str	r3, [sp, #16]
 8015dd6:	9b00      	ldr	r3, [sp, #0]
 8015dd8:	42a3      	cmp	r3, r4
 8015dda:	d338      	bcc.n	8015e4e <__gethex+0x1ea>
 8015ddc:	9c05      	ldr	r4, [sp, #20]
 8015dde:	9b02      	ldr	r3, [sp, #8]
 8015de0:	c440      	stmia	r4!, {r6}
 8015de2:	1ae4      	subs	r4, r4, r3
 8015de4:	10a4      	asrs	r4, r4, #2
 8015de6:	0030      	movs	r0, r6
 8015de8:	612c      	str	r4, [r5, #16]
 8015dea:	f7fe f9c9 	bl	8014180 <__hi0bits>
 8015dee:	9b01      	ldr	r3, [sp, #4]
 8015df0:	0164      	lsls	r4, r4, #5
 8015df2:	681b      	ldr	r3, [r3, #0]
 8015df4:	1a26      	subs	r6, r4, r0
 8015df6:	9300      	str	r3, [sp, #0]
 8015df8:	429e      	cmp	r6, r3
 8015dfa:	dd52      	ble.n	8015ea2 <__gethex+0x23e>
 8015dfc:	1af6      	subs	r6, r6, r3
 8015dfe:	0031      	movs	r1, r6
 8015e00:	0028      	movs	r0, r5
 8015e02:	f7fe fd6c 	bl	80148de <__any_on>
 8015e06:	1e04      	subs	r4, r0, #0
 8015e08:	d00f      	beq.n	8015e2a <__gethex+0x1c6>
 8015e0a:	2401      	movs	r4, #1
 8015e0c:	231f      	movs	r3, #31
 8015e0e:	0020      	movs	r0, r4
 8015e10:	1e72      	subs	r2, r6, #1
 8015e12:	4013      	ands	r3, r2
 8015e14:	4098      	lsls	r0, r3
 8015e16:	0003      	movs	r3, r0
 8015e18:	1151      	asrs	r1, r2, #5
 8015e1a:	9802      	ldr	r0, [sp, #8]
 8015e1c:	0089      	lsls	r1, r1, #2
 8015e1e:	5809      	ldr	r1, [r1, r0]
 8015e20:	4219      	tst	r1, r3
 8015e22:	d002      	beq.n	8015e2a <__gethex+0x1c6>
 8015e24:	42a2      	cmp	r2, r4
 8015e26:	dc34      	bgt.n	8015e92 <__gethex+0x22e>
 8015e28:	2402      	movs	r4, #2
 8015e2a:	0031      	movs	r1, r6
 8015e2c:	0028      	movs	r0, r5
 8015e2e:	f7ff feb0 	bl	8015b92 <rshift>
 8015e32:	19bf      	adds	r7, r7, r6
 8015e34:	9b01      	ldr	r3, [sp, #4]
 8015e36:	689b      	ldr	r3, [r3, #8]
 8015e38:	42bb      	cmp	r3, r7
 8015e3a:	da42      	bge.n	8015ec2 <__gethex+0x25e>
 8015e3c:	0029      	movs	r1, r5
 8015e3e:	9803      	ldr	r0, [sp, #12]
 8015e40:	f7fe f8ea 	bl	8014018 <_Bfree>
 8015e44:	2300      	movs	r3, #0
 8015e46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015e48:	26a3      	movs	r6, #163	@ 0xa3
 8015e4a:	6013      	str	r3, [r2, #0]
 8015e4c:	e794      	b.n	8015d78 <__gethex+0x114>
 8015e4e:	3c01      	subs	r4, #1
 8015e50:	7823      	ldrb	r3, [r4, #0]
 8015e52:	2b2e      	cmp	r3, #46	@ 0x2e
 8015e54:	d012      	beq.n	8015e7c <__gethex+0x218>
 8015e56:	9b04      	ldr	r3, [sp, #16]
 8015e58:	2b20      	cmp	r3, #32
 8015e5a:	d104      	bne.n	8015e66 <__gethex+0x202>
 8015e5c:	9b05      	ldr	r3, [sp, #20]
 8015e5e:	c340      	stmia	r3!, {r6}
 8015e60:	2600      	movs	r6, #0
 8015e62:	9305      	str	r3, [sp, #20]
 8015e64:	9604      	str	r6, [sp, #16]
 8015e66:	7820      	ldrb	r0, [r4, #0]
 8015e68:	f7ff fee6 	bl	8015c38 <__hexdig_fun>
 8015e6c:	230f      	movs	r3, #15
 8015e6e:	4018      	ands	r0, r3
 8015e70:	9b04      	ldr	r3, [sp, #16]
 8015e72:	4098      	lsls	r0, r3
 8015e74:	3304      	adds	r3, #4
 8015e76:	4306      	orrs	r6, r0
 8015e78:	9304      	str	r3, [sp, #16]
 8015e7a:	e7ac      	b.n	8015dd6 <__gethex+0x172>
 8015e7c:	9b00      	ldr	r3, [sp, #0]
 8015e7e:	42a3      	cmp	r3, r4
 8015e80:	d8e9      	bhi.n	8015e56 <__gethex+0x1f2>
 8015e82:	2201      	movs	r2, #1
 8015e84:	0020      	movs	r0, r4
 8015e86:	492b      	ldr	r1, [pc, #172]	@ (8015f34 <__gethex+0x2d0>)
 8015e88:	f7ff fe0e 	bl	8015aa8 <strncmp>
 8015e8c:	2800      	cmp	r0, #0
 8015e8e:	d1e2      	bne.n	8015e56 <__gethex+0x1f2>
 8015e90:	e7a1      	b.n	8015dd6 <__gethex+0x172>
 8015e92:	0028      	movs	r0, r5
 8015e94:	1eb1      	subs	r1, r6, #2
 8015e96:	f7fe fd22 	bl	80148de <__any_on>
 8015e9a:	2800      	cmp	r0, #0
 8015e9c:	d0c4      	beq.n	8015e28 <__gethex+0x1c4>
 8015e9e:	2403      	movs	r4, #3
 8015ea0:	e7c3      	b.n	8015e2a <__gethex+0x1c6>
 8015ea2:	9b00      	ldr	r3, [sp, #0]
 8015ea4:	2400      	movs	r4, #0
 8015ea6:	429e      	cmp	r6, r3
 8015ea8:	dac4      	bge.n	8015e34 <__gethex+0x1d0>
 8015eaa:	1b9e      	subs	r6, r3, r6
 8015eac:	0029      	movs	r1, r5
 8015eae:	0032      	movs	r2, r6
 8015eb0:	9803      	ldr	r0, [sp, #12]
 8015eb2:	f7fe fadb 	bl	801446c <__lshift>
 8015eb6:	0003      	movs	r3, r0
 8015eb8:	3314      	adds	r3, #20
 8015eba:	0005      	movs	r5, r0
 8015ebc:	1bbf      	subs	r7, r7, r6
 8015ebe:	9302      	str	r3, [sp, #8]
 8015ec0:	e7b8      	b.n	8015e34 <__gethex+0x1d0>
 8015ec2:	9b01      	ldr	r3, [sp, #4]
 8015ec4:	685e      	ldr	r6, [r3, #4]
 8015ec6:	42be      	cmp	r6, r7
 8015ec8:	dd6f      	ble.n	8015faa <__gethex+0x346>
 8015eca:	9b00      	ldr	r3, [sp, #0]
 8015ecc:	1bf6      	subs	r6, r6, r7
 8015ece:	42b3      	cmp	r3, r6
 8015ed0:	dc36      	bgt.n	8015f40 <__gethex+0x2dc>
 8015ed2:	9b01      	ldr	r3, [sp, #4]
 8015ed4:	68db      	ldr	r3, [r3, #12]
 8015ed6:	2b02      	cmp	r3, #2
 8015ed8:	d024      	beq.n	8015f24 <__gethex+0x2c0>
 8015eda:	2b03      	cmp	r3, #3
 8015edc:	d026      	beq.n	8015f2c <__gethex+0x2c8>
 8015ede:	2b01      	cmp	r3, #1
 8015ee0:	d117      	bne.n	8015f12 <__gethex+0x2ae>
 8015ee2:	9b00      	ldr	r3, [sp, #0]
 8015ee4:	42b3      	cmp	r3, r6
 8015ee6:	d114      	bne.n	8015f12 <__gethex+0x2ae>
 8015ee8:	2b01      	cmp	r3, #1
 8015eea:	d10b      	bne.n	8015f04 <__gethex+0x2a0>
 8015eec:	9b01      	ldr	r3, [sp, #4]
 8015eee:	9a07      	ldr	r2, [sp, #28]
 8015ef0:	685b      	ldr	r3, [r3, #4]
 8015ef2:	2662      	movs	r6, #98	@ 0x62
 8015ef4:	6013      	str	r3, [r2, #0]
 8015ef6:	2301      	movs	r3, #1
 8015ef8:	9a02      	ldr	r2, [sp, #8]
 8015efa:	612b      	str	r3, [r5, #16]
 8015efc:	6013      	str	r3, [r2, #0]
 8015efe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f00:	601d      	str	r5, [r3, #0]
 8015f02:	e739      	b.n	8015d78 <__gethex+0x114>
 8015f04:	9900      	ldr	r1, [sp, #0]
 8015f06:	0028      	movs	r0, r5
 8015f08:	3901      	subs	r1, #1
 8015f0a:	f7fe fce8 	bl	80148de <__any_on>
 8015f0e:	2800      	cmp	r0, #0
 8015f10:	d1ec      	bne.n	8015eec <__gethex+0x288>
 8015f12:	0029      	movs	r1, r5
 8015f14:	9803      	ldr	r0, [sp, #12]
 8015f16:	f7fe f87f 	bl	8014018 <_Bfree>
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015f1e:	2650      	movs	r6, #80	@ 0x50
 8015f20:	6013      	str	r3, [r2, #0]
 8015f22:	e729      	b.n	8015d78 <__gethex+0x114>
 8015f24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d1f3      	bne.n	8015f12 <__gethex+0x2ae>
 8015f2a:	e7df      	b.n	8015eec <__gethex+0x288>
 8015f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d1dc      	bne.n	8015eec <__gethex+0x288>
 8015f32:	e7ee      	b.n	8015f12 <__gethex+0x2ae>
 8015f34:	08017520 	.word	0x08017520
 8015f38:	080173b5 	.word	0x080173b5
 8015f3c:	080176ce 	.word	0x080176ce
 8015f40:	1e77      	subs	r7, r6, #1
 8015f42:	2c00      	cmp	r4, #0
 8015f44:	d12f      	bne.n	8015fa6 <__gethex+0x342>
 8015f46:	2f00      	cmp	r7, #0
 8015f48:	d004      	beq.n	8015f54 <__gethex+0x2f0>
 8015f4a:	0039      	movs	r1, r7
 8015f4c:	0028      	movs	r0, r5
 8015f4e:	f7fe fcc6 	bl	80148de <__any_on>
 8015f52:	0004      	movs	r4, r0
 8015f54:	231f      	movs	r3, #31
 8015f56:	117a      	asrs	r2, r7, #5
 8015f58:	401f      	ands	r7, r3
 8015f5a:	3b1e      	subs	r3, #30
 8015f5c:	40bb      	lsls	r3, r7
 8015f5e:	9902      	ldr	r1, [sp, #8]
 8015f60:	0092      	lsls	r2, r2, #2
 8015f62:	5852      	ldr	r2, [r2, r1]
 8015f64:	421a      	tst	r2, r3
 8015f66:	d001      	beq.n	8015f6c <__gethex+0x308>
 8015f68:	2302      	movs	r3, #2
 8015f6a:	431c      	orrs	r4, r3
 8015f6c:	9b00      	ldr	r3, [sp, #0]
 8015f6e:	0031      	movs	r1, r6
 8015f70:	1b9b      	subs	r3, r3, r6
 8015f72:	2602      	movs	r6, #2
 8015f74:	0028      	movs	r0, r5
 8015f76:	9300      	str	r3, [sp, #0]
 8015f78:	f7ff fe0b 	bl	8015b92 <rshift>
 8015f7c:	9b01      	ldr	r3, [sp, #4]
 8015f7e:	685f      	ldr	r7, [r3, #4]
 8015f80:	2c00      	cmp	r4, #0
 8015f82:	d03f      	beq.n	8016004 <__gethex+0x3a0>
 8015f84:	9b01      	ldr	r3, [sp, #4]
 8015f86:	68db      	ldr	r3, [r3, #12]
 8015f88:	2b02      	cmp	r3, #2
 8015f8a:	d010      	beq.n	8015fae <__gethex+0x34a>
 8015f8c:	2b03      	cmp	r3, #3
 8015f8e:	d012      	beq.n	8015fb6 <__gethex+0x352>
 8015f90:	2b01      	cmp	r3, #1
 8015f92:	d106      	bne.n	8015fa2 <__gethex+0x33e>
 8015f94:	07a2      	lsls	r2, r4, #30
 8015f96:	d504      	bpl.n	8015fa2 <__gethex+0x33e>
 8015f98:	9a02      	ldr	r2, [sp, #8]
 8015f9a:	6812      	ldr	r2, [r2, #0]
 8015f9c:	4314      	orrs	r4, r2
 8015f9e:	421c      	tst	r4, r3
 8015fa0:	d10c      	bne.n	8015fbc <__gethex+0x358>
 8015fa2:	2310      	movs	r3, #16
 8015fa4:	e02d      	b.n	8016002 <__gethex+0x39e>
 8015fa6:	2401      	movs	r4, #1
 8015fa8:	e7d4      	b.n	8015f54 <__gethex+0x2f0>
 8015faa:	2601      	movs	r6, #1
 8015fac:	e7e8      	b.n	8015f80 <__gethex+0x31c>
 8015fae:	2301      	movs	r3, #1
 8015fb0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8015fb2:	1a9b      	subs	r3, r3, r2
 8015fb4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015fb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d0f2      	beq.n	8015fa2 <__gethex+0x33e>
 8015fbc:	692b      	ldr	r3, [r5, #16]
 8015fbe:	2000      	movs	r0, #0
 8015fc0:	9302      	str	r3, [sp, #8]
 8015fc2:	009b      	lsls	r3, r3, #2
 8015fc4:	9304      	str	r3, [sp, #16]
 8015fc6:	002b      	movs	r3, r5
 8015fc8:	9a04      	ldr	r2, [sp, #16]
 8015fca:	3314      	adds	r3, #20
 8015fcc:	1899      	adds	r1, r3, r2
 8015fce:	681a      	ldr	r2, [r3, #0]
 8015fd0:	1c54      	adds	r4, r2, #1
 8015fd2:	d01c      	beq.n	801600e <__gethex+0x3aa>
 8015fd4:	3201      	adds	r2, #1
 8015fd6:	601a      	str	r2, [r3, #0]
 8015fd8:	002b      	movs	r3, r5
 8015fda:	3314      	adds	r3, #20
 8015fdc:	2e02      	cmp	r6, #2
 8015fde:	d13f      	bne.n	8016060 <__gethex+0x3fc>
 8015fe0:	9a01      	ldr	r2, [sp, #4]
 8015fe2:	9900      	ldr	r1, [sp, #0]
 8015fe4:	6812      	ldr	r2, [r2, #0]
 8015fe6:	3a01      	subs	r2, #1
 8015fe8:	428a      	cmp	r2, r1
 8015fea:	d109      	bne.n	8016000 <__gethex+0x39c>
 8015fec:	000a      	movs	r2, r1
 8015fee:	201f      	movs	r0, #31
 8015ff0:	4010      	ands	r0, r2
 8015ff2:	2201      	movs	r2, #1
 8015ff4:	4082      	lsls	r2, r0
 8015ff6:	1149      	asrs	r1, r1, #5
 8015ff8:	0089      	lsls	r1, r1, #2
 8015ffa:	58cb      	ldr	r3, [r1, r3]
 8015ffc:	4213      	tst	r3, r2
 8015ffe:	d13d      	bne.n	801607c <__gethex+0x418>
 8016000:	2320      	movs	r3, #32
 8016002:	431e      	orrs	r6, r3
 8016004:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016006:	601d      	str	r5, [r3, #0]
 8016008:	9b07      	ldr	r3, [sp, #28]
 801600a:	601f      	str	r7, [r3, #0]
 801600c:	e6b4      	b.n	8015d78 <__gethex+0x114>
 801600e:	c301      	stmia	r3!, {r0}
 8016010:	4299      	cmp	r1, r3
 8016012:	d8dc      	bhi.n	8015fce <__gethex+0x36a>
 8016014:	68ab      	ldr	r3, [r5, #8]
 8016016:	9a02      	ldr	r2, [sp, #8]
 8016018:	429a      	cmp	r2, r3
 801601a:	db18      	blt.n	801604e <__gethex+0x3ea>
 801601c:	6869      	ldr	r1, [r5, #4]
 801601e:	9803      	ldr	r0, [sp, #12]
 8016020:	3101      	adds	r1, #1
 8016022:	f7fd ffb5 	bl	8013f90 <_Balloc>
 8016026:	1e04      	subs	r4, r0, #0
 8016028:	d104      	bne.n	8016034 <__gethex+0x3d0>
 801602a:	0022      	movs	r2, r4
 801602c:	2184      	movs	r1, #132	@ 0x84
 801602e:	4b1d      	ldr	r3, [pc, #116]	@ (80160a4 <__gethex+0x440>)
 8016030:	481d      	ldr	r0, [pc, #116]	@ (80160a8 <__gethex+0x444>)
 8016032:	e6c4      	b.n	8015dbe <__gethex+0x15a>
 8016034:	0029      	movs	r1, r5
 8016036:	692a      	ldr	r2, [r5, #16]
 8016038:	310c      	adds	r1, #12
 801603a:	3202      	adds	r2, #2
 801603c:	0092      	lsls	r2, r2, #2
 801603e:	300c      	adds	r0, #12
 8016040:	f7fd f814 	bl	801306c <memcpy>
 8016044:	0029      	movs	r1, r5
 8016046:	9803      	ldr	r0, [sp, #12]
 8016048:	f7fd ffe6 	bl	8014018 <_Bfree>
 801604c:	0025      	movs	r5, r4
 801604e:	692b      	ldr	r3, [r5, #16]
 8016050:	1c5a      	adds	r2, r3, #1
 8016052:	612a      	str	r2, [r5, #16]
 8016054:	2201      	movs	r2, #1
 8016056:	3304      	adds	r3, #4
 8016058:	009b      	lsls	r3, r3, #2
 801605a:	18eb      	adds	r3, r5, r3
 801605c:	605a      	str	r2, [r3, #4]
 801605e:	e7bb      	b.n	8015fd8 <__gethex+0x374>
 8016060:	692a      	ldr	r2, [r5, #16]
 8016062:	9902      	ldr	r1, [sp, #8]
 8016064:	428a      	cmp	r2, r1
 8016066:	dd0b      	ble.n	8016080 <__gethex+0x41c>
 8016068:	2101      	movs	r1, #1
 801606a:	0028      	movs	r0, r5
 801606c:	f7ff fd91 	bl	8015b92 <rshift>
 8016070:	9b01      	ldr	r3, [sp, #4]
 8016072:	3701      	adds	r7, #1
 8016074:	689b      	ldr	r3, [r3, #8]
 8016076:	42bb      	cmp	r3, r7
 8016078:	da00      	bge.n	801607c <__gethex+0x418>
 801607a:	e6df      	b.n	8015e3c <__gethex+0x1d8>
 801607c:	2601      	movs	r6, #1
 801607e:	e7bf      	b.n	8016000 <__gethex+0x39c>
 8016080:	221f      	movs	r2, #31
 8016082:	9c00      	ldr	r4, [sp, #0]
 8016084:	9900      	ldr	r1, [sp, #0]
 8016086:	4014      	ands	r4, r2
 8016088:	4211      	tst	r1, r2
 801608a:	d0f7      	beq.n	801607c <__gethex+0x418>
 801608c:	9a04      	ldr	r2, [sp, #16]
 801608e:	189b      	adds	r3, r3, r2
 8016090:	3b04      	subs	r3, #4
 8016092:	6818      	ldr	r0, [r3, #0]
 8016094:	f7fe f874 	bl	8014180 <__hi0bits>
 8016098:	2320      	movs	r3, #32
 801609a:	1b1b      	subs	r3, r3, r4
 801609c:	4298      	cmp	r0, r3
 801609e:	dbe3      	blt.n	8016068 <__gethex+0x404>
 80160a0:	e7ec      	b.n	801607c <__gethex+0x418>
 80160a2:	46c0      	nop			@ (mov r8, r8)
 80160a4:	080173b5 	.word	0x080173b5
 80160a8:	080176ce 	.word	0x080176ce

080160ac <L_shift>:
 80160ac:	2308      	movs	r3, #8
 80160ae:	b570      	push	{r4, r5, r6, lr}
 80160b0:	2520      	movs	r5, #32
 80160b2:	1a9a      	subs	r2, r3, r2
 80160b4:	0092      	lsls	r2, r2, #2
 80160b6:	1aad      	subs	r5, r5, r2
 80160b8:	6843      	ldr	r3, [r0, #4]
 80160ba:	6804      	ldr	r4, [r0, #0]
 80160bc:	001e      	movs	r6, r3
 80160be:	40ae      	lsls	r6, r5
 80160c0:	40d3      	lsrs	r3, r2
 80160c2:	4334      	orrs	r4, r6
 80160c4:	6004      	str	r4, [r0, #0]
 80160c6:	6043      	str	r3, [r0, #4]
 80160c8:	3004      	adds	r0, #4
 80160ca:	4288      	cmp	r0, r1
 80160cc:	d3f4      	bcc.n	80160b8 <L_shift+0xc>
 80160ce:	bd70      	pop	{r4, r5, r6, pc}

080160d0 <__match>:
 80160d0:	b530      	push	{r4, r5, lr}
 80160d2:	6803      	ldr	r3, [r0, #0]
 80160d4:	780c      	ldrb	r4, [r1, #0]
 80160d6:	3301      	adds	r3, #1
 80160d8:	2c00      	cmp	r4, #0
 80160da:	d102      	bne.n	80160e2 <__match+0x12>
 80160dc:	6003      	str	r3, [r0, #0]
 80160de:	2001      	movs	r0, #1
 80160e0:	bd30      	pop	{r4, r5, pc}
 80160e2:	781a      	ldrb	r2, [r3, #0]
 80160e4:	0015      	movs	r5, r2
 80160e6:	3d41      	subs	r5, #65	@ 0x41
 80160e8:	2d19      	cmp	r5, #25
 80160ea:	d800      	bhi.n	80160ee <__match+0x1e>
 80160ec:	3220      	adds	r2, #32
 80160ee:	3101      	adds	r1, #1
 80160f0:	42a2      	cmp	r2, r4
 80160f2:	d0ef      	beq.n	80160d4 <__match+0x4>
 80160f4:	2000      	movs	r0, #0
 80160f6:	e7f3      	b.n	80160e0 <__match+0x10>

080160f8 <__hexnan>:
 80160f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80160fa:	680b      	ldr	r3, [r1, #0]
 80160fc:	b08b      	sub	sp, #44	@ 0x2c
 80160fe:	9201      	str	r2, [sp, #4]
 8016100:	9901      	ldr	r1, [sp, #4]
 8016102:	115a      	asrs	r2, r3, #5
 8016104:	0092      	lsls	r2, r2, #2
 8016106:	188a      	adds	r2, r1, r2
 8016108:	9202      	str	r2, [sp, #8]
 801610a:	0019      	movs	r1, r3
 801610c:	221f      	movs	r2, #31
 801610e:	4011      	ands	r1, r2
 8016110:	9008      	str	r0, [sp, #32]
 8016112:	9106      	str	r1, [sp, #24]
 8016114:	4213      	tst	r3, r2
 8016116:	d002      	beq.n	801611e <__hexnan+0x26>
 8016118:	9b02      	ldr	r3, [sp, #8]
 801611a:	3304      	adds	r3, #4
 801611c:	9302      	str	r3, [sp, #8]
 801611e:	9b02      	ldr	r3, [sp, #8]
 8016120:	2500      	movs	r5, #0
 8016122:	1f1f      	subs	r7, r3, #4
 8016124:	003e      	movs	r6, r7
 8016126:	003c      	movs	r4, r7
 8016128:	9b08      	ldr	r3, [sp, #32]
 801612a:	603d      	str	r5, [r7, #0]
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	9507      	str	r5, [sp, #28]
 8016130:	9305      	str	r3, [sp, #20]
 8016132:	9503      	str	r5, [sp, #12]
 8016134:	9b05      	ldr	r3, [sp, #20]
 8016136:	3301      	adds	r3, #1
 8016138:	9309      	str	r3, [sp, #36]	@ 0x24
 801613a:	9b05      	ldr	r3, [sp, #20]
 801613c:	785b      	ldrb	r3, [r3, #1]
 801613e:	9304      	str	r3, [sp, #16]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d028      	beq.n	8016196 <__hexnan+0x9e>
 8016144:	9804      	ldr	r0, [sp, #16]
 8016146:	f7ff fd77 	bl	8015c38 <__hexdig_fun>
 801614a:	2800      	cmp	r0, #0
 801614c:	d155      	bne.n	80161fa <__hexnan+0x102>
 801614e:	9b04      	ldr	r3, [sp, #16]
 8016150:	2b20      	cmp	r3, #32
 8016152:	d819      	bhi.n	8016188 <__hexnan+0x90>
 8016154:	9b03      	ldr	r3, [sp, #12]
 8016156:	9a07      	ldr	r2, [sp, #28]
 8016158:	4293      	cmp	r3, r2
 801615a:	dd12      	ble.n	8016182 <__hexnan+0x8a>
 801615c:	42b4      	cmp	r4, r6
 801615e:	d206      	bcs.n	801616e <__hexnan+0x76>
 8016160:	2d07      	cmp	r5, #7
 8016162:	dc04      	bgt.n	801616e <__hexnan+0x76>
 8016164:	002a      	movs	r2, r5
 8016166:	0031      	movs	r1, r6
 8016168:	0020      	movs	r0, r4
 801616a:	f7ff ff9f 	bl	80160ac <L_shift>
 801616e:	9b01      	ldr	r3, [sp, #4]
 8016170:	2508      	movs	r5, #8
 8016172:	429c      	cmp	r4, r3
 8016174:	d905      	bls.n	8016182 <__hexnan+0x8a>
 8016176:	1f26      	subs	r6, r4, #4
 8016178:	2500      	movs	r5, #0
 801617a:	0034      	movs	r4, r6
 801617c:	9b03      	ldr	r3, [sp, #12]
 801617e:	6035      	str	r5, [r6, #0]
 8016180:	9307      	str	r3, [sp, #28]
 8016182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016184:	9305      	str	r3, [sp, #20]
 8016186:	e7d5      	b.n	8016134 <__hexnan+0x3c>
 8016188:	9b04      	ldr	r3, [sp, #16]
 801618a:	2b29      	cmp	r3, #41	@ 0x29
 801618c:	d15a      	bne.n	8016244 <__hexnan+0x14c>
 801618e:	9b05      	ldr	r3, [sp, #20]
 8016190:	9a08      	ldr	r2, [sp, #32]
 8016192:	3302      	adds	r3, #2
 8016194:	6013      	str	r3, [r2, #0]
 8016196:	9b03      	ldr	r3, [sp, #12]
 8016198:	2b00      	cmp	r3, #0
 801619a:	d053      	beq.n	8016244 <__hexnan+0x14c>
 801619c:	42b4      	cmp	r4, r6
 801619e:	d206      	bcs.n	80161ae <__hexnan+0xb6>
 80161a0:	2d07      	cmp	r5, #7
 80161a2:	dc04      	bgt.n	80161ae <__hexnan+0xb6>
 80161a4:	002a      	movs	r2, r5
 80161a6:	0031      	movs	r1, r6
 80161a8:	0020      	movs	r0, r4
 80161aa:	f7ff ff7f 	bl	80160ac <L_shift>
 80161ae:	9b01      	ldr	r3, [sp, #4]
 80161b0:	429c      	cmp	r4, r3
 80161b2:	d936      	bls.n	8016222 <__hexnan+0x12a>
 80161b4:	001a      	movs	r2, r3
 80161b6:	0023      	movs	r3, r4
 80161b8:	cb02      	ldmia	r3!, {r1}
 80161ba:	c202      	stmia	r2!, {r1}
 80161bc:	429f      	cmp	r7, r3
 80161be:	d2fb      	bcs.n	80161b8 <__hexnan+0xc0>
 80161c0:	9b02      	ldr	r3, [sp, #8]
 80161c2:	1c61      	adds	r1, r4, #1
 80161c4:	1eda      	subs	r2, r3, #3
 80161c6:	2304      	movs	r3, #4
 80161c8:	4291      	cmp	r1, r2
 80161ca:	d805      	bhi.n	80161d8 <__hexnan+0xe0>
 80161cc:	9b02      	ldr	r3, [sp, #8]
 80161ce:	3b04      	subs	r3, #4
 80161d0:	1b1b      	subs	r3, r3, r4
 80161d2:	089b      	lsrs	r3, r3, #2
 80161d4:	3301      	adds	r3, #1
 80161d6:	009b      	lsls	r3, r3, #2
 80161d8:	9a01      	ldr	r2, [sp, #4]
 80161da:	18d3      	adds	r3, r2, r3
 80161dc:	2200      	movs	r2, #0
 80161de:	c304      	stmia	r3!, {r2}
 80161e0:	429f      	cmp	r7, r3
 80161e2:	d2fc      	bcs.n	80161de <__hexnan+0xe6>
 80161e4:	683b      	ldr	r3, [r7, #0]
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	d104      	bne.n	80161f4 <__hexnan+0xfc>
 80161ea:	9b01      	ldr	r3, [sp, #4]
 80161ec:	429f      	cmp	r7, r3
 80161ee:	d127      	bne.n	8016240 <__hexnan+0x148>
 80161f0:	2301      	movs	r3, #1
 80161f2:	603b      	str	r3, [r7, #0]
 80161f4:	2005      	movs	r0, #5
 80161f6:	b00b      	add	sp, #44	@ 0x2c
 80161f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80161fa:	9b03      	ldr	r3, [sp, #12]
 80161fc:	3501      	adds	r5, #1
 80161fe:	3301      	adds	r3, #1
 8016200:	9303      	str	r3, [sp, #12]
 8016202:	2d08      	cmp	r5, #8
 8016204:	dd06      	ble.n	8016214 <__hexnan+0x11c>
 8016206:	9b01      	ldr	r3, [sp, #4]
 8016208:	429c      	cmp	r4, r3
 801620a:	d9ba      	bls.n	8016182 <__hexnan+0x8a>
 801620c:	2300      	movs	r3, #0
 801620e:	2501      	movs	r5, #1
 8016210:	3c04      	subs	r4, #4
 8016212:	6023      	str	r3, [r4, #0]
 8016214:	220f      	movs	r2, #15
 8016216:	6823      	ldr	r3, [r4, #0]
 8016218:	4010      	ands	r0, r2
 801621a:	011b      	lsls	r3, r3, #4
 801621c:	4303      	orrs	r3, r0
 801621e:	6023      	str	r3, [r4, #0]
 8016220:	e7af      	b.n	8016182 <__hexnan+0x8a>
 8016222:	9b06      	ldr	r3, [sp, #24]
 8016224:	2b00      	cmp	r3, #0
 8016226:	d0dd      	beq.n	80161e4 <__hexnan+0xec>
 8016228:	2320      	movs	r3, #32
 801622a:	9a06      	ldr	r2, [sp, #24]
 801622c:	9902      	ldr	r1, [sp, #8]
 801622e:	1a9b      	subs	r3, r3, r2
 8016230:	2201      	movs	r2, #1
 8016232:	4252      	negs	r2, r2
 8016234:	40da      	lsrs	r2, r3
 8016236:	3904      	subs	r1, #4
 8016238:	680b      	ldr	r3, [r1, #0]
 801623a:	4013      	ands	r3, r2
 801623c:	600b      	str	r3, [r1, #0]
 801623e:	e7d1      	b.n	80161e4 <__hexnan+0xec>
 8016240:	3f04      	subs	r7, #4
 8016242:	e7cf      	b.n	80161e4 <__hexnan+0xec>
 8016244:	2004      	movs	r0, #4
 8016246:	e7d6      	b.n	80161f6 <__hexnan+0xfe>

08016248 <__ascii_mbtowc>:
 8016248:	b082      	sub	sp, #8
 801624a:	2900      	cmp	r1, #0
 801624c:	d100      	bne.n	8016250 <__ascii_mbtowc+0x8>
 801624e:	a901      	add	r1, sp, #4
 8016250:	1e10      	subs	r0, r2, #0
 8016252:	d006      	beq.n	8016262 <__ascii_mbtowc+0x1a>
 8016254:	2b00      	cmp	r3, #0
 8016256:	d006      	beq.n	8016266 <__ascii_mbtowc+0x1e>
 8016258:	7813      	ldrb	r3, [r2, #0]
 801625a:	600b      	str	r3, [r1, #0]
 801625c:	7810      	ldrb	r0, [r2, #0]
 801625e:	1e43      	subs	r3, r0, #1
 8016260:	4198      	sbcs	r0, r3
 8016262:	b002      	add	sp, #8
 8016264:	4770      	bx	lr
 8016266:	2002      	movs	r0, #2
 8016268:	4240      	negs	r0, r0
 801626a:	e7fa      	b.n	8016262 <__ascii_mbtowc+0x1a>

0801626c <_realloc_r>:
 801626c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801626e:	0006      	movs	r6, r0
 8016270:	000c      	movs	r4, r1
 8016272:	0015      	movs	r5, r2
 8016274:	2900      	cmp	r1, #0
 8016276:	d105      	bne.n	8016284 <_realloc_r+0x18>
 8016278:	0011      	movs	r1, r2
 801627a:	f7fd fdf9 	bl	8013e70 <_malloc_r>
 801627e:	0004      	movs	r4, r0
 8016280:	0020      	movs	r0, r4
 8016282:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8016284:	2a00      	cmp	r2, #0
 8016286:	d103      	bne.n	8016290 <_realloc_r+0x24>
 8016288:	f7fd fd7c 	bl	8013d84 <_free_r>
 801628c:	2400      	movs	r4, #0
 801628e:	e7f7      	b.n	8016280 <_realloc_r+0x14>
 8016290:	f000 f83f 	bl	8016312 <_malloc_usable_size_r>
 8016294:	0007      	movs	r7, r0
 8016296:	4285      	cmp	r5, r0
 8016298:	d802      	bhi.n	80162a0 <_realloc_r+0x34>
 801629a:	0843      	lsrs	r3, r0, #1
 801629c:	42ab      	cmp	r3, r5
 801629e:	d3ef      	bcc.n	8016280 <_realloc_r+0x14>
 80162a0:	0029      	movs	r1, r5
 80162a2:	0030      	movs	r0, r6
 80162a4:	f7fd fde4 	bl	8013e70 <_malloc_r>
 80162a8:	9001      	str	r0, [sp, #4]
 80162aa:	2800      	cmp	r0, #0
 80162ac:	d0ee      	beq.n	801628c <_realloc_r+0x20>
 80162ae:	002a      	movs	r2, r5
 80162b0:	42bd      	cmp	r5, r7
 80162b2:	d900      	bls.n	80162b6 <_realloc_r+0x4a>
 80162b4:	003a      	movs	r2, r7
 80162b6:	0021      	movs	r1, r4
 80162b8:	9801      	ldr	r0, [sp, #4]
 80162ba:	f7fc fed7 	bl	801306c <memcpy>
 80162be:	0021      	movs	r1, r4
 80162c0:	0030      	movs	r0, r6
 80162c2:	f7fd fd5f 	bl	8013d84 <_free_r>
 80162c6:	9c01      	ldr	r4, [sp, #4]
 80162c8:	e7da      	b.n	8016280 <_realloc_r+0x14>

080162ca <__ascii_wctomb>:
 80162ca:	0003      	movs	r3, r0
 80162cc:	1e08      	subs	r0, r1, #0
 80162ce:	d005      	beq.n	80162dc <__ascii_wctomb+0x12>
 80162d0:	2aff      	cmp	r2, #255	@ 0xff
 80162d2:	d904      	bls.n	80162de <__ascii_wctomb+0x14>
 80162d4:	228a      	movs	r2, #138	@ 0x8a
 80162d6:	2001      	movs	r0, #1
 80162d8:	601a      	str	r2, [r3, #0]
 80162da:	4240      	negs	r0, r0
 80162dc:	4770      	bx	lr
 80162de:	2001      	movs	r0, #1
 80162e0:	700a      	strb	r2, [r1, #0]
 80162e2:	e7fb      	b.n	80162dc <__ascii_wctomb+0x12>

080162e4 <fiprintf>:
 80162e4:	b40e      	push	{r1, r2, r3}
 80162e6:	b517      	push	{r0, r1, r2, r4, lr}
 80162e8:	4c05      	ldr	r4, [pc, #20]	@ (8016300 <fiprintf+0x1c>)
 80162ea:	ab05      	add	r3, sp, #20
 80162ec:	cb04      	ldmia	r3!, {r2}
 80162ee:	0001      	movs	r1, r0
 80162f0:	6820      	ldr	r0, [r4, #0]
 80162f2:	9301      	str	r3, [sp, #4]
 80162f4:	f000 f83c 	bl	8016370 <_vfiprintf_r>
 80162f8:	bc1e      	pop	{r1, r2, r3, r4}
 80162fa:	bc08      	pop	{r3}
 80162fc:	b003      	add	sp, #12
 80162fe:	4718      	bx	r3
 8016300:	20000094 	.word	0x20000094

08016304 <abort>:
 8016304:	2006      	movs	r0, #6
 8016306:	b510      	push	{r4, lr}
 8016308:	f000 fa18 	bl	801673c <raise>
 801630c:	2001      	movs	r0, #1
 801630e:	f7f0 feb7 	bl	8007080 <_exit>

08016312 <_malloc_usable_size_r>:
 8016312:	1f0b      	subs	r3, r1, #4
 8016314:	681b      	ldr	r3, [r3, #0]
 8016316:	1f18      	subs	r0, r3, #4
 8016318:	2b00      	cmp	r3, #0
 801631a:	da01      	bge.n	8016320 <_malloc_usable_size_r+0xe>
 801631c:	580b      	ldr	r3, [r1, r0]
 801631e:	18c0      	adds	r0, r0, r3
 8016320:	4770      	bx	lr

08016322 <__sfputc_r>:
 8016322:	6893      	ldr	r3, [r2, #8]
 8016324:	b510      	push	{r4, lr}
 8016326:	3b01      	subs	r3, #1
 8016328:	6093      	str	r3, [r2, #8]
 801632a:	2b00      	cmp	r3, #0
 801632c:	da04      	bge.n	8016338 <__sfputc_r+0x16>
 801632e:	6994      	ldr	r4, [r2, #24]
 8016330:	42a3      	cmp	r3, r4
 8016332:	db07      	blt.n	8016344 <__sfputc_r+0x22>
 8016334:	290a      	cmp	r1, #10
 8016336:	d005      	beq.n	8016344 <__sfputc_r+0x22>
 8016338:	6813      	ldr	r3, [r2, #0]
 801633a:	1c58      	adds	r0, r3, #1
 801633c:	6010      	str	r0, [r2, #0]
 801633e:	7019      	strb	r1, [r3, #0]
 8016340:	0008      	movs	r0, r1
 8016342:	bd10      	pop	{r4, pc}
 8016344:	f000 f930 	bl	80165a8 <__swbuf_r>
 8016348:	0001      	movs	r1, r0
 801634a:	e7f9      	b.n	8016340 <__sfputc_r+0x1e>

0801634c <__sfputs_r>:
 801634c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801634e:	0006      	movs	r6, r0
 8016350:	000f      	movs	r7, r1
 8016352:	0014      	movs	r4, r2
 8016354:	18d5      	adds	r5, r2, r3
 8016356:	42ac      	cmp	r4, r5
 8016358:	d101      	bne.n	801635e <__sfputs_r+0x12>
 801635a:	2000      	movs	r0, #0
 801635c:	e007      	b.n	801636e <__sfputs_r+0x22>
 801635e:	7821      	ldrb	r1, [r4, #0]
 8016360:	003a      	movs	r2, r7
 8016362:	0030      	movs	r0, r6
 8016364:	f7ff ffdd 	bl	8016322 <__sfputc_r>
 8016368:	3401      	adds	r4, #1
 801636a:	1c43      	adds	r3, r0, #1
 801636c:	d1f3      	bne.n	8016356 <__sfputs_r+0xa>
 801636e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016370 <_vfiprintf_r>:
 8016370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016372:	b0a1      	sub	sp, #132	@ 0x84
 8016374:	000f      	movs	r7, r1
 8016376:	0015      	movs	r5, r2
 8016378:	001e      	movs	r6, r3
 801637a:	9003      	str	r0, [sp, #12]
 801637c:	2800      	cmp	r0, #0
 801637e:	d004      	beq.n	801638a <_vfiprintf_r+0x1a>
 8016380:	6a03      	ldr	r3, [r0, #32]
 8016382:	2b00      	cmp	r3, #0
 8016384:	d101      	bne.n	801638a <_vfiprintf_r+0x1a>
 8016386:	f7fc fc73 	bl	8012c70 <__sinit>
 801638a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801638c:	07db      	lsls	r3, r3, #31
 801638e:	d405      	bmi.n	801639c <_vfiprintf_r+0x2c>
 8016390:	89bb      	ldrh	r3, [r7, #12]
 8016392:	059b      	lsls	r3, r3, #22
 8016394:	d402      	bmi.n	801639c <_vfiprintf_r+0x2c>
 8016396:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8016398:	f7fc fe5b 	bl	8013052 <__retarget_lock_acquire_recursive>
 801639c:	89bb      	ldrh	r3, [r7, #12]
 801639e:	071b      	lsls	r3, r3, #28
 80163a0:	d502      	bpl.n	80163a8 <_vfiprintf_r+0x38>
 80163a2:	693b      	ldr	r3, [r7, #16]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d113      	bne.n	80163d0 <_vfiprintf_r+0x60>
 80163a8:	0039      	movs	r1, r7
 80163aa:	9803      	ldr	r0, [sp, #12]
 80163ac:	f000 f93e 	bl	801662c <__swsetup_r>
 80163b0:	2800      	cmp	r0, #0
 80163b2:	d00d      	beq.n	80163d0 <_vfiprintf_r+0x60>
 80163b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80163b6:	07db      	lsls	r3, r3, #31
 80163b8:	d503      	bpl.n	80163c2 <_vfiprintf_r+0x52>
 80163ba:	2001      	movs	r0, #1
 80163bc:	4240      	negs	r0, r0
 80163be:	b021      	add	sp, #132	@ 0x84
 80163c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80163c2:	89bb      	ldrh	r3, [r7, #12]
 80163c4:	059b      	lsls	r3, r3, #22
 80163c6:	d4f8      	bmi.n	80163ba <_vfiprintf_r+0x4a>
 80163c8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80163ca:	f7fc fe43 	bl	8013054 <__retarget_lock_release_recursive>
 80163ce:	e7f4      	b.n	80163ba <_vfiprintf_r+0x4a>
 80163d0:	2300      	movs	r3, #0
 80163d2:	ac08      	add	r4, sp, #32
 80163d4:	6163      	str	r3, [r4, #20]
 80163d6:	3320      	adds	r3, #32
 80163d8:	7663      	strb	r3, [r4, #25]
 80163da:	3310      	adds	r3, #16
 80163dc:	76a3      	strb	r3, [r4, #26]
 80163de:	9607      	str	r6, [sp, #28]
 80163e0:	002e      	movs	r6, r5
 80163e2:	7833      	ldrb	r3, [r6, #0]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d001      	beq.n	80163ec <_vfiprintf_r+0x7c>
 80163e8:	2b25      	cmp	r3, #37	@ 0x25
 80163ea:	d148      	bne.n	801647e <_vfiprintf_r+0x10e>
 80163ec:	1b73      	subs	r3, r6, r5
 80163ee:	9305      	str	r3, [sp, #20]
 80163f0:	42ae      	cmp	r6, r5
 80163f2:	d00b      	beq.n	801640c <_vfiprintf_r+0x9c>
 80163f4:	002a      	movs	r2, r5
 80163f6:	0039      	movs	r1, r7
 80163f8:	9803      	ldr	r0, [sp, #12]
 80163fa:	f7ff ffa7 	bl	801634c <__sfputs_r>
 80163fe:	3001      	adds	r0, #1
 8016400:	d100      	bne.n	8016404 <_vfiprintf_r+0x94>
 8016402:	e0ae      	b.n	8016562 <_vfiprintf_r+0x1f2>
 8016404:	6963      	ldr	r3, [r4, #20]
 8016406:	9a05      	ldr	r2, [sp, #20]
 8016408:	189b      	adds	r3, r3, r2
 801640a:	6163      	str	r3, [r4, #20]
 801640c:	7833      	ldrb	r3, [r6, #0]
 801640e:	2b00      	cmp	r3, #0
 8016410:	d100      	bne.n	8016414 <_vfiprintf_r+0xa4>
 8016412:	e0a6      	b.n	8016562 <_vfiprintf_r+0x1f2>
 8016414:	2201      	movs	r2, #1
 8016416:	2300      	movs	r3, #0
 8016418:	4252      	negs	r2, r2
 801641a:	6062      	str	r2, [r4, #4]
 801641c:	a904      	add	r1, sp, #16
 801641e:	3254      	adds	r2, #84	@ 0x54
 8016420:	1852      	adds	r2, r2, r1
 8016422:	1c75      	adds	r5, r6, #1
 8016424:	6023      	str	r3, [r4, #0]
 8016426:	60e3      	str	r3, [r4, #12]
 8016428:	60a3      	str	r3, [r4, #8]
 801642a:	7013      	strb	r3, [r2, #0]
 801642c:	65a3      	str	r3, [r4, #88]	@ 0x58
 801642e:	4b59      	ldr	r3, [pc, #356]	@ (8016594 <_vfiprintf_r+0x224>)
 8016430:	2205      	movs	r2, #5
 8016432:	0018      	movs	r0, r3
 8016434:	7829      	ldrb	r1, [r5, #0]
 8016436:	9305      	str	r3, [sp, #20]
 8016438:	f7fc fe0d 	bl	8013056 <memchr>
 801643c:	1c6e      	adds	r6, r5, #1
 801643e:	2800      	cmp	r0, #0
 8016440:	d11f      	bne.n	8016482 <_vfiprintf_r+0x112>
 8016442:	6822      	ldr	r2, [r4, #0]
 8016444:	06d3      	lsls	r3, r2, #27
 8016446:	d504      	bpl.n	8016452 <_vfiprintf_r+0xe2>
 8016448:	2353      	movs	r3, #83	@ 0x53
 801644a:	a904      	add	r1, sp, #16
 801644c:	185b      	adds	r3, r3, r1
 801644e:	2120      	movs	r1, #32
 8016450:	7019      	strb	r1, [r3, #0]
 8016452:	0713      	lsls	r3, r2, #28
 8016454:	d504      	bpl.n	8016460 <_vfiprintf_r+0xf0>
 8016456:	2353      	movs	r3, #83	@ 0x53
 8016458:	a904      	add	r1, sp, #16
 801645a:	185b      	adds	r3, r3, r1
 801645c:	212b      	movs	r1, #43	@ 0x2b
 801645e:	7019      	strb	r1, [r3, #0]
 8016460:	782b      	ldrb	r3, [r5, #0]
 8016462:	2b2a      	cmp	r3, #42	@ 0x2a
 8016464:	d016      	beq.n	8016494 <_vfiprintf_r+0x124>
 8016466:	002e      	movs	r6, r5
 8016468:	2100      	movs	r1, #0
 801646a:	200a      	movs	r0, #10
 801646c:	68e3      	ldr	r3, [r4, #12]
 801646e:	7832      	ldrb	r2, [r6, #0]
 8016470:	1c75      	adds	r5, r6, #1
 8016472:	3a30      	subs	r2, #48	@ 0x30
 8016474:	2a09      	cmp	r2, #9
 8016476:	d950      	bls.n	801651a <_vfiprintf_r+0x1aa>
 8016478:	2900      	cmp	r1, #0
 801647a:	d111      	bne.n	80164a0 <_vfiprintf_r+0x130>
 801647c:	e017      	b.n	80164ae <_vfiprintf_r+0x13e>
 801647e:	3601      	adds	r6, #1
 8016480:	e7af      	b.n	80163e2 <_vfiprintf_r+0x72>
 8016482:	9b05      	ldr	r3, [sp, #20]
 8016484:	6822      	ldr	r2, [r4, #0]
 8016486:	1ac0      	subs	r0, r0, r3
 8016488:	2301      	movs	r3, #1
 801648a:	4083      	lsls	r3, r0
 801648c:	4313      	orrs	r3, r2
 801648e:	0035      	movs	r5, r6
 8016490:	6023      	str	r3, [r4, #0]
 8016492:	e7cc      	b.n	801642e <_vfiprintf_r+0xbe>
 8016494:	9b07      	ldr	r3, [sp, #28]
 8016496:	1d19      	adds	r1, r3, #4
 8016498:	681b      	ldr	r3, [r3, #0]
 801649a:	9107      	str	r1, [sp, #28]
 801649c:	2b00      	cmp	r3, #0
 801649e:	db01      	blt.n	80164a4 <_vfiprintf_r+0x134>
 80164a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80164a2:	e004      	b.n	80164ae <_vfiprintf_r+0x13e>
 80164a4:	425b      	negs	r3, r3
 80164a6:	60e3      	str	r3, [r4, #12]
 80164a8:	2302      	movs	r3, #2
 80164aa:	4313      	orrs	r3, r2
 80164ac:	6023      	str	r3, [r4, #0]
 80164ae:	7833      	ldrb	r3, [r6, #0]
 80164b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80164b2:	d10c      	bne.n	80164ce <_vfiprintf_r+0x15e>
 80164b4:	7873      	ldrb	r3, [r6, #1]
 80164b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80164b8:	d134      	bne.n	8016524 <_vfiprintf_r+0x1b4>
 80164ba:	9b07      	ldr	r3, [sp, #28]
 80164bc:	3602      	adds	r6, #2
 80164be:	1d1a      	adds	r2, r3, #4
 80164c0:	681b      	ldr	r3, [r3, #0]
 80164c2:	9207      	str	r2, [sp, #28]
 80164c4:	2b00      	cmp	r3, #0
 80164c6:	da01      	bge.n	80164cc <_vfiprintf_r+0x15c>
 80164c8:	2301      	movs	r3, #1
 80164ca:	425b      	negs	r3, r3
 80164cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80164ce:	4d32      	ldr	r5, [pc, #200]	@ (8016598 <_vfiprintf_r+0x228>)
 80164d0:	2203      	movs	r2, #3
 80164d2:	0028      	movs	r0, r5
 80164d4:	7831      	ldrb	r1, [r6, #0]
 80164d6:	f7fc fdbe 	bl	8013056 <memchr>
 80164da:	2800      	cmp	r0, #0
 80164dc:	d006      	beq.n	80164ec <_vfiprintf_r+0x17c>
 80164de:	2340      	movs	r3, #64	@ 0x40
 80164e0:	1b40      	subs	r0, r0, r5
 80164e2:	4083      	lsls	r3, r0
 80164e4:	6822      	ldr	r2, [r4, #0]
 80164e6:	3601      	adds	r6, #1
 80164e8:	4313      	orrs	r3, r2
 80164ea:	6023      	str	r3, [r4, #0]
 80164ec:	7831      	ldrb	r1, [r6, #0]
 80164ee:	2206      	movs	r2, #6
 80164f0:	482a      	ldr	r0, [pc, #168]	@ (801659c <_vfiprintf_r+0x22c>)
 80164f2:	1c75      	adds	r5, r6, #1
 80164f4:	7621      	strb	r1, [r4, #24]
 80164f6:	f7fc fdae 	bl	8013056 <memchr>
 80164fa:	2800      	cmp	r0, #0
 80164fc:	d040      	beq.n	8016580 <_vfiprintf_r+0x210>
 80164fe:	4b28      	ldr	r3, [pc, #160]	@ (80165a0 <_vfiprintf_r+0x230>)
 8016500:	2b00      	cmp	r3, #0
 8016502:	d122      	bne.n	801654a <_vfiprintf_r+0x1da>
 8016504:	2207      	movs	r2, #7
 8016506:	9b07      	ldr	r3, [sp, #28]
 8016508:	3307      	adds	r3, #7
 801650a:	4393      	bics	r3, r2
 801650c:	3308      	adds	r3, #8
 801650e:	9307      	str	r3, [sp, #28]
 8016510:	6963      	ldr	r3, [r4, #20]
 8016512:	9a04      	ldr	r2, [sp, #16]
 8016514:	189b      	adds	r3, r3, r2
 8016516:	6163      	str	r3, [r4, #20]
 8016518:	e762      	b.n	80163e0 <_vfiprintf_r+0x70>
 801651a:	4343      	muls	r3, r0
 801651c:	002e      	movs	r6, r5
 801651e:	2101      	movs	r1, #1
 8016520:	189b      	adds	r3, r3, r2
 8016522:	e7a4      	b.n	801646e <_vfiprintf_r+0xfe>
 8016524:	2300      	movs	r3, #0
 8016526:	200a      	movs	r0, #10
 8016528:	0019      	movs	r1, r3
 801652a:	3601      	adds	r6, #1
 801652c:	6063      	str	r3, [r4, #4]
 801652e:	7832      	ldrb	r2, [r6, #0]
 8016530:	1c75      	adds	r5, r6, #1
 8016532:	3a30      	subs	r2, #48	@ 0x30
 8016534:	2a09      	cmp	r2, #9
 8016536:	d903      	bls.n	8016540 <_vfiprintf_r+0x1d0>
 8016538:	2b00      	cmp	r3, #0
 801653a:	d0c8      	beq.n	80164ce <_vfiprintf_r+0x15e>
 801653c:	9109      	str	r1, [sp, #36]	@ 0x24
 801653e:	e7c6      	b.n	80164ce <_vfiprintf_r+0x15e>
 8016540:	4341      	muls	r1, r0
 8016542:	002e      	movs	r6, r5
 8016544:	2301      	movs	r3, #1
 8016546:	1889      	adds	r1, r1, r2
 8016548:	e7f1      	b.n	801652e <_vfiprintf_r+0x1be>
 801654a:	aa07      	add	r2, sp, #28
 801654c:	9200      	str	r2, [sp, #0]
 801654e:	0021      	movs	r1, r4
 8016550:	003a      	movs	r2, r7
 8016552:	4b14      	ldr	r3, [pc, #80]	@ (80165a4 <_vfiprintf_r+0x234>)
 8016554:	9803      	ldr	r0, [sp, #12]
 8016556:	f7fb fd31 	bl	8011fbc <_printf_float>
 801655a:	9004      	str	r0, [sp, #16]
 801655c:	9b04      	ldr	r3, [sp, #16]
 801655e:	3301      	adds	r3, #1
 8016560:	d1d6      	bne.n	8016510 <_vfiprintf_r+0x1a0>
 8016562:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016564:	07db      	lsls	r3, r3, #31
 8016566:	d405      	bmi.n	8016574 <_vfiprintf_r+0x204>
 8016568:	89bb      	ldrh	r3, [r7, #12]
 801656a:	059b      	lsls	r3, r3, #22
 801656c:	d402      	bmi.n	8016574 <_vfiprintf_r+0x204>
 801656e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8016570:	f7fc fd70 	bl	8013054 <__retarget_lock_release_recursive>
 8016574:	89bb      	ldrh	r3, [r7, #12]
 8016576:	065b      	lsls	r3, r3, #25
 8016578:	d500      	bpl.n	801657c <_vfiprintf_r+0x20c>
 801657a:	e71e      	b.n	80163ba <_vfiprintf_r+0x4a>
 801657c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801657e:	e71e      	b.n	80163be <_vfiprintf_r+0x4e>
 8016580:	aa07      	add	r2, sp, #28
 8016582:	9200      	str	r2, [sp, #0]
 8016584:	0021      	movs	r1, r4
 8016586:	003a      	movs	r2, r7
 8016588:	4b06      	ldr	r3, [pc, #24]	@ (80165a4 <_vfiprintf_r+0x234>)
 801658a:	9803      	ldr	r0, [sp, #12]
 801658c:	f7fb ffc4 	bl	8012518 <_printf_i>
 8016590:	e7e3      	b.n	801655a <_vfiprintf_r+0x1ea>
 8016592:	46c0      	nop			@ (mov r8, r8)
 8016594:	08017679 	.word	0x08017679
 8016598:	0801767f 	.word	0x0801767f
 801659c:	08017683 	.word	0x08017683
 80165a0:	08011fbd 	.word	0x08011fbd
 80165a4:	0801634d 	.word	0x0801634d

080165a8 <__swbuf_r>:
 80165a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165aa:	0006      	movs	r6, r0
 80165ac:	000d      	movs	r5, r1
 80165ae:	0014      	movs	r4, r2
 80165b0:	2800      	cmp	r0, #0
 80165b2:	d004      	beq.n	80165be <__swbuf_r+0x16>
 80165b4:	6a03      	ldr	r3, [r0, #32]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	d101      	bne.n	80165be <__swbuf_r+0x16>
 80165ba:	f7fc fb59 	bl	8012c70 <__sinit>
 80165be:	69a3      	ldr	r3, [r4, #24]
 80165c0:	60a3      	str	r3, [r4, #8]
 80165c2:	89a3      	ldrh	r3, [r4, #12]
 80165c4:	071b      	lsls	r3, r3, #28
 80165c6:	d502      	bpl.n	80165ce <__swbuf_r+0x26>
 80165c8:	6923      	ldr	r3, [r4, #16]
 80165ca:	2b00      	cmp	r3, #0
 80165cc:	d109      	bne.n	80165e2 <__swbuf_r+0x3a>
 80165ce:	0021      	movs	r1, r4
 80165d0:	0030      	movs	r0, r6
 80165d2:	f000 f82b 	bl	801662c <__swsetup_r>
 80165d6:	2800      	cmp	r0, #0
 80165d8:	d003      	beq.n	80165e2 <__swbuf_r+0x3a>
 80165da:	2501      	movs	r5, #1
 80165dc:	426d      	negs	r5, r5
 80165de:	0028      	movs	r0, r5
 80165e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165e2:	6923      	ldr	r3, [r4, #16]
 80165e4:	6820      	ldr	r0, [r4, #0]
 80165e6:	b2ef      	uxtb	r7, r5
 80165e8:	1ac0      	subs	r0, r0, r3
 80165ea:	6963      	ldr	r3, [r4, #20]
 80165ec:	b2ed      	uxtb	r5, r5
 80165ee:	4283      	cmp	r3, r0
 80165f0:	dc05      	bgt.n	80165fe <__swbuf_r+0x56>
 80165f2:	0021      	movs	r1, r4
 80165f4:	0030      	movs	r0, r6
 80165f6:	f7ff fa19 	bl	8015a2c <_fflush_r>
 80165fa:	2800      	cmp	r0, #0
 80165fc:	d1ed      	bne.n	80165da <__swbuf_r+0x32>
 80165fe:	68a3      	ldr	r3, [r4, #8]
 8016600:	3001      	adds	r0, #1
 8016602:	3b01      	subs	r3, #1
 8016604:	60a3      	str	r3, [r4, #8]
 8016606:	6823      	ldr	r3, [r4, #0]
 8016608:	1c5a      	adds	r2, r3, #1
 801660a:	6022      	str	r2, [r4, #0]
 801660c:	701f      	strb	r7, [r3, #0]
 801660e:	6963      	ldr	r3, [r4, #20]
 8016610:	4283      	cmp	r3, r0
 8016612:	d004      	beq.n	801661e <__swbuf_r+0x76>
 8016614:	89a3      	ldrh	r3, [r4, #12]
 8016616:	07db      	lsls	r3, r3, #31
 8016618:	d5e1      	bpl.n	80165de <__swbuf_r+0x36>
 801661a:	2d0a      	cmp	r5, #10
 801661c:	d1df      	bne.n	80165de <__swbuf_r+0x36>
 801661e:	0021      	movs	r1, r4
 8016620:	0030      	movs	r0, r6
 8016622:	f7ff fa03 	bl	8015a2c <_fflush_r>
 8016626:	2800      	cmp	r0, #0
 8016628:	d0d9      	beq.n	80165de <__swbuf_r+0x36>
 801662a:	e7d6      	b.n	80165da <__swbuf_r+0x32>

0801662c <__swsetup_r>:
 801662c:	4b2d      	ldr	r3, [pc, #180]	@ (80166e4 <__swsetup_r+0xb8>)
 801662e:	b570      	push	{r4, r5, r6, lr}
 8016630:	0005      	movs	r5, r0
 8016632:	6818      	ldr	r0, [r3, #0]
 8016634:	000c      	movs	r4, r1
 8016636:	2800      	cmp	r0, #0
 8016638:	d004      	beq.n	8016644 <__swsetup_r+0x18>
 801663a:	6a03      	ldr	r3, [r0, #32]
 801663c:	2b00      	cmp	r3, #0
 801663e:	d101      	bne.n	8016644 <__swsetup_r+0x18>
 8016640:	f7fc fb16 	bl	8012c70 <__sinit>
 8016644:	230c      	movs	r3, #12
 8016646:	5ee2      	ldrsh	r2, [r4, r3]
 8016648:	0713      	lsls	r3, r2, #28
 801664a:	d423      	bmi.n	8016694 <__swsetup_r+0x68>
 801664c:	06d3      	lsls	r3, r2, #27
 801664e:	d407      	bmi.n	8016660 <__swsetup_r+0x34>
 8016650:	2309      	movs	r3, #9
 8016652:	602b      	str	r3, [r5, #0]
 8016654:	2340      	movs	r3, #64	@ 0x40
 8016656:	2001      	movs	r0, #1
 8016658:	4313      	orrs	r3, r2
 801665a:	81a3      	strh	r3, [r4, #12]
 801665c:	4240      	negs	r0, r0
 801665e:	e03a      	b.n	80166d6 <__swsetup_r+0xaa>
 8016660:	0752      	lsls	r2, r2, #29
 8016662:	d513      	bpl.n	801668c <__swsetup_r+0x60>
 8016664:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016666:	2900      	cmp	r1, #0
 8016668:	d008      	beq.n	801667c <__swsetup_r+0x50>
 801666a:	0023      	movs	r3, r4
 801666c:	3344      	adds	r3, #68	@ 0x44
 801666e:	4299      	cmp	r1, r3
 8016670:	d002      	beq.n	8016678 <__swsetup_r+0x4c>
 8016672:	0028      	movs	r0, r5
 8016674:	f7fd fb86 	bl	8013d84 <_free_r>
 8016678:	2300      	movs	r3, #0
 801667a:	6363      	str	r3, [r4, #52]	@ 0x34
 801667c:	2224      	movs	r2, #36	@ 0x24
 801667e:	89a3      	ldrh	r3, [r4, #12]
 8016680:	4393      	bics	r3, r2
 8016682:	81a3      	strh	r3, [r4, #12]
 8016684:	2300      	movs	r3, #0
 8016686:	6063      	str	r3, [r4, #4]
 8016688:	6923      	ldr	r3, [r4, #16]
 801668a:	6023      	str	r3, [r4, #0]
 801668c:	2308      	movs	r3, #8
 801668e:	89a2      	ldrh	r2, [r4, #12]
 8016690:	4313      	orrs	r3, r2
 8016692:	81a3      	strh	r3, [r4, #12]
 8016694:	6923      	ldr	r3, [r4, #16]
 8016696:	2b00      	cmp	r3, #0
 8016698:	d10b      	bne.n	80166b2 <__swsetup_r+0x86>
 801669a:	21a0      	movs	r1, #160	@ 0xa0
 801669c:	2280      	movs	r2, #128	@ 0x80
 801669e:	89a3      	ldrh	r3, [r4, #12]
 80166a0:	0089      	lsls	r1, r1, #2
 80166a2:	0092      	lsls	r2, r2, #2
 80166a4:	400b      	ands	r3, r1
 80166a6:	4293      	cmp	r3, r2
 80166a8:	d003      	beq.n	80166b2 <__swsetup_r+0x86>
 80166aa:	0021      	movs	r1, r4
 80166ac:	0028      	movs	r0, r5
 80166ae:	f000 f88f 	bl	80167d0 <__smakebuf_r>
 80166b2:	230c      	movs	r3, #12
 80166b4:	5ee2      	ldrsh	r2, [r4, r3]
 80166b6:	2101      	movs	r1, #1
 80166b8:	0013      	movs	r3, r2
 80166ba:	400b      	ands	r3, r1
 80166bc:	420a      	tst	r2, r1
 80166be:	d00b      	beq.n	80166d8 <__swsetup_r+0xac>
 80166c0:	2300      	movs	r3, #0
 80166c2:	60a3      	str	r3, [r4, #8]
 80166c4:	6963      	ldr	r3, [r4, #20]
 80166c6:	425b      	negs	r3, r3
 80166c8:	61a3      	str	r3, [r4, #24]
 80166ca:	2000      	movs	r0, #0
 80166cc:	6923      	ldr	r3, [r4, #16]
 80166ce:	4283      	cmp	r3, r0
 80166d0:	d101      	bne.n	80166d6 <__swsetup_r+0xaa>
 80166d2:	0613      	lsls	r3, r2, #24
 80166d4:	d4be      	bmi.n	8016654 <__swsetup_r+0x28>
 80166d6:	bd70      	pop	{r4, r5, r6, pc}
 80166d8:	0791      	lsls	r1, r2, #30
 80166da:	d400      	bmi.n	80166de <__swsetup_r+0xb2>
 80166dc:	6963      	ldr	r3, [r4, #20]
 80166de:	60a3      	str	r3, [r4, #8]
 80166e0:	e7f3      	b.n	80166ca <__swsetup_r+0x9e>
 80166e2:	46c0      	nop			@ (mov r8, r8)
 80166e4:	20000094 	.word	0x20000094

080166e8 <_raise_r>:
 80166e8:	b570      	push	{r4, r5, r6, lr}
 80166ea:	0004      	movs	r4, r0
 80166ec:	000d      	movs	r5, r1
 80166ee:	291f      	cmp	r1, #31
 80166f0:	d904      	bls.n	80166fc <_raise_r+0x14>
 80166f2:	2316      	movs	r3, #22
 80166f4:	6003      	str	r3, [r0, #0]
 80166f6:	2001      	movs	r0, #1
 80166f8:	4240      	negs	r0, r0
 80166fa:	bd70      	pop	{r4, r5, r6, pc}
 80166fc:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d004      	beq.n	801670c <_raise_r+0x24>
 8016702:	008a      	lsls	r2, r1, #2
 8016704:	189b      	adds	r3, r3, r2
 8016706:	681a      	ldr	r2, [r3, #0]
 8016708:	2a00      	cmp	r2, #0
 801670a:	d108      	bne.n	801671e <_raise_r+0x36>
 801670c:	0020      	movs	r0, r4
 801670e:	f000 f831 	bl	8016774 <_getpid_r>
 8016712:	002a      	movs	r2, r5
 8016714:	0001      	movs	r1, r0
 8016716:	0020      	movs	r0, r4
 8016718:	f000 f81a 	bl	8016750 <_kill_r>
 801671c:	e7ed      	b.n	80166fa <_raise_r+0x12>
 801671e:	2a01      	cmp	r2, #1
 8016720:	d009      	beq.n	8016736 <_raise_r+0x4e>
 8016722:	1c51      	adds	r1, r2, #1
 8016724:	d103      	bne.n	801672e <_raise_r+0x46>
 8016726:	2316      	movs	r3, #22
 8016728:	6003      	str	r3, [r0, #0]
 801672a:	2001      	movs	r0, #1
 801672c:	e7e5      	b.n	80166fa <_raise_r+0x12>
 801672e:	2100      	movs	r1, #0
 8016730:	0028      	movs	r0, r5
 8016732:	6019      	str	r1, [r3, #0]
 8016734:	4790      	blx	r2
 8016736:	2000      	movs	r0, #0
 8016738:	e7df      	b.n	80166fa <_raise_r+0x12>
	...

0801673c <raise>:
 801673c:	b510      	push	{r4, lr}
 801673e:	4b03      	ldr	r3, [pc, #12]	@ (801674c <raise+0x10>)
 8016740:	0001      	movs	r1, r0
 8016742:	6818      	ldr	r0, [r3, #0]
 8016744:	f7ff ffd0 	bl	80166e8 <_raise_r>
 8016748:	bd10      	pop	{r4, pc}
 801674a:	46c0      	nop			@ (mov r8, r8)
 801674c:	20000094 	.word	0x20000094

08016750 <_kill_r>:
 8016750:	2300      	movs	r3, #0
 8016752:	b570      	push	{r4, r5, r6, lr}
 8016754:	4d06      	ldr	r5, [pc, #24]	@ (8016770 <_kill_r+0x20>)
 8016756:	0004      	movs	r4, r0
 8016758:	0008      	movs	r0, r1
 801675a:	0011      	movs	r1, r2
 801675c:	602b      	str	r3, [r5, #0]
 801675e:	f7f0 fc7f 	bl	8007060 <_kill>
 8016762:	1c43      	adds	r3, r0, #1
 8016764:	d103      	bne.n	801676e <_kill_r+0x1e>
 8016766:	682b      	ldr	r3, [r5, #0]
 8016768:	2b00      	cmp	r3, #0
 801676a:	d000      	beq.n	801676e <_kill_r+0x1e>
 801676c:	6023      	str	r3, [r4, #0]
 801676e:	bd70      	pop	{r4, r5, r6, pc}
 8016770:	200072cc 	.word	0x200072cc

08016774 <_getpid_r>:
 8016774:	b510      	push	{r4, lr}
 8016776:	f7f0 fc6d 	bl	8007054 <_getpid>
 801677a:	bd10      	pop	{r4, pc}

0801677c <__swhatbuf_r>:
 801677c:	b570      	push	{r4, r5, r6, lr}
 801677e:	000e      	movs	r6, r1
 8016780:	001d      	movs	r5, r3
 8016782:	230e      	movs	r3, #14
 8016784:	5ec9      	ldrsh	r1, [r1, r3]
 8016786:	0014      	movs	r4, r2
 8016788:	b096      	sub	sp, #88	@ 0x58
 801678a:	2900      	cmp	r1, #0
 801678c:	da0c      	bge.n	80167a8 <__swhatbuf_r+0x2c>
 801678e:	89b2      	ldrh	r2, [r6, #12]
 8016790:	2380      	movs	r3, #128	@ 0x80
 8016792:	0011      	movs	r1, r2
 8016794:	4019      	ands	r1, r3
 8016796:	421a      	tst	r2, r3
 8016798:	d114      	bne.n	80167c4 <__swhatbuf_r+0x48>
 801679a:	2380      	movs	r3, #128	@ 0x80
 801679c:	00db      	lsls	r3, r3, #3
 801679e:	2000      	movs	r0, #0
 80167a0:	6029      	str	r1, [r5, #0]
 80167a2:	6023      	str	r3, [r4, #0]
 80167a4:	b016      	add	sp, #88	@ 0x58
 80167a6:	bd70      	pop	{r4, r5, r6, pc}
 80167a8:	466a      	mov	r2, sp
 80167aa:	f000 f853 	bl	8016854 <_fstat_r>
 80167ae:	2800      	cmp	r0, #0
 80167b0:	dbed      	blt.n	801678e <__swhatbuf_r+0x12>
 80167b2:	23f0      	movs	r3, #240	@ 0xf0
 80167b4:	9901      	ldr	r1, [sp, #4]
 80167b6:	021b      	lsls	r3, r3, #8
 80167b8:	4019      	ands	r1, r3
 80167ba:	4b04      	ldr	r3, [pc, #16]	@ (80167cc <__swhatbuf_r+0x50>)
 80167bc:	18c9      	adds	r1, r1, r3
 80167be:	424b      	negs	r3, r1
 80167c0:	4159      	adcs	r1, r3
 80167c2:	e7ea      	b.n	801679a <__swhatbuf_r+0x1e>
 80167c4:	2100      	movs	r1, #0
 80167c6:	2340      	movs	r3, #64	@ 0x40
 80167c8:	e7e9      	b.n	801679e <__swhatbuf_r+0x22>
 80167ca:	46c0      	nop			@ (mov r8, r8)
 80167cc:	ffffe000 	.word	0xffffe000

080167d0 <__smakebuf_r>:
 80167d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80167d2:	2602      	movs	r6, #2
 80167d4:	898b      	ldrh	r3, [r1, #12]
 80167d6:	0005      	movs	r5, r0
 80167d8:	000c      	movs	r4, r1
 80167da:	b085      	sub	sp, #20
 80167dc:	4233      	tst	r3, r6
 80167de:	d007      	beq.n	80167f0 <__smakebuf_r+0x20>
 80167e0:	0023      	movs	r3, r4
 80167e2:	3347      	adds	r3, #71	@ 0x47
 80167e4:	6023      	str	r3, [r4, #0]
 80167e6:	6123      	str	r3, [r4, #16]
 80167e8:	2301      	movs	r3, #1
 80167ea:	6163      	str	r3, [r4, #20]
 80167ec:	b005      	add	sp, #20
 80167ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80167f0:	ab03      	add	r3, sp, #12
 80167f2:	aa02      	add	r2, sp, #8
 80167f4:	f7ff ffc2 	bl	801677c <__swhatbuf_r>
 80167f8:	9f02      	ldr	r7, [sp, #8]
 80167fa:	9001      	str	r0, [sp, #4]
 80167fc:	0039      	movs	r1, r7
 80167fe:	0028      	movs	r0, r5
 8016800:	f7fd fb36 	bl	8013e70 <_malloc_r>
 8016804:	2800      	cmp	r0, #0
 8016806:	d108      	bne.n	801681a <__smakebuf_r+0x4a>
 8016808:	220c      	movs	r2, #12
 801680a:	5ea3      	ldrsh	r3, [r4, r2]
 801680c:	059a      	lsls	r2, r3, #22
 801680e:	d4ed      	bmi.n	80167ec <__smakebuf_r+0x1c>
 8016810:	2203      	movs	r2, #3
 8016812:	4393      	bics	r3, r2
 8016814:	431e      	orrs	r6, r3
 8016816:	81a6      	strh	r6, [r4, #12]
 8016818:	e7e2      	b.n	80167e0 <__smakebuf_r+0x10>
 801681a:	2380      	movs	r3, #128	@ 0x80
 801681c:	89a2      	ldrh	r2, [r4, #12]
 801681e:	6020      	str	r0, [r4, #0]
 8016820:	4313      	orrs	r3, r2
 8016822:	81a3      	strh	r3, [r4, #12]
 8016824:	9b03      	ldr	r3, [sp, #12]
 8016826:	6120      	str	r0, [r4, #16]
 8016828:	6167      	str	r7, [r4, #20]
 801682a:	2b00      	cmp	r3, #0
 801682c:	d00c      	beq.n	8016848 <__smakebuf_r+0x78>
 801682e:	0028      	movs	r0, r5
 8016830:	230e      	movs	r3, #14
 8016832:	5ee1      	ldrsh	r1, [r4, r3]
 8016834:	f000 f820 	bl	8016878 <_isatty_r>
 8016838:	2800      	cmp	r0, #0
 801683a:	d005      	beq.n	8016848 <__smakebuf_r+0x78>
 801683c:	2303      	movs	r3, #3
 801683e:	89a2      	ldrh	r2, [r4, #12]
 8016840:	439a      	bics	r2, r3
 8016842:	3b02      	subs	r3, #2
 8016844:	4313      	orrs	r3, r2
 8016846:	81a3      	strh	r3, [r4, #12]
 8016848:	89a3      	ldrh	r3, [r4, #12]
 801684a:	9a01      	ldr	r2, [sp, #4]
 801684c:	4313      	orrs	r3, r2
 801684e:	81a3      	strh	r3, [r4, #12]
 8016850:	e7cc      	b.n	80167ec <__smakebuf_r+0x1c>
	...

08016854 <_fstat_r>:
 8016854:	2300      	movs	r3, #0
 8016856:	b570      	push	{r4, r5, r6, lr}
 8016858:	4d06      	ldr	r5, [pc, #24]	@ (8016874 <_fstat_r+0x20>)
 801685a:	0004      	movs	r4, r0
 801685c:	0008      	movs	r0, r1
 801685e:	0011      	movs	r1, r2
 8016860:	602b      	str	r3, [r5, #0]
 8016862:	f7f0 fc5d 	bl	8007120 <_fstat>
 8016866:	1c43      	adds	r3, r0, #1
 8016868:	d103      	bne.n	8016872 <_fstat_r+0x1e>
 801686a:	682b      	ldr	r3, [r5, #0]
 801686c:	2b00      	cmp	r3, #0
 801686e:	d000      	beq.n	8016872 <_fstat_r+0x1e>
 8016870:	6023      	str	r3, [r4, #0]
 8016872:	bd70      	pop	{r4, r5, r6, pc}
 8016874:	200072cc 	.word	0x200072cc

08016878 <_isatty_r>:
 8016878:	2300      	movs	r3, #0
 801687a:	b570      	push	{r4, r5, r6, lr}
 801687c:	4d06      	ldr	r5, [pc, #24]	@ (8016898 <_isatty_r+0x20>)
 801687e:	0004      	movs	r4, r0
 8016880:	0008      	movs	r0, r1
 8016882:	602b      	str	r3, [r5, #0]
 8016884:	f7f0 fc5a 	bl	800713c <_isatty>
 8016888:	1c43      	adds	r3, r0, #1
 801688a:	d103      	bne.n	8016894 <_isatty_r+0x1c>
 801688c:	682b      	ldr	r3, [r5, #0]
 801688e:	2b00      	cmp	r3, #0
 8016890:	d000      	beq.n	8016894 <_isatty_r+0x1c>
 8016892:	6023      	str	r3, [r4, #0]
 8016894:	bd70      	pop	{r4, r5, r6, pc}
 8016896:	46c0      	nop			@ (mov r8, r8)
 8016898:	200072cc 	.word	0x200072cc

0801689c <_init>:
 801689c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801689e:	46c0      	nop			@ (mov r8, r8)
 80168a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80168a2:	bc08      	pop	{r3}
 80168a4:	469e      	mov	lr, r3
 80168a6:	4770      	bx	lr

080168a8 <_fini>:
 80168a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80168aa:	46c0      	nop			@ (mov r8, r8)
 80168ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80168ae:	bc08      	pop	{r3}
 80168b0:	469e      	mov	lr, r3
 80168b2:	4770      	bx	lr
 80168b4:	0000      	movs	r0, r0
	...

080168b8 <__FLASH_Program_Fast_veneer>:
 80168b8:	b401      	push	{r0}
 80168ba:	4802      	ldr	r0, [pc, #8]	@ (80168c4 <__FLASH_Program_Fast_veneer+0xc>)
 80168bc:	4684      	mov	ip, r0
 80168be:	bc01      	pop	{r0}
 80168c0:	4760      	bx	ip
 80168c2:	bf00      	nop
 80168c4:	20000251 	.word	0x20000251

Disassembly of section .data:

20000000 <counter_ads_max>:
20000000:	00000032                                2...

20000004 <terminal_parser_state>:
20000004:	00000007                                ....

20000008 <config>:
	...
20000014:	00010000 00000000 00000000 00000000     ................
	...

2000004c <platform_number>:
2000004c:	00003030                                00..

20000050 <maxmin_timeout_ms>:
20000050:	0001d4c0                                ....

20000054 <in_window>:
20000054:	200003f0                                ... 

20000058 <current_debug_buffer_pointer>:
20000058:	200004a4                                ... 

2000005c <need_logging>:
2000005c:	00000001                                ....

20000060 <SENSORS_I2C>:
20000060:	200024ac                                .$. 

20000064 <ACCELEROMETER_SPI>:
20000064:	20002598                                .%. 

20000068 <SystemCoreClock>:
20000068:	00f42400                                .$..

2000006c <debug_uart>:
2000006c:	2000280c                                .(. 

20000070 <terminal_uart>:
20000070:	20002778                                x'. 

20000074 <uwTickPrio>:
20000074:	00000004                                ....

20000078 <uwTickFreq>:
20000078:	00000001                                ....

2000007c <uxCriticalNesting>:
2000007c:	aaaaaaaa                                ....

20000080 <tiny>:
20000080:	0da24260                                `B..

20000084 <one>:
20000084:	3f800000                                ...?

20000088 <__sglue>:
20000088:	00000000 00000003 20007190              .........q. 

20000094 <_impure_ptr>:
20000094:	20000098                                ... 

20000098 <_impure_data>:
20000098:	00000000 20007190 200071f8 20007260     .....q. .q. `r. 
	...

200000e4 <__global_locale>:
200000e4:	00000043 00000000 00000000 00000000     C...............
	...
20000104:	00000043 00000000 00000000 00000000     C...............
	...
20000124:	00000043 00000000 00000000 00000000     C...............
	...
20000144:	00000043 00000000 00000000 00000000     C...............
	...
20000164:	00000043 00000000 00000000 00000000     C...............
	...
20000184:	00000043 00000000 00000000 00000000     C...............
	...
200001a4:	00000043 00000000 00000000 00000000     C...............
	...
200001c4:	080162cb 08016249 00000000 08017578     .b..Ib......xu..
200001d4:	08017520 080176cd 080176cd 080176cd      u...v...v...v..
200001e4:	080176cd 080176cd 080176cd 080176cd     .v...v...v...v..
200001f4:	080176cd 080176cd ffffffff ffffffff     .v...v..........
20000204:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
2000022c:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20000250 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
20000250:	b580      	push	{r7, lr}
20000252:	b088      	sub	sp, #32
20000254:	af00      	add	r7, sp, #0
20000256:	6078      	str	r0, [r7, #4]
20000258:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
2000025a:	231f      	movs	r3, #31
2000025c:	18fb      	adds	r3, r7, r3
2000025e:	2200      	movs	r2, #0
20000260:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
20000262:	687b      	ldr	r3, [r7, #4]
20000264:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000266:	683b      	ldr	r3, [r7, #0]
20000268:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000026a:	4b1a      	ldr	r3, [pc, #104]	@ (200002d4 <FLASH_Program_Fast+0x84>)
2000026c:	695a      	ldr	r2, [r3, #20]
2000026e:	4b19      	ldr	r3, [pc, #100]	@ (200002d4 <FLASH_Program_Fast+0x84>)
20000270:	2180      	movs	r1, #128	@ 0x80
20000272:	02c9      	lsls	r1, r1, #11
20000274:	430a      	orrs	r2, r1
20000276:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000278:	f3ef 8310 	mrs	r3, PRIMASK
2000027c:	60fb      	str	r3, [r7, #12]
  return(result);
2000027e:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000280:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000282:	b672      	cpsid	i
}
20000284:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000286:	e00f      	b.n	200002a8 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000288:	697a      	ldr	r2, [r7, #20]
2000028a:	69bb      	ldr	r3, [r7, #24]
2000028c:	6812      	ldr	r2, [r2, #0]
2000028e:	601a      	str	r2, [r3, #0]
    src += 4U;
20000290:	697b      	ldr	r3, [r7, #20]
20000292:	3304      	adds	r3, #4
20000294:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000296:	69bb      	ldr	r3, [r7, #24]
20000298:	3304      	adds	r3, #4
2000029a:	61bb      	str	r3, [r7, #24]
    index++;
2000029c:	211f      	movs	r1, #31
2000029e:	187b      	adds	r3, r7, r1
200002a0:	781a      	ldrb	r2, [r3, #0]
200002a2:	187b      	adds	r3, r7, r1
200002a4:	3201      	adds	r2, #1
200002a6:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200002a8:	231f      	movs	r3, #31
200002aa:	18fb      	adds	r3, r7, r3
200002ac:	781b      	ldrb	r3, [r3, #0]
200002ae:	2b3f      	cmp	r3, #63	@ 0x3f
200002b0:	d9ea      	bls.n	20000288 <FLASH_Program_Fast+0x38>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
200002b2:	46c0      	nop			@ (mov r8, r8)
200002b4:	4b07      	ldr	r3, [pc, #28]	@ (200002d4 <FLASH_Program_Fast+0x84>)
200002b6:	691a      	ldr	r2, [r3, #16]
200002b8:	2380      	movs	r3, #128	@ 0x80
200002ba:	025b      	lsls	r3, r3, #9
200002bc:	4013      	ands	r3, r2
200002be:	d1f9      	bne.n	200002b4 <FLASH_Program_Fast+0x64>
200002c0:	693b      	ldr	r3, [r7, #16]
200002c2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200002c4:	68bb      	ldr	r3, [r7, #8]
200002c6:	f383 8810 	msr	PRIMASK, r3
}
200002ca:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200002cc:	46c0      	nop			@ (mov r8, r8)
200002ce:	46bd      	mov	sp, r7
200002d0:	b008      	add	sp, #32
200002d2:	bd80      	pop	{r7, pc}
200002d4:	40022000 	.word	0x40022000
