

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'
================================================================
* Date:           Thu Dec 29 16:02:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      176|  40.000 ns|  1.760 us|    4|  176|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_503_2  |        2|      173|         3|          3|          1|  0 ~ 57|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    20884|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|    24689|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    24689|    21008|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln503_fu_196_p2     |         +|   0|  0|    15|           8|           2|
    |add_ln507_fu_213_p2     |         +|   0|  0|    15|           8|           1|
    |add_ln508_fu_224_p2     |         +|   0|  0|    15|           8|           2|
    |ctr_9_fu_302_p2         |         +|   0|  0|    39|          32|           1|
    |and_ln511_fu_280_p2     |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln503_fu_202_p2    |      icmp|   0|  0|    11|           8|           8|
    |icmp_ln510_fu_246_p2    |      icmp|   0|  0|    16|          23|          14|
    |icmp_ln514_fu_334_p2    |      icmp|   0|  0|    16|          24|           1|
    |or_ln511_fu_296_p2      |        or|   0|  0|  4096|        8192|        8192|
    |ctr_10_fu_316_p3        |    select|   0|  0|    32|           1|          32|
    |select_ln510_fu_308_p3  |    select|   0|  0|  4095|           1|        8192|
    |shl_ln511_2_fu_290_p2   |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln511_fu_268_p2     |       shl|   0|  0|  2171|          32|        8192|
    |xor_ln511_fu_274_p2     |       xor|   0|  0|  4096|        8192|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 20884|       32913|       41023|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+------+-----------+
    |                  Name                  | LUT| Input Size| Bits | Total Bits|
    +----------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                               |  37|          7|     1|          7|
    |ap_phi_mux_UnifiedRetVal_phi_fu_158_p4  |   9|          2|     1|          2|
    |ap_return                               |   9|          2|     1|          2|
    |buf_r_address0                          |  14|          3|     8|         24|
    |ctr_1_fu_76                             |   9|          2|    32|         64|
    |ctr_1_out                               |  14|          3|    32|         96|
    |empty_121_fu_84                         |   9|          2|  8192|      16384|
    |i_17_fu_80                              |   9|          2|     8|         16|
    |p_out                                   |  14|          3|  8192|      24576|
    +----------------------------------------+----+-----------+------+-----------+
    |Total                                   | 124|         26| 16467|      41171|
    +----------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------+------+----+------+-----------+
    |          Name         |  FF  | LUT| Bits | Const Bits|
    +-----------------------+------+----+------+-----------+
    |UnifiedRetVal_reg_154  |     1|   0|     1|          0|
    |add_ln503_reg_380      |     8|   0|     8|          0|
    |ap_CS_fsm              |     6|   0|     6|          0|
    |ap_return_preg         |     1|   0|     1|          0|
    |buf_load_1_reg_404     |     8|   0|     8|          0|
    |buf_load_reg_399       |     8|   0|     8|          0|
    |ctr_1_fu_76            |    32|   0|    32|          0|
    |ctr_1_load_reg_414     |    32|   0|    32|          0|
    |empty_121_fu_84        |  8192|   0|  8192|          0|
    |i_17_fu_80             |     8|   0|     8|          0|
    |i_reg_375              |     8|   0|     8|          0|
    |icmp_ln503_reg_385     |     1|   0|     1|          0|
    |p_load_reg_419         |  8192|   0|  8192|          0|
    |select_ln510_reg_424   |  8192|   0|  8192|          0|
    +-----------------------+------+----+------+-----------+
    |Total                  | 24689|   0| 24689|          0|
    +-----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+--------------------------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+-------------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk                   |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_rst                   |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_start                 |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_done                  |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_idle                  |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_ready                 |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_return                |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|empty                    |   in|  8192|     ap_none|                                 empty|        scalar|
|ctr                      |   in|     8|     ap_none|                                   ctr|        scalar|
|buf_r_address0           |  out|     8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0                |  out|     1|   ap_memory|                                 buf_r|         array|
|buf_r_q0                 |   in|     8|   ap_memory|                                 buf_r|         array|
|buf_r_address1           |  out|     8|   ap_memory|                                 buf_r|         array|
|buf_r_ce1                |  out|     1|   ap_memory|                                 buf_r|         array|
|buf_r_q1                 |   in|     8|   ap_memory|                                 buf_r|         array|
|p_out                    |  out|  8192|      ap_vld|                                 p_out|       pointer|
|p_out_ap_vld             |  out|     1|      ap_vld|                                 p_out|       pointer|
|ctr_1_out                |  out|    32|      ap_vld|                             ctr_1_out|       pointer|
|ctr_1_out_ap_vld         |  out|     1|      ap_vld|                             ctr_1_out|       pointer|
|select_ln510_out         |  out|  8192|      ap_vld|                      select_ln510_out|       pointer|
|select_ln510_out_ap_vld  |  out|     1|      ap_vld|                      select_ln510_out|       pointer|
+-------------------------+-----+------+------------+--------------------------------------+--------------+

