Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Fri Jan 31 14:38:29 2020
| Host             : TomsDesktop running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7z014sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.499        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.358        |
| Device Static (W)        | 0.141        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.7         |
| Junction Temperature (C) | 42.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        6 |       --- |             --- |
| Slice Logic              |     0.009 |    10844 |       --- |             --- |
|   LUT as Logic           |     0.007 |     3898 |     40600 |            9.60 |
|   CARRY4                 |    <0.001 |      172 |     13300 |            1.29 |
|   LUT as Distributed RAM |    <0.001 |       66 |     17400 |            0.38 |
|   Register               |    <0.001 |     4978 |     81200 |            6.13 |
|   LUT as Shift Register  |    <0.001 |      191 |     17400 |            1.10 |
|   F7/F8 Muxes            |    <0.001 |       88 |     53200 |            0.17 |
|   Others                 |     0.000 |      505 |       --- |             --- |
| Signals                  |     0.014 |     7811 |       --- |             --- |
| Block RAM                |     0.010 |        8 |       107 |            7.48 |
| I/O                      |     0.008 |        4 |       125 |            3.20 |
| PS7                      |     1.283 |        1 |       --- |             --- |
| Static Power             |     0.141 |          |           |                 |
| Total                    |     1.499 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.082 |       0.068 |      0.014 |
| Vccaux    |       1.800 |     0.016 |       0.001 |      0.014 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.704 |       0.677 |      0.028 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------+------------------------------------------------------------------+-----------------+
| Clock         | Domain                                                           | Constraint (ns) |
+---------------+------------------------------------------------------------------+-----------------+
| adc_data_clk  | nolabel_line225/adc_data_clk                                     |             4.0 |
| adc_lvds_clk  | adc_lclk_p                                                       |             1.0 |
| cfg_bram_clkb | nolabel_line160/cfg_bram_clk                                     |            22.5 |
| clk_fpga_0    | nolabel_line124/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             5.6 |
+---------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| main                     |     1.358 |
|   nolabel_line124        |     1.346 |
|     adc_axi_streamer     |     0.004 |
|       inst               |     0.004 |
|     axi_bram_ctrl_0      |     0.003 |
|       U0                 |     0.003 |
|     axi_dma              |     0.028 |
|       U0                 |     0.028 |
|     axi_interconnect_0   |     0.016 |
|       m00_couplers       |     0.008 |
|       xbar               |     0.009 |
|     axi_mem_intercon     |     0.005 |
|       m00_couplers       |     0.003 |
|       xbar               |     0.002 |
|     blk_mem_gen_0        |     0.004 |
|       U0                 |     0.004 |
|     processing_system7_0 |     1.285 |
|       inst               |     1.285 |
|   nolabel_line160        |     0.002 |
|   nolabel_line225        |     0.009 |
+--------------------------+-----------+


