

================================================================
== Vitis HLS Report for 'SVPWM_float_s'
================================================================
* Date:           Mon Oct 17 13:30:32 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1529|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     809|     777|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      93|    -|
|Register         |        -|     -|     203|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|    1012|    2399|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U98   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U99   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U100  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U102     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U101   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   9|  809|  777|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln344_8_fu_451_p2   |         +|   0|  0|   16|           9|           8|
    |add_ln344_9_fu_590_p2   |         +|   0|  0|   16|           9|           8|
    |add_ln344_fu_312_p2     |         +|   0|  0|   16|           9|           8|
    |result_V_41_fu_394_p2   |         -|   0|  0|   23|           1|          16|
    |result_V_44_fu_533_p2   |         -|   0|  0|   23|           1|          16|
    |result_V_47_fu_672_p2   |         -|   0|  0|   23|           1|          16|
    |sub_ln1364_7_fu_465_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln1364_8_fu_604_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln1364_fu_326_p2    |         -|   0|  0|   15|           7|           8|
    |and_ln14_1_fu_168_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln14_fu_162_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln15_1_fu_257_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln15_fu_251_p2      |       and|   0|  0|    2|           1|           1|
    |icmp_ln14_1_fu_132_p2   |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln14_2_fu_144_p2   |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln14_3_fu_150_p2   |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln14_fu_126_p2     |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln15_1_fu_221_p2   |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln15_2_fu_233_p2   |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln15_3_fu_239_p2   |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln15_fu_215_p2     |      icmp|   0|  0|   11|           8|           2|
    |r_V_20_fu_491_p2        |      lshr|   0|  0|  176|          63|          63|
    |r_V_22_fu_630_p2        |      lshr|   0|  0|  176|          63|          63|
    |r_V_fu_352_p2           |      lshr|   0|  0|  176|          63|          63|
    |or_ln14_1_fu_156_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln14_fu_138_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln15_1_fu_245_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln15_fu_227_p2       |        or|   0|  0|    2|           1|           1|
    |min_1_fu_263_p3         |    select|   0|  0|   32|           1|          32|
    |min_fu_174_p3           |    select|   0|  0|   32|           1|          32|
    |result_V_48_fu_539_p3   |    select|   0|  0|   16|           1|          16|
    |result_V_49_fu_678_p3   |    select|   0|  0|   16|           1|          16|
    |result_V_fu_400_p3      |    select|   0|  0|   16|           1|          16|
    |ush_8_fu_475_p3         |    select|   0|  0|    9|           1|           9|
    |ush_9_fu_614_p3         |    select|   0|  0|    9|           1|           9|
    |ush_fu_336_p3           |    select|   0|  0|    9|           1|           9|
    |val_8_fu_525_p3         |    select|   0|  0|   16|           1|          16|
    |val_9_fu_664_p3         |    select|   0|  0|   16|           1|          16|
    |val_fu_386_p3           |    select|   0|  0|   16|           1|          16|
    |r_V_19_fu_358_p2        |       shl|   0|  0|  176|          63|          63|
    |r_V_21_fu_497_p2        |       shl|   0|  0|  176|          63|          63|
    |r_V_23_fu_636_p2        |       shl|   0|  0|  176|          63|          63|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1529|         572|         681|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         12|    1|         12|
    |grp_fu_85_p0  |  14|          3|   32|         96|
    |grp_fu_85_p1  |  14|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         |  93|         18|   65|        204|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  11|   0|   11|          0|
    |dc_12_reg_752   |  32|   0|   32|          0|
    |dc_13_reg_757   |  32|   0|   32|          0|
    |dc_reg_747      |  32|   0|   32|          0|
    |min_1_reg_735   |  32|   0|   32|          0|
    |min_reg_728     |  32|   0|   32|          0|
    |offset_reg_740  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 203|   0|  203|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  SVPWM<float>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  SVPWM<float>|  return value|
|Va           |   in|   32|     ap_none|            Va|        scalar|
|Vb           |   in|   32|     ap_none|            Vb|        scalar|
|Vc           |   in|   32|     ap_none|            Vc|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Vb_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vb" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:6]   --->   Operation 12 'read' 'Vb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Va_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Va" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:6]   --->   Operation 13 'read' 'Va_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.78ns)   --->   "%tmp_54 = fcmp_olt  i32 %Va_read, i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 14 'fcmp' 'tmp_54' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%Vc_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vc" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:6]   --->   Operation 15 'read' 'Vc_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %Va_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 16 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln14, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 17 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %bitcast_ln14" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 18 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 19 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln14_1, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 20 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i32 %bitcast_ln14_1" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 21 'trunc' 'trunc_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.84ns)   --->   "%icmp_ln14 = icmp_ne  i8 %tmp_s, i8 255" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 22 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.05ns)   --->   "%icmp_ln14_1 = icmp_eq  i23 %trunc_ln14, i23 0" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 23 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_1)   --->   "%or_ln14 = or i1 %icmp_ln14_1, i1 %icmp_ln14" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 24 'or' 'or_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.84ns)   --->   "%icmp_ln14_2 = icmp_ne  i8 %tmp_53, i8 255" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 25 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.05ns)   --->   "%icmp_ln14_3 = icmp_eq  i23 %trunc_ln14_1, i23 0" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 26 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_1)   --->   "%or_ln14_1 = or i1 %icmp_ln14_3, i1 %icmp_ln14_2" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 27 'or' 'or_ln14_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_1)   --->   "%and_ln14 = and i1 %or_ln14, i1 %or_ln14_1" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 28 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (2.78ns)   --->   "%tmp_54 = fcmp_olt  i32 %Va_read, i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 29 'fcmp' 'tmp_54' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln14_1 = and i1 %and_ln14, i1 %tmp_54" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 30 'and' 'and_ln14_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.44ns) (out node of the LUT)   --->   "%min = select i1 %and_ln14_1, i32 %Va_read, i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:14]   --->   Operation 31 'select' 'min' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_olt  i32 %min, i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 32 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %min" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 33 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 34 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %bitcast_ln15" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 35 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 36 'bitcast' 'bitcast_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln15_1, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 37 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = trunc i32 %bitcast_ln15_1" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 38 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln15 = icmp_ne  i8 %tmp_55, i8 255" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 39 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.05ns)   --->   "%icmp_ln15_1 = icmp_eq  i23 %trunc_ln15, i23 0" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 40 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_1)   --->   "%or_ln15 = or i1 %icmp_ln15_1, i1 %icmp_ln15" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 41 'or' 'or_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln15_2 = icmp_ne  i8 %tmp_56, i8 255" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 42 'icmp' 'icmp_ln15_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln15_3 = icmp_eq  i23 %trunc_ln15_1, i23 0" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 43 'icmp' 'icmp_ln15_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_1)   --->   "%or_ln15_1 = or i1 %icmp_ln15_3, i1 %icmp_ln15_2" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 44 'or' 'or_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_1)   --->   "%and_ln15 = and i1 %or_ln15, i1 %or_ln15_1" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 45 'and' 'and_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_olt  i32 %min, i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 46 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln15_1 = and i1 %and_ln15, i1 %tmp_57" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 47 'and' 'and_ln15_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.44ns) (out node of the LUT)   --->   "%min_1 = select i1 %and_ln15_1, i32 %min, i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:15]   --->   Operation 48 'select' 'min_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 49 [3/3] (7.01ns)   --->   "%offset = fmul i32 %min_1, i32 0.5" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:17]   --->   Operation 49 'fmul' 'offset' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 50 [2/3] (7.01ns)   --->   "%offset = fmul i32 %min_1, i32 0.5" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:17]   --->   Operation 50 'fmul' 'offset' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 51 [1/3] (7.01ns)   --->   "%offset = fmul i32 %min_1, i32 0.5" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:17]   --->   Operation 51 'fmul' 'offset' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 52 [4/4] (6.43ns)   --->   "%dc = fadd i32 %offset, i32 %Va_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19]   --->   Operation 52 'fadd' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [4/4] (6.43ns)   --->   "%dc_12 = fadd i32 %offset, i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:24]   --->   Operation 53 'fadd' 'dc_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [4/4] (6.43ns)   --->   "%dc_13 = fadd i32 %offset, i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:29]   --->   Operation 54 'fadd' 'dc_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 55 [3/4] (6.43ns)   --->   "%dc = fadd i32 %offset, i32 %Va_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19]   --->   Operation 55 'fadd' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [3/4] (6.43ns)   --->   "%dc_12 = fadd i32 %offset, i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:24]   --->   Operation 56 'fadd' 'dc_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [3/4] (6.43ns)   --->   "%dc_13 = fadd i32 %offset, i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:29]   --->   Operation 57 'fadd' 'dc_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 58 [2/4] (6.43ns)   --->   "%dc = fadd i32 %offset, i32 %Va_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19]   --->   Operation 58 'fadd' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [2/4] (6.43ns)   --->   "%dc_12 = fadd i32 %offset, i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:24]   --->   Operation 59 'fadd' 'dc_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [2/4] (6.43ns)   --->   "%dc_13 = fadd i32 %offset, i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:29]   --->   Operation 60 'fadd' 'dc_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 61 [1/4] (6.43ns)   --->   "%dc = fadd i32 %offset, i32 %Va_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19]   --->   Operation 61 'fadd' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/4] (6.43ns)   --->   "%dc_12 = fadd i32 %offset, i32 %Vb_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:24]   --->   Operation 62 'fadd' 'dc_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/4] (6.43ns)   --->   "%dc_13 = fadd i32 %offset, i32 %Vc_read" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:29]   --->   Operation 63 'fadd' 'dc_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.76>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 64 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 65 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 66 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i32 %data_V"   --->   Operation 67 'trunc' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_89, i1 0"   --->   Operation 68 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 69 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %tmp_88" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 70 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.76ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 71 'add' 'add_ln344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8"   --->   Operation 72 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.76ns)   --->   "%sub_ln1364 = sub i8 127, i8 %tmp_88"   --->   Operation 73 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i8 %sub_ln1364"   --->   Operation 74 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344"   --->   Operation 75 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i9 %ush"   --->   Operation 76 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 77 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 78 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_19 = shl i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 79 'shl' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 80 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 81 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_19, i32 24, i32 39"   --->   Operation 82 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_59"   --->   Operation 83 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.85ns)   --->   "%result_V_41 = sub i16 0, i16 %val"   --->   Operation 84 'sub' 'result_V_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.35ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_41, i16 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 85 'select' 'result_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%data_V_13 = bitcast i32 %dc_12" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 86 'bitcast' 'data_V_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_13, i32 31"   --->   Operation 87 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_13, i32 23, i32 30"   --->   Operation 88 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i32 %data_V_13"   --->   Operation 89 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%mantissa_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_91, i1 0"   --->   Operation 90 'bitconcatenate' 'mantissa_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i25 %mantissa_8" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 91 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln344_8 = zext i8 %tmp_90" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 92 'zext' 'zext_ln344_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.76ns)   --->   "%add_ln344_8 = add i9 %zext_ln344_8, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 93 'add' 'add_ln344_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%isNeg_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_8, i32 8"   --->   Operation 94 'bitselect' 'isNeg_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.76ns)   --->   "%sub_ln1364_7 = sub i8 127, i8 %tmp_90"   --->   Operation 95 'sub' 'sub_ln1364_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1364_8 = sext i8 %sub_ln1364_7"   --->   Operation 96 'sext' 'sext_ln1364_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.39ns)   --->   "%ush_8 = select i1 %isNeg_8, i9 %sext_ln1364_8, i9 %add_ln344_8"   --->   Operation 97 'select' 'ush_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1340_8 = sext i9 %ush_8"   --->   Operation 98 'sext' 'sext_ln1340_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1340_8 = zext i32 %sext_ln1340_8"   --->   Operation 99 'zext' 'zext_ln1340_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node val_8)   --->   "%r_V_20 = lshr i63 %zext_ln15_8, i63 %zext_ln1340_8"   --->   Operation 100 'lshr' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val_8)   --->   "%r_V_21 = shl i63 %zext_ln15_8, i63 %zext_ln1340_8"   --->   Operation 101 'shl' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val_8)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_20, i32 24"   --->   Operation 102 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node val_8)   --->   "%zext_ln671_8 = zext i1 %tmp_82"   --->   Operation 103 'zext' 'zext_ln671_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node val_8)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_21, i32 24, i32 39"   --->   Operation 104 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_8 = select i1 %isNeg_8, i16 %zext_ln671_8, i16 %tmp_61"   --->   Operation 105 'select' 'val_8' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.85ns)   --->   "%result_V_44 = sub i16 0, i16 %val_8"   --->   Operation 106 'sub' 'result_V_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.35ns)   --->   "%result_V_48 = select i1 %p_Result_14, i16 %result_V_44, i16 %val_8" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 107 'select' 'result_V_48' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%data_V_14 = bitcast i32 %dc_13" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 108 'bitcast' 'data_V_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_14, i32 31"   --->   Operation 109 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_14, i32 23, i32 30"   --->   Operation 110 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i32 %data_V_14"   --->   Operation 111 'trunc' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%mantissa_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_93, i1 0"   --->   Operation 112 'bitconcatenate' 'mantissa_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i25 %mantissa_9" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 113 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln344_9 = zext i8 %tmp_92" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 114 'zext' 'zext_ln344_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.76ns)   --->   "%add_ln344_9 = add i9 %zext_ln344_9, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 115 'add' 'add_ln344_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%isNeg_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_9, i32 8"   --->   Operation 116 'bitselect' 'isNeg_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.76ns)   --->   "%sub_ln1364_8 = sub i8 127, i8 %tmp_92"   --->   Operation 117 'sub' 'sub_ln1364_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1364_9 = sext i8 %sub_ln1364_8"   --->   Operation 118 'sext' 'sext_ln1364_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.39ns)   --->   "%ush_9 = select i1 %isNeg_9, i9 %sext_ln1364_9, i9 %add_ln344_9"   --->   Operation 119 'select' 'ush_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1340_9 = sext i9 %ush_9"   --->   Operation 120 'sext' 'sext_ln1340_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1340_9 = zext i32 %sext_ln1340_9"   --->   Operation 121 'zext' 'zext_ln1340_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node val_9)   --->   "%r_V_22 = lshr i63 %zext_ln15_9, i63 %zext_ln1340_9"   --->   Operation 122 'lshr' 'r_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node val_9)   --->   "%r_V_23 = shl i63 %zext_ln15_9, i63 %zext_ln1340_9"   --->   Operation 123 'shl' 'r_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node val_9)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_22, i32 24"   --->   Operation 124 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node val_9)   --->   "%zext_ln671_9 = zext i1 %tmp_87"   --->   Operation 125 'zext' 'zext_ln671_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node val_9)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_23, i32 24, i32 39"   --->   Operation 126 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_9 = select i1 %isNeg_9, i16 %zext_ln671_9, i16 %tmp_63"   --->   Operation 127 'select' 'val_9' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.85ns)   --->   "%result_V_47 = sub i16 0, i16 %val_9"   --->   Operation 128 'sub' 'result_V_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.35ns)   --->   "%result_V_49 = select i1 %p_Result_15, i16 %result_V_47, i16 %val_9" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 129 'select' 'result_V_49' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %result_V" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:34]   --->   Operation 130 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %result_V_48" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:34]   --->   Operation 131 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %result_V_49" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:34]   --->   Operation 132 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i48 %mrv_2" [foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:34]   --->   Operation 133 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Va]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Vb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Vc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Vb_read        (read          ) [ 001111111110]
Va_read        (read          ) [ 001111111110]
Vc_read        (read          ) [ 000111111110]
bitcast_ln14   (bitcast       ) [ 000000000000]
tmp_s          (partselect    ) [ 000000000000]
trunc_ln14     (trunc         ) [ 000000000000]
bitcast_ln14_1 (bitcast       ) [ 000000000000]
tmp_53         (partselect    ) [ 000000000000]
trunc_ln14_1   (trunc         ) [ 000000000000]
icmp_ln14      (icmp          ) [ 000000000000]
icmp_ln14_1    (icmp          ) [ 000000000000]
or_ln14        (or            ) [ 000000000000]
icmp_ln14_2    (icmp          ) [ 000000000000]
icmp_ln14_3    (icmp          ) [ 000000000000]
or_ln14_1      (or            ) [ 000000000000]
and_ln14       (and           ) [ 000000000000]
tmp_54         (fcmp          ) [ 000000000000]
and_ln14_1     (and           ) [ 000000000000]
min            (select        ) [ 000100000000]
bitcast_ln15   (bitcast       ) [ 000000000000]
tmp_55         (partselect    ) [ 000000000000]
trunc_ln15     (trunc         ) [ 000000000000]
bitcast_ln15_1 (bitcast       ) [ 000000000000]
tmp_56         (partselect    ) [ 000000000000]
trunc_ln15_1   (trunc         ) [ 000000000000]
icmp_ln15      (icmp          ) [ 000000000000]
icmp_ln15_1    (icmp          ) [ 000000000000]
or_ln15        (or            ) [ 000000000000]
icmp_ln15_2    (icmp          ) [ 000000000000]
icmp_ln15_3    (icmp          ) [ 000000000000]
or_ln15_1      (or            ) [ 000000000000]
and_ln15       (and           ) [ 000000000000]
tmp_57         (fcmp          ) [ 000000000000]
and_ln15_1     (and           ) [ 000000000000]
min_1          (select        ) [ 000011100000]
offset         (fmul          ) [ 000000011110]
dc             (fadd          ) [ 000000000001]
dc_12          (fadd          ) [ 000000000001]
dc_13          (fadd          ) [ 000000000001]
data_V         (bitcast       ) [ 000000000000]
p_Result_s     (bitselect     ) [ 000000000000]
tmp_88         (partselect    ) [ 000000000000]
tmp_89         (trunc         ) [ 000000000000]
mantissa       (bitconcatenate) [ 000000000000]
zext_ln15      (zext          ) [ 000000000000]
zext_ln344     (zext          ) [ 000000000000]
add_ln344      (add           ) [ 000000000000]
isNeg          (bitselect     ) [ 000000000000]
sub_ln1364     (sub           ) [ 000000000000]
sext_ln1364    (sext          ) [ 000000000000]
ush            (select        ) [ 000000000000]
sext_ln1340    (sext          ) [ 000000000000]
zext_ln1340    (zext          ) [ 000000000000]
r_V            (lshr          ) [ 000000000000]
r_V_19         (shl           ) [ 000000000000]
tmp            (bitselect     ) [ 000000000000]
zext_ln671     (zext          ) [ 000000000000]
tmp_59         (partselect    ) [ 000000000000]
val            (select        ) [ 000000000000]
result_V_41    (sub           ) [ 000000000000]
result_V       (select        ) [ 000000000000]
data_V_13      (bitcast       ) [ 000000000000]
p_Result_14    (bitselect     ) [ 000000000000]
tmp_90         (partselect    ) [ 000000000000]
tmp_91         (trunc         ) [ 000000000000]
mantissa_8     (bitconcatenate) [ 000000000000]
zext_ln15_8    (zext          ) [ 000000000000]
zext_ln344_8   (zext          ) [ 000000000000]
add_ln344_8    (add           ) [ 000000000000]
isNeg_8        (bitselect     ) [ 000000000000]
sub_ln1364_7   (sub           ) [ 000000000000]
sext_ln1364_8  (sext          ) [ 000000000000]
ush_8          (select        ) [ 000000000000]
sext_ln1340_8  (sext          ) [ 000000000000]
zext_ln1340_8  (zext          ) [ 000000000000]
r_V_20         (lshr          ) [ 000000000000]
r_V_21         (shl           ) [ 000000000000]
tmp_82         (bitselect     ) [ 000000000000]
zext_ln671_8   (zext          ) [ 000000000000]
tmp_61         (partselect    ) [ 000000000000]
val_8          (select        ) [ 000000000000]
result_V_44    (sub           ) [ 000000000000]
result_V_48    (select        ) [ 000000000000]
data_V_14      (bitcast       ) [ 000000000000]
p_Result_15    (bitselect     ) [ 000000000000]
tmp_92         (partselect    ) [ 000000000000]
tmp_93         (trunc         ) [ 000000000000]
mantissa_9     (bitconcatenate) [ 000000000000]
zext_ln15_9    (zext          ) [ 000000000000]
zext_ln344_9   (zext          ) [ 000000000000]
add_ln344_9    (add           ) [ 000000000000]
isNeg_9        (bitselect     ) [ 000000000000]
sub_ln1364_8   (sub           ) [ 000000000000]
sext_ln1364_9  (sext          ) [ 000000000000]
ush_9          (select        ) [ 000000000000]
sext_ln1340_9  (sext          ) [ 000000000000]
zext_ln1340_9  (zext          ) [ 000000000000]
r_V_22         (lshr          ) [ 000000000000]
r_V_23         (shl           ) [ 000000000000]
tmp_87         (bitselect     ) [ 000000000000]
zext_ln671_9   (zext          ) [ 000000000000]
tmp_63         (partselect    ) [ 000000000000]
val_9          (select        ) [ 000000000000]
result_V_47    (sub           ) [ 000000000000]
result_V_49    (select        ) [ 000000000000]
mrv            (insertvalue   ) [ 000000000000]
mrv_1          (insertvalue   ) [ 000000000000]
mrv_2          (insertvalue   ) [ 000000000000]
ret_ln34       (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Va">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Va"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Vb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vb"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Vc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="Vb_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Vb_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="Va_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Va_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="Vc_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Vc_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="1"/>
<pin id="70" dir="0" index="1" bw="32" slack="6"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/7 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="0" index="1" bw="32" slack="6"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc_12/7 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="0" index="1" bw="32" slack="5"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc_13/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="offset/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_54/1 tmp_57/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="bitcast_ln14_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_s_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="6" slack="0"/>
<pin id="100" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="trunc_ln14_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bitcast_ln14_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_53_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="0" index="3" bw="6" slack="0"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln14_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln14_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln14_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="23" slack="0"/>
<pin id="134" dir="0" index="1" bw="23" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="or_ln14_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln14_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln14_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="23" slack="0"/>
<pin id="152" dir="0" index="1" bw="23" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_3/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="or_ln14_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="and_ln14_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="and_ln14_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="min_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="bitcast_ln15_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_55_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln15_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="bitcast_ln15_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_56_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln15_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln15_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln15_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="23" slack="0"/>
<pin id="223" dir="0" index="1" bw="23" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln15_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln15_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln15_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="23" slack="0"/>
<pin id="241" dir="0" index="1" bw="23" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="or_ln15_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln15_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln15_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="min_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="0" index="2" bw="32" slack="1"/>
<pin id="267" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="data_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_88_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_89_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mantissa_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="25" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="23" slack="0"/>
<pin id="298" dir="0" index="3" bw="1" slack="0"/>
<pin id="299" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln15_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="25" slack="0"/>
<pin id="306" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln344_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln344_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="isNeg_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sub_ln1364_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln1364_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="ush_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln1340_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/11 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln1340_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="25" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="r_V_19_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_19/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="63" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln671_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_59_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="63" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/11 "/>
</bind>
</comp>

<comp id="386" class="1004" name="val_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="16" slack="0"/>
<pin id="390" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="result_V_41_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_41/11 "/>
</bind>
</comp>

<comp id="400" class="1004" name="result_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="0" index="2" bw="16" slack="0"/>
<pin id="404" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="data_V_13_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_13/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_14_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_90_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_91_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mantissa_8_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="25" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="23" slack="0"/>
<pin id="437" dir="0" index="3" bw="1" slack="0"/>
<pin id="438" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_8/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln15_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="25" slack="0"/>
<pin id="445" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_8/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln344_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_8/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln344_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_8/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="isNeg_8_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="9" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_8/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sub_ln1364_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_7/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln1364_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364_8/11 "/>
</bind>
</comp>

<comp id="475" class="1004" name="ush_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="9" slack="0"/>
<pin id="478" dir="0" index="2" bw="9" slack="0"/>
<pin id="479" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_8/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln1340_8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340_8/11 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln1340_8_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="0"/>
<pin id="489" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_8/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="r_V_20_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="25" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_20/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_V_21_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="25" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_21/11 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_82_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="63" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/11 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln671_8_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_8/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_61_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="63" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="val_8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="0" index="2" bw="16" slack="0"/>
<pin id="529" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_8/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="result_V_44_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_44/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="result_V_48_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="16" slack="0"/>
<pin id="543" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_48/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="data_V_14_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_14/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_Result_15_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_92_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_93_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_93/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="mantissa_9_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="25" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="23" slack="0"/>
<pin id="576" dir="0" index="3" bw="1" slack="0"/>
<pin id="577" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_9/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln15_9_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="25" slack="0"/>
<pin id="584" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_9/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln344_9_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_9/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln344_9_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_9/11 "/>
</bind>
</comp>

<comp id="596" class="1004" name="isNeg_9_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="9" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_9/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sub_ln1364_8_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_8/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln1364_9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364_9/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="ush_9_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="9" slack="0"/>
<pin id="617" dir="0" index="2" bw="9" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_9/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln1340_9_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340_9/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln1340_9_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_9/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="r_V_22_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="25" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_22/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="r_V_23_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="25" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_23/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_87_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="63" slack="0"/>
<pin id="645" dir="0" index="2" bw="6" slack="0"/>
<pin id="646" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln671_9_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_9/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_63_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="63" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="0" index="3" bw="7" slack="0"/>
<pin id="659" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="val_9_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="16" slack="0"/>
<pin id="667" dir="0" index="2" bw="16" slack="0"/>
<pin id="668" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_9/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="result_V_47_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_47/11 "/>
</bind>
</comp>

<comp id="678" class="1004" name="result_V_49_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="16" slack="0"/>
<pin id="681" dir="0" index="2" bw="16" slack="0"/>
<pin id="682" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_49/11 "/>
</bind>
</comp>

<comp id="686" class="1004" name="mrv_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="48" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="0"/>
<pin id="689" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="mrv_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="48" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="mrv_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="48" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/11 "/>
</bind>
</comp>

<comp id="704" class="1005" name="Vb_read_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Vb_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="Va_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Va_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="Vc_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Vc_read "/>
</bind>
</comp>

<comp id="728" class="1005" name="min_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min "/>
</bind>
</comp>

<comp id="735" class="1005" name="min_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="offset_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="747" class="1005" name="dc_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="752" class="1005" name="dc_12_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_12 "/>
</bind>
</comp>

<comp id="757" class="1005" name="dc_13_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="56" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="50" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="62" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="108"><net_src comp="92" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="109" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="95" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="105" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="126" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="112" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="122" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="144" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="138" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="85" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="174" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="181" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="184" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="194" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="215" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="201" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="211" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="227" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="85" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="269" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="269" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="294" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="280" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="280" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="318" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="312" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="304" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="304" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="348" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="352" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="358" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="391"><net_src comp="318" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="372" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="376" pin="4"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="386" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="272" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="386" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="425"><net_src comp="8" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="408" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="12" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="408" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="24" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="433" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="419" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="30" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="32" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="34" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="419" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="457" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="451" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="443" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="443" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="487" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="38" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="40" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="497" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="457" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="511" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="515" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="46" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="525" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="411" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="525" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="22" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="564"><net_src comp="8" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="547" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="10" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="12" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="571"><net_src comp="547" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="24" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="26" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="568" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="28" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="572" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="558" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="30" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="32" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="34" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="558" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="596" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="590" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="582" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="582" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="626" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="38" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="630" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="40" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="42" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="636" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="40" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="44" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="669"><net_src comp="596" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="650" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="654" pin="4"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="46" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="664" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="550" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="664" pin="3"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="48" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="400" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="539" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="678" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="50" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="711"><net_src comp="704" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="715"><net_src comp="56" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="723"><net_src comp="62" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="731"><net_src comp="174" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="738"><net_src comp="263" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="743"><net_src comp="80" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="750"><net_src comp="68" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="755"><net_src comp="72" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="760"><net_src comp="76" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="547" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: SVPWM<float> : Va | {1 }
	Port: SVPWM<float> : Vb | {1 }
	Port: SVPWM<float> : Vc | {2 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		trunc_ln14 : 1
		tmp_53 : 1
		trunc_ln14_1 : 1
		icmp_ln14 : 2
		icmp_ln14_1 : 2
		or_ln14 : 3
		icmp_ln14_2 : 2
		icmp_ln14_3 : 2
		or_ln14_1 : 3
		and_ln14 : 3
		and_ln14_1 : 3
		min : 3
		tmp_57 : 4
	State 3
		tmp_55 : 1
		trunc_ln15 : 1
		tmp_56 : 1
		trunc_ln15_1 : 1
		icmp_ln15 : 2
		icmp_ln15_1 : 2
		or_ln15 : 3
		icmp_ln15_2 : 2
		icmp_ln15_3 : 2
		or_ln15_1 : 3
		and_ln15 : 3
		and_ln15_1 : 3
		min_1 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_Result_s : 1
		tmp_88 : 1
		tmp_89 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln344 : 2
		add_ln344 : 3
		isNeg : 4
		sub_ln1364 : 2
		sext_ln1364 : 3
		ush : 5
		sext_ln1340 : 6
		zext_ln1340 : 7
		r_V : 8
		r_V_19 : 8
		tmp : 9
		zext_ln671 : 10
		tmp_59 : 9
		val : 11
		result_V_41 : 12
		result_V : 13
		p_Result_14 : 1
		tmp_90 : 1
		tmp_91 : 1
		mantissa_8 : 2
		zext_ln15_8 : 3
		zext_ln344_8 : 2
		add_ln344_8 : 3
		isNeg_8 : 4
		sub_ln1364_7 : 2
		sext_ln1364_8 : 3
		ush_8 : 5
		sext_ln1340_8 : 6
		zext_ln1340_8 : 7
		r_V_20 : 8
		r_V_21 : 8
		tmp_82 : 9
		zext_ln671_8 : 10
		tmp_61 : 9
		val_8 : 11
		result_V_44 : 12
		result_V_48 : 13
		p_Result_15 : 1
		tmp_92 : 1
		tmp_93 : 1
		mantissa_9 : 2
		zext_ln15_9 : 3
		zext_ln344_9 : 2
		add_ln344_9 : 3
		isNeg_9 : 4
		sub_ln1364_8 : 2
		sext_ln1364_9 : 3
		ush_9 : 5
		sext_ln1340_9 : 6
		zext_ln1340_9 : 7
		r_V_22 : 8
		r_V_23 : 8
		tmp_87 : 9
		zext_ln671_9 : 10
		tmp_63 : 9
		val_9 : 11
		result_V_47 : 12
		result_V_49 : 13
		mrv : 14
		mrv_1 : 15
		mrv_2 : 16
		ret_ln34 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       grp_fu_68      |    2    |   227   |   214   |
|   fadd   |       grp_fu_72      |    2    |   227   |   214   |
|          |       grp_fu_76      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|          |      r_V_fu_352      |    0    |    0    |    96   |
|   lshr   |     r_V_20_fu_491    |    0    |    0    |    96   |
|          |     r_V_22_fu_630    |    0    |    0    |    96   |
|----------|----------------------|---------|---------|---------|
|          |     r_V_19_fu_358    |    0    |    0    |    96   |
|    shl   |     r_V_21_fu_497    |    0    |    0    |    96   |
|          |     r_V_23_fu_636    |    0    |    0    |    96   |
|----------|----------------------|---------|---------|---------|
|   fmul   |       grp_fu_80      |    3    |   128   |   135   |
|----------|----------------------|---------|---------|---------|
|          |      min_fu_174      |    0    |    0    |    32   |
|          |     min_1_fu_263     |    0    |    0    |    32   |
|          |      ush_fu_336      |    0    |    0    |    9    |
|          |      val_fu_386      |    0    |    0    |    16   |
|          |    result_V_fu_400   |    0    |    0    |    16   |
|  select  |     ush_8_fu_475     |    0    |    0    |    9    |
|          |     val_8_fu_525     |    0    |    0    |    16   |
|          |  result_V_48_fu_539  |    0    |    0    |    16   |
|          |     ush_9_fu_614     |    0    |    0    |    9    |
|          |     val_9_fu_664     |    0    |    0    |    16   |
|          |  result_V_49_fu_678  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1364_fu_326  |    0    |    0    |    15   |
|          |  result_V_41_fu_394  |    0    |    0    |    23   |
|    sub   |  sub_ln1364_7_fu_465 |    0    |    0    |    15   |
|          |  result_V_44_fu_533  |    0    |    0    |    23   |
|          |  sub_ln1364_8_fu_604 |    0    |    0    |    15   |
|          |  result_V_47_fu_672  |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln14_fu_126   |    0    |    0    |    11   |
|          |  icmp_ln14_1_fu_132  |    0    |    0    |    16   |
|          |  icmp_ln14_2_fu_144  |    0    |    0    |    11   |
|   icmp   |  icmp_ln14_3_fu_150  |    0    |    0    |    16   |
|          |   icmp_ln15_fu_215   |    0    |    0    |    11   |
|          |  icmp_ln15_1_fu_221  |    0    |    0    |    16   |
|          |  icmp_ln15_2_fu_233  |    0    |    0    |    11   |
|          |  icmp_ln15_3_fu_239  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln344_fu_312   |    0    |    0    |    15   |
|    add   |  add_ln344_8_fu_451  |    0    |    0    |    15   |
|          |  add_ln344_9_fu_590  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln14_fu_138    |    0    |    0    |    2    |
|    or    |   or_ln14_1_fu_156   |    0    |    0    |    2    |
|          |    or_ln15_fu_227    |    0    |    0    |    2    |
|          |   or_ln15_1_fu_245   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln14_fu_162   |    0    |    0    |    2    |
|    and   |   and_ln14_1_fu_168  |    0    |    0    |    2    |
|          |    and_ln15_fu_251   |    0    |    0    |    2    |
|          |   and_ln15_1_fu_257  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |  Vb_read_read_fu_50  |    0    |    0    |    0    |
|   read   |  Va_read_read_fu_56  |    0    |    0    |    0    |
|          |  Vc_read_read_fu_62  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_85      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_s_fu_95     |    0    |    0    |    0    |
|          |     tmp_53_fu_112    |    0    |    0    |    0    |
|          |     tmp_55_fu_184    |    0    |    0    |    0    |
|          |     tmp_56_fu_201    |    0    |    0    |    0    |
|partselect|     tmp_88_fu_280    |    0    |    0    |    0    |
|          |     tmp_59_fu_376    |    0    |    0    |    0    |
|          |     tmp_90_fu_419    |    0    |    0    |    0    |
|          |     tmp_61_fu_515    |    0    |    0    |    0    |
|          |     tmp_92_fu_558    |    0    |    0    |    0    |
|          |     tmp_63_fu_654    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln14_fu_105  |    0    |    0    |    0    |
|          |  trunc_ln14_1_fu_122 |    0    |    0    |    0    |
|          |   trunc_ln15_fu_194  |    0    |    0    |    0    |
|   trunc  |  trunc_ln15_1_fu_211 |    0    |    0    |    0    |
|          |     tmp_89_fu_290    |    0    |    0    |    0    |
|          |     tmp_91_fu_429    |    0    |    0    |    0    |
|          |     tmp_93_fu_568    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_272  |    0    |    0    |    0    |
|          |     isNeg_fu_318     |    0    |    0    |    0    |
|          |      tmp_fu_364      |    0    |    0    |    0    |
|          |  p_Result_14_fu_411  |    0    |    0    |    0    |
| bitselect|    isNeg_8_fu_457    |    0    |    0    |    0    |
|          |     tmp_82_fu_503    |    0    |    0    |    0    |
|          |  p_Result_15_fu_550  |    0    |    0    |    0    |
|          |    isNeg_9_fu_596    |    0    |    0    |    0    |
|          |     tmp_87_fu_642    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    mantissa_fu_294   |    0    |    0    |    0    |
|bitconcatenate|   mantissa_8_fu_433  |    0    |    0    |    0    |
|          |   mantissa_9_fu_572  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln15_fu_304   |    0    |    0    |    0    |
|          |   zext_ln344_fu_308  |    0    |    0    |    0    |
|          |  zext_ln1340_fu_348  |    0    |    0    |    0    |
|          |   zext_ln671_fu_372  |    0    |    0    |    0    |
|          |  zext_ln15_8_fu_443  |    0    |    0    |    0    |
|   zext   |  zext_ln344_8_fu_447 |    0    |    0    |    0    |
|          | zext_ln1340_8_fu_487 |    0    |    0    |    0    |
|          |  zext_ln671_8_fu_511 |    0    |    0    |    0    |
|          |  zext_ln15_9_fu_582  |    0    |    0    |    0    |
|          |  zext_ln344_9_fu_586 |    0    |    0    |    0    |
|          | zext_ln1340_9_fu_626 |    0    |    0    |    0    |
|          |  zext_ln671_9_fu_650 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1364_fu_332  |    0    |    0    |    0    |
|          |  sext_ln1340_fu_344  |    0    |    0    |    0    |
|   sext   | sext_ln1364_8_fu_471 |    0    |    0    |    0    |
|          | sext_ln1340_8_fu_483 |    0    |    0    |    0    |
|          | sext_ln1364_9_fu_610 |    0    |    0    |    0    |
|          | sext_ln1340_9_fu_622 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_686      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_692     |    0    |    0    |    0    |
|          |     mrv_2_fu_698     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    9    |   809   |   1823  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|Va_read_reg_712|   32   |
|Vb_read_reg_704|   32   |
|Vc_read_reg_720|   32   |
| dc_12_reg_752 |   32   |
| dc_13_reg_757 |   32   |
|   dc_reg_747  |   32   |
| min_1_reg_735 |   32   |
|  min_reg_728  |   32   |
| offset_reg_740|   32   |
+---------------+--------+
|     Total     |   288  |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_85 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_85 |  p1  |   4  |  32  |   128  ||    20   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||   1.05  ||    40   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   809  |  1823  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   40   |
|  Register |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    1   |  1097  |  1863  |
+-----------+--------+--------+--------+--------+
