ARM GAS  /tmp/ccwmJg4Y.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.rodata.main.str1.4,"aMS",%progbits,1
  16              		.align	2
  17              	.LC0:
  18 0000 72756E3A 		.ascii	"run:8mhz\015\012\000"
  18      386D687A 
  18      0D0A00
  19 000b 00       		.align	2
  20              	.LC1:
  21 000c 72756E3A 		.ascii	"run:1mhz\015\012\000"
  21      316D687A 
  21      0D0A00
  22 0017 00       		.align	2
  23              	.LC2:
  24 0018 736C6565 		.ascii	"sleep:on\015\012\000"
  24      703A6F6E 
  24      0D0A00
  25 0023 00       		.align	2
  26              	.LC3:
  27 0024 736C6565 		.ascii	"sleep:off\015\012\000"
  27      703A6F66 
  27      660D0A00 
  28              		.section	.text.main,"ax",%progbits
  29              		.align	1
  30              		.global	main
  31              		.arch armv7-m
  32              		.syntax unified
  33              		.thumb
  34              		.thumb_func
  35              		.fpu softvfp
  37              	main:
  38              	.LFB68:
  39              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
ARM GAS  /tmp/ccwmJg4Y.s 			page 2


  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "debug.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** #include "clock_master.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /**
  30:Core/Src/main.c ****   * @brief  The application entry point.
  31:Core/Src/main.c ****   * @retval int
  32:Core/Src/main.c ****   */
  33:Core/Src/main.c **** int main(void)
  34:Core/Src/main.c **** {
  40              		.loc 1 34 1 view -0
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 0
  43              		@ frame_needed = 0, uses_anonymous_args = 0
  44 0000 10B5     		push	{r4, lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 8
  47              		.cfi_offset 4, -8
  48              		.cfi_offset 14, -4
  35:Core/Src/main.c **** 
  36:Core/Src/main.c ****   HAL_Init();
  49              		.loc 1 36 3 view .LVU1
  50 0002 FFF7FEFF 		bl	HAL_Init
  51              	.LVL0:
  37:Core/Src/main.c **** 
  38:Core/Src/main.c ****   
  39:Core/Src/main.c **** clock_master_set(CLOCK_8MHZ);
  52              		.loc 1 39 1 view .LVU2
  53 0006 0020     		movs	r0, #0
  54 0008 FFF7FEFF 		bl	clock_master_set
  55              	.LVL1:
  40:Core/Src/main.c ****   
  41:Core/Src/main.c ****   MX_GPIO_Init();
  56              		.loc 1 41 3 view .LVU3
  57 000c FFF7FEFF 		bl	MX_GPIO_Init
  58              	.LVL2:
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** 
  44:Core/Src/main.c ****   debug_init();
  59              		.loc 1 44 3 view .LVU4
  60 0010 FFF7FEFF 		bl	debug_init
  61              	.LVL3:
  45:Core/Src/main.c ****   /* USER CODE END 2 */
  46:Core/Src/main.c **** 
ARM GAS  /tmp/ccwmJg4Y.s 			page 3


  47:Core/Src/main.c ****   debug_print("run:8mhz\r\n");
  62              		.loc 1 47 3 view .LVU5
  63 0014 1548     		ldr	r0, .L5
  64 0016 FFF7FEFF 		bl	debug_print
  65              	.LVL4:
  48:Core/Src/main.c **** 
  49:Core/Src/main.c ****   uint8_t counter = 0;
  66              		.loc 1 49 3 view .LVU6
  67              	.L3:
  34:Core/Src/main.c **** 
  68              		.loc 1 34 1 is_stmt 0 view .LVU7
  69 001a 0024     		movs	r4, #0
  70              	.LVL5:
  71              	.L2:
  50:Core/Src/main.c **** 
  51:Core/Src/main.c ****   /* Infinite loop */
  52:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  53:Core/Src/main.c ****   while (1)
  72              		.loc 1 53 3 is_stmt 1 view .LVU8
  54:Core/Src/main.c ****   {
  55:Core/Src/main.c ****     counter ++;
  73              		.loc 1 55 5 view .LVU9
  74              		.loc 1 55 13 is_stmt 0 view .LVU10
  75 001c 0134     		adds	r4, r4, #1
  76              	.LVL6:
  77              		.loc 1 55 13 view .LVU11
  78 001e E4B2     		uxtb	r4, r4
  79              	.LVL7:
  56:Core/Src/main.c ****     delay(1000);
  80              		.loc 1 56 5 is_stmt 1 view .LVU12
  81 0020 4FF47A70 		mov	r0, #1000
  82 0024 FFF7FEFF 		bl	HAL_Delay
  83              	.LVL8:
  57:Core/Src/main.c **** 
  58:Core/Src/main.c ****     if(counter == 10){
  84              		.loc 1 58 5 view .LVU13
  85              		.loc 1 58 7 is_stmt 0 view .LVU14
  86 0028 0A2C     		cmp	r4, #10
  87 002a F7D1     		bne	.L2
  59:Core/Src/main.c ****     debug_print("run:1mhz\r\n");
  88              		.loc 1 59 5 is_stmt 1 view .LVU15
  89 002c 1048     		ldr	r0, .L5+4
  90 002e FFF7FEFF 		bl	debug_print
  91              	.LVL9:
  60:Core/Src/main.c ****      
  61:Core/Src/main.c ****      clock_master_set(CLOCK_1MHZ);
  92              		.loc 1 61 6 view .LVU16
  93 0032 A020     		movs	r0, #160
  94 0034 FFF7FEFF 		bl	clock_master_set
  95              	.LVL10:
  62:Core/Src/main.c ****      delay(10000);
  96              		.loc 1 62 6 view .LVU17
  97 0038 42F21070 		movw	r0, #10000
  98 003c FFF7FEFF 		bl	HAL_Delay
  99              	.LVL11:
  63:Core/Src/main.c ****      clock_master_set(CLOCK_8MHZ);
 100              		.loc 1 63 6 view .LVU18
ARM GAS  /tmp/ccwmJg4Y.s 			page 4


 101 0040 0020     		movs	r0, #0
 102 0042 FFF7FEFF 		bl	clock_master_set
 103              	.LVL12:
  64:Core/Src/main.c ****      debug_print("sleep:on\r\n");
 104              		.loc 1 64 6 view .LVU19
 105 0046 0B48     		ldr	r0, .L5+8
 106 0048 FFF7FEFF 		bl	debug_print
 107              	.LVL13:
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****      HAL_SuspendTick();
 108              		.loc 1 67 6 view .LVU20
 109 004c FFF7FEFF 		bl	HAL_SuspendTick
 110              	.LVL14:
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****       HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 111              		.loc 1 70 7 view .LVU21
 112 0050 0121     		movs	r1, #1
 113 0052 0020     		movs	r0, #0
 114 0054 FFF7FEFF 		bl	HAL_PWR_EnterSLEEPMode
 115              	.LVL15:
  71:Core/Src/main.c ****       HAL_ResumeTick();
 116              		.loc 1 71 7 view .LVU22
 117 0058 FFF7FEFF 		bl	HAL_ResumeTick
 118              	.LVL16:
  72:Core/Src/main.c ****       clock_master_set(CLOCK_8MHZ);
 119              		.loc 1 72 7 view .LVU23
 120 005c 0020     		movs	r0, #0
 121 005e FFF7FEFF 		bl	clock_master_set
 122              	.LVL17:
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****       debug_print("sleep:off\r\n");
 123              		.loc 1 74 7 view .LVU24
 124 0062 0548     		ldr	r0, .L5+12
 125 0064 FFF7FEFF 		bl	debug_print
 126              	.LVL18:
  75:Core/Src/main.c ****       counter = 0;
 127              		.loc 1 75 7 view .LVU25
 128              		.loc 1 75 7 is_stmt 0 view .LVU26
 129 0068 D7E7     		b	.L3
 130              	.L6:
 131 006a 00BF     		.align	2
 132              	.L5:
 133 006c 00000000 		.word	.LC0
 134 0070 0C000000 		.word	.LC1
 135 0074 18000000 		.word	.LC2
 136 0078 24000000 		.word	.LC3
 137              		.cfi_endproc
 138              	.LFE68:
 140              		.section	.text.Error_Handler,"ax",%progbits
 141              		.align	1
 142              		.global	Error_Handler
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
ARM GAS  /tmp/ccwmJg4Y.s 			page 5


 148              	Error_Handler:
 149              	.LFB69:
  76:Core/Src/main.c ****     }
  77:Core/Src/main.c ****    // debug_print("test\r\n");
  78:Core/Src/main.c ****    // HAL_GPIO_TogglePin(LED_PIN_GPIO_Port,LED_PIN_Pin);
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  82:Core/Src/main.c ****   }
  83:Core/Src/main.c ****   /* USER CODE END 3 */
  84:Core/Src/main.c **** }
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /**
  91:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
  92:Core/Src/main.c ****   * @retval None
  93:Core/Src/main.c ****   */
  94:Core/Src/main.c **** void Error_Handler(void)
  95:Core/Src/main.c **** {
 150              		.loc 1 95 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ Volatile: function does not return.
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
  96:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
  97:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
  98:Core/Src/main.c ****   __disable_irq();
 156              		.loc 1 98 3 view .LVU28
 157              	.LBB4:
 158              	.LBI4:
 159              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
ARM GAS  /tmp/ccwmJg4Y.s 			page 6


  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccwmJg4Y.s 			page 7


  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
ARM GAS  /tmp/ccwmJg4Y.s 			page 8


 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 160              		.loc 2 140 27 view .LVU29
 161              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 162              		.loc 2 142 3 view .LVU30
 163              		.syntax unified
 164              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 165 0000 72B6     		cpsid i
 166              	@ 0 "" 2
 167              		.thumb
 168              		.syntax unified
 169              	.L8:
 170              	.LBE5:
 171              	.LBE4:
  99:Core/Src/main.c ****   while (1)
 172              		.loc 1 99 3 discriminator 1 view .LVU31
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****   }
 173              		.loc 1 101 3 discriminator 1 view .LVU32
  99:Core/Src/main.c ****   while (1)
 174              		.loc 1 99 9 discriminator 1 view .LVU33
 175 0002 FEE7     		b	.L8
 176              		.cfi_endproc
 177              	.LFE69:
 179              		.text
 180              	.Letext0:
 181              		.file 3 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 182              		.file 4 "Core/Modulos/include/clock_master.h"
 183              		.file 5 "Core/Modulos/include/gpio.h"
 184              		.file 6 "Core/Modulos/include/debug.h"
 185              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
 186              		.file 8 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 187              		.file 9 "Core/Modulos/include/core.h"
ARM GAS  /tmp/ccwmJg4Y.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccwmJg4Y.s:16     .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccwmJg4Y.s:29     .text.main:0000000000000000 $t
     /tmp/ccwmJg4Y.s:37     .text.main:0000000000000000 main
     /tmp/ccwmJg4Y.s:133    .text.main:000000000000006c $d
     /tmp/ccwmJg4Y.s:141    .text.Error_Handler:0000000000000000 $t
     /tmp/ccwmJg4Y.s:148    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_Init
clock_master_set
MX_GPIO_Init
debug_init
debug_print
HAL_Delay
HAL_SuspendTick
HAL_PWR_EnterSLEEPMode
HAL_ResumeTick
