Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Tue Apr 16 17:26:17 2024


Cell Usage:
GTP_DFF                       2 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    15 uses
GTP_DFF_R                    47 uses
GTP_DFF_RE                   15 uses
GTP_DFF_S                    10 uses
GTP_DFF_SE                   16 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     19 uses
GTP_LUT3                     42 uses
GTP_LUT4                     22 uses
GTP_LUT5                     64 uses
GTP_LUT5CARRY                51 uses
GTP_LUT5M                     9 uses
GTP_MUX2LUT6                  4 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 228 of 42800 (0.53%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 228
Total Registers: 196 of 64200 (0.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 19

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 4        | 3                 1
  [4, 6)      | 2        | 2                 0
  [6, 8)      | 3        | 3                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 2
  NO              NO                YES                27
  NO              YES               NO                 57
  YES             NO                NO                 15
  YES             NO                YES                64
  YES             YES               NO                 31
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file voice_loop_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name         | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| voice_loop_test          | 228     | 196     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 20     | 0           | 0           | 0            | 0        | 51            | 4            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + ES7243E_reg_config     | 64      | 30      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com            | 43      | 14      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243_i2s_rx          | 26      | 41      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_i2s_tx          | 16      | 18      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_reg_config      | 67      | 38      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com            | 42      | 14      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + i2s_loop               | 1       | 32      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                  | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                           
**************************************************************************************************************************
                                                                              Clock   Non-clock                           
 Clock                       Period       Waveform       Type                 Loads       Loads  Sources                  
--------------------------------------------------------------------------------------------------------------------------
 voice_loop_test|sys_clk     1000.000     {0 500}        Declared                 0           0  {sys_clk}                
 PLL|u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared                24           2  {u_pll/u_pll_e3/CLKOUT0} 
 voice_loop_test|es1_dsclk   1000.000     {0 500}        Declared                18           0  {es1_dsclk}              
 voice_loop_test|es0_dsclk   1000.000     {0 500}        Declared                73           0  {es0_dsclk}              
==========================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               voice_loop_test|sys_clk                   
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_pll_e3/CLKOUT0                
 Inferred_clock_group_2        asynchronous               voice_loop_test|es1_dsclk                 
 Inferred_clock_group_3        asynchronous               voice_loop_test|es0_dsclk                 
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                              1.000 MHz     267.165 MHz       1000.000          3.743        996.257
 voice_loop_test|es1_dsclk
                              1.000 MHz     373.413 MHz       1000.000          2.678        498.661
 voice_loop_test|es0_dsclk
                              1.000 MHz     373.692 MHz       1000.000          2.676        997.324
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   996.257       0.000              0             29
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   498.661       0.000              0             17
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   997.324       0.000              0            135
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     1.089       0.000              0             29
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     1.073       0.000              0             17
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.740       0.000              0            135
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0                        499.380       0.000              0             24
 voice_loop_test|es1_dsclk                         499.380       0.000              0             18
 voice_loop_test|es0_dsclk                         499.380       0.000              0             73
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[0]/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.059 r       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.700         rstn_1ms[0]      
                                                                                   N90_16/I0 (GTP_LUT4)
                                   td                    0.277       1.977 f       N90_16/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       2.441         _N1254           
                                                                                   N90_19/I3 (GTP_LUT4)
                                   td                    0.280       2.721 f       N90_19/Z (GTP_LUT4)
                                   net (fanout=4)        0.802       3.523         rstn_out         
                                                                                   ES7243E_reg_config/N14/I0 (GTP_LUT1)
                                   td                    0.185       3.708 r       ES7243E_reg_config/N14/Z (GTP_LUT1)
                                   net (fanout=1)        0.464       4.172         ES7243E_reg_config/N14_rnmt
                                                                                   N96/I1 (GTP_LUT2)
                                   td                    0.185       4.357 r       N96/Z (GTP_LUT2) 
                                   net (fanout=1)        0.000       4.357         N96[0]           
                                                                           r       rstn_1ms[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.357         Logic Levels: 4  
                                                                                   Logic: 1.256ns(34.629%), Route: 2.371ns(65.371%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730    1000.730         nt_es1_mclk      
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1000.730                          
 clock uncertainty                                      -0.150    1000.580                          

 Setup time                                              0.034    1000.614                          

 Data required time                                               1000.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.614                          
 Data arrival time                                                   4.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.257                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.059 r       ES7243E_reg_config/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.700         ES7243E_reg_config/clock_cnt [1]
                                                                                   ES7243E_reg_config/N6_mux2_3/I0 (GTP_LUT3)
                                   td                    0.233       1.933 f       ES7243E_reg_config/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.553       2.486         ES7243E_reg_config/N6_inv
                                                                           f       ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)

 Data arrival time                                                   2.486         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730    1000.730         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_i2c/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1000.730                          
 clock uncertainty                                      -0.150    1000.580                          

 Setup time                                             -0.542    1000.038                          

 Data required time                                               1000.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.038                          
 Data arrival time                                                   2.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.552                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_cnt[0]/R (GTP_DFF_R)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.059 r       ES7243E_reg_config/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.700         ES7243E_reg_config/clock_cnt [1]
                                                                                   ES7243E_reg_config/N6_mux2_3/I0 (GTP_LUT3)
                                   td                    0.233       1.933 f       ES7243E_reg_config/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.553       2.486         ES7243E_reg_config/N6_inv
                                                                           f       ES7243E_reg_config/clock_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   2.486         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730    1000.730         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1000.730                          
 clock uncertainty                                      -0.150    1000.580                          

 Setup time                                             -0.346    1000.234                          

 Data required time                                               1000.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.234                          
 Data arrival time                                                   2.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.748                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.053 f       ES7243E_reg_config/clock_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.694         ES7243E_reg_config/clock_cnt [0]
                                                                                   ES7243E_reg_config/clock_cnt[3:0]_inv_3/I0 (GTP_LUT1)
                                   td                    0.172       1.866 f       ES7243E_reg_config/clock_cnt[3:0]_inv_3/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       1.866         ES7243E_reg_config/N322 [0]
                                                                           f       ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   1.866         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.730                          
 clock uncertainty                                       0.000       0.730                          

 Hold time                                               0.047       0.777                          

 Data required time                                                  0.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.777                          
 Data arrival time                                                   1.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[3]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[3]/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.053 f       rstn_1ms[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.606         rstn_1ms[3]      
                                                                                   N32_0_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       1.887 r       N32_0_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       1.887         N32[3]           
                                                                           r       rstn_1ms[3]/D (GTP_DFF_R)

 Data arrival time                                                   1.887         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.730                          
 clock uncertainty                                       0.000       0.730                          

 Hold time                                               0.039       0.769                          

 Data required time                                                  0.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.769                          
 Data arrival time                                                   1.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[4]/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.053 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.606         rstn_1ms[4]      
                                                                                   N32_0_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       1.887 r       N32_0_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       1.887         N32[4]           
                                                                           r       rstn_1ms[4]/D (GTP_DFF_R)

 Data arrival time                                                   1.887         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       0.730         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.730                          
 clock uncertainty                                       0.000       0.730                          

 Hold time                                               0.039       0.769                          

 Data required time                                                  0.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.769                          
 Data arrival time                                                   1.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[1]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                      -0.050     504.466                          

 Setup time                                              0.034     504.500                          

 Data required time                                                504.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.500                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.661                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[2]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                      -0.050     504.466                          

 Setup time                                              0.034     504.500                          

 Data required time                                                504.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.500                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.661                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[3]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                      -0.050     504.466                          

 Setup time                                              0.034     504.500                          

 Data required time                                                504.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.500                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.661                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     504.839 f       ES8156_i2s_tx/sr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     505.303         ES8156_i2s_tx/sr [0]
                                                                                   ES8156_i2s_tx/N15_7[1]/I2 (GTP_LUT5)
                                   td                    0.333     505.636 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     505.636         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 505.636         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                       0.000     504.516                          

 Hold time                                               0.047     504.563                          

 Data required time                                                504.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.563                          
 Data arrival time                                                 505.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     504.839 f       ES8156_i2s_tx/sr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     505.303         ES8156_i2s_tx/sr [1]
                                                                                   ES8156_i2s_tx/N15_7[2]/I2 (GTP_LUT5)
                                   td                    0.333     505.636 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     505.636         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 505.636         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                       0.000     504.516                          

 Hold time                                               0.047     504.563                          

 Data required time                                                504.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.563                          
 Data arrival time                                                 505.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     504.839 f       ES8156_i2s_tx/sr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     505.303         ES8156_i2s_tx/sr [2]
                                                                                   ES8156_i2s_tx/N15_7[3]/I2 (GTP_LUT5)
                                   td                    0.333     505.636 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     505.636         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                 505.636         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 es1_dsclk                                               0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     500.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     501.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     501.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     504.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                       0.000     504.516                          

 Hold time                                               0.047     504.563                          

 Data required time                                                504.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.563                          
 Data arrival time                                                 505.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES7243_i2s_rx/data[0]/CE (GTP_DFF_CE)
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870       5.614         ES7243_i2s_rx/ws_d [0]
                                                                                   ES7243_i2s_rx/N15/I0 (GTP_LUT2)
                                   td                    0.215       5.829 f       ES7243_i2s_rx/N15/Z (GTP_LUT2)
                                   net (fanout=17)       0.670       6.499         ES7243_i2s_rx/ws_e
                                                                           f       ES7243_i2s_rx/data[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.499         Logic Levels: 1  
                                                                                   Logic: 0.544ns(26.104%), Route: 1.540ns(73.896%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 es0_dsclk                                               0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000    1000.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204    1004.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.324                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES7243_i2s_rx/data[1]/CE (GTP_DFF_CE)
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870       5.614         ES7243_i2s_rx/ws_d [0]
                                                                                   ES7243_i2s_rx/N15/I0 (GTP_LUT2)
                                   td                    0.215       5.829 f       ES7243_i2s_rx/N15/Z (GTP_LUT2)
                                   net (fanout=17)       0.670       6.499         ES7243_i2s_rx/ws_e
                                                                           f       ES7243_i2s_rx/data[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.499         Logic Levels: 1  
                                                                                   Logic: 0.544ns(26.104%), Route: 1.540ns(73.896%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 es0_dsclk                                               0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000    1000.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204    1004.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.324                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES7243_i2s_rx/data[2]/CE (GTP_DFF_CE)
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=24)       0.870       5.614         ES7243_i2s_rx/ws_d [0]
                                                                                   ES7243_i2s_rx/N15/I0 (GTP_LUT2)
                                   td                    0.215       5.829 f       ES7243_i2s_rx/N15/Z (GTP_LUT2)
                                   net (fanout=17)       0.670       6.499         ES7243_i2s_rx/ws_e
                                                                           f       ES7243_i2s_rx/data[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.499         Logic Levels: 1  
                                                                                   Logic: 0.544ns(26.104%), Route: 1.540ns(73.896%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 es0_dsclk                                               0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000    1000.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204    1004.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.324                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)
Endpoint    : ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       ES7243_i2s_rx/sr[15]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         ES7243_i2s_rx/sr [15]
                                                                           f       ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[0]/CLK (GTP_DFF_CE)
Endpoint    : ES7243_i2s_rx/data[0]/D (GTP_DFF_CE)
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/sr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       ES7243_i2s_rx/sr[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.291         ES7243_i2s_rx/sr [0]
                                                                           f       ES7243_i2s_rx/data[0]/D (GTP_DFF_CE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[1]/CLK (GTP_DFF_CE)
Endpoint    : ES7243_i2s_rx/data[1]/D (GTP_DFF_CE)
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/sr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       ES7243_i2s_rx/sr[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.291         ES7243_i2s_rx/sr [1]
                                                                           f       ES7243_i2s_rx/data[1]/D (GTP_DFF_CE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=73)       3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[15]/CLK (GTP_DFF_C)
Endpoint    : es1_sdout (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                         0.000       0.000 f                        
 es1_dsclk                                               0.000       0.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       1.312         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000       1.312 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204       4.516         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[15]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.839 f       ES8156_i2s_tx/sr[15]/Q (GTP_DFF_C)
                                   net (fanout=1)        1.091       5.930         nt_es1_sdout     
                                                                                   es1_sdout_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.733 f       es1_sdout_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.733         es1_sdout        
 es1_sdout                                                                 f       es1_sdout (port) 

 Data arrival time                                                   8.733         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : es0_mclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       1.357       3.852         nt_es1_mclk      
                                                                                   es0_mclk_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.655 f       es0_mclk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.655         es0_mclk         
 es0_mclk                                                                  f       es0_mclk (port)  

 Data arrival time                                                   6.655         Logic Levels: 3  
                                                                                   Logic: 4.207ns(63.216%), Route: 2.448ns(36.784%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : es1_mclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       1.357       3.852         nt_es1_mclk      
                                                                                   es1_mclk_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.655 f       es1_mclk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.655         es1_mclk         
 es1_mclk                                                                  f       es1_mclk (port)  

 Data arrival time                                                   6.655         Logic Levels: 3  
                                                                                   Logic: 4.207ns(63.216%), Route: 2.448ns(36.784%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_sdin                                                0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.000       0.000         es0_sdin         
                                                                                   es0_sdin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_sdin_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_sdin      
                                                                           r       ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : es0_alrck (port)
Endpoint    : ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_alrck                                               0.000       0.000 r       es0_alrck (port) 
                                   net (fanout=1)        0.000       0.000         es0_alrck        
                                                                                   es0_alrck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_alrck_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_alrck     
                                                                           r       ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : es1_dlrc (port)
Endpoint    : ES8156_i2s_tx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es1_dlrc                                                0.000       0.000 r       es1_dlrc (port)  
                                   net (fanout=1)        0.000       0.000         es1_dlrc         
                                                                                   es1_dlrc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dlrc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es1_dlrc      
                                                                           r       ES8156_i2s_tx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{PLL|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           ES7243E_reg_config/clock_cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[1]/CLK
====================================================================================================

{voice_loop_test|es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           Low Pulse Width                           ES8156_i2s_tx/sr[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          ES8156_i2s_tx/sr[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          ES8156_i2s_tx/sr[1]/CLK
====================================================================================================

{voice_loop_test|es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          ES7243_i2s_rx/cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           ES7243_i2s_rx/cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          ES7243_i2s_rx/cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | C:/Users/a2711/Desktop/voice_loop_50/compile/voice_loop_test_comp.adf               
|            | C:/Users/a2711/Desktop/voice_loop_50/voice.fdc                                      
| Output     | C:/Users/a2711/Desktop/voice_loop_50/synthesize/voice_loop_test_syn.adf             
|            | C:/Users/a2711/Desktop/voice_loop_50/synthesize/voice_loop_test_syn.vm              
|            | C:/Users/a2711/Desktop/voice_loop_50/synthesize/voice_loop_test_controlsets.txt     
|            | C:/Users/a2711/Desktop/voice_loop_50/synthesize/snr.db                              
|            | C:/Users/a2711/Desktop/voice_loop_50/synthesize/voice_loop_test.snr                 
+---------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 332 MB
Total CPU time to synthesize completion : 0h:0m:6s
Process Total CPU time to synthesize completion : 0h:0m:6s
Total real time to synthesize completion : 0h:0m:13s
