###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111146   # Number of WRITE/WRITEP commands
num_reads_done                 =       568149   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       442725   # Number of read row buffer hits
num_read_cmds                  =       568152   # Number of READ/READP commands
num_writes_done                =       111240   # Number of read requests issued
num_write_row_hits             =        83106   # Number of write row buffer hits
num_act_cmds                   =       154056   # Number of ACT commands
num_pre_cmds                   =       154028   # Number of PRE commands
num_ondemand_pres              =       130803   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9349581   # Cyles of rank active rank.0
rank_active_cycles.1           =      9050054   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       650419   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       949946   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       638974   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6582   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2740   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          805   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          506   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          717   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          963   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1122   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1252   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23697   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          175   # Write cmd latency (cycles)
write_latency[40-59]           =          281   # Write cmd latency (cycles)
write_latency[60-79]           =          491   # Write cmd latency (cycles)
write_latency[80-99]           =         1157   # Write cmd latency (cycles)
write_latency[100-119]         =         1988   # Write cmd latency (cycles)
write_latency[120-139]         =         3363   # Write cmd latency (cycles)
write_latency[140-159]         =         4365   # Write cmd latency (cycles)
write_latency[160-179]         =         5100   # Write cmd latency (cycles)
write_latency[180-199]         =         5171   # Write cmd latency (cycles)
write_latency[200-]            =        89046   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       229616   # Read request latency (cycles)
read_latency[40-59]            =        73927   # Read request latency (cycles)
read_latency[60-79]            =        85842   # Read request latency (cycles)
read_latency[80-99]            =        35353   # Read request latency (cycles)
read_latency[100-119]          =        26252   # Read request latency (cycles)
read_latency[120-139]          =        19601   # Read request latency (cycles)
read_latency[140-159]          =        11964   # Read request latency (cycles)
read_latency[160-179]          =         8874   # Read request latency (cycles)
read_latency[180-199]          =         7128   # Read request latency (cycles)
read_latency[200-]             =        69589   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.54841e+08   # Write energy
read_energy                    =  2.29079e+09   # Read energy
act_energy                     =  4.21497e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.12201e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.55974e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83414e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64723e+09   # Active standby energy rank.1
average_read_latency           =       107.98   # Average read request latency (cycles)
average_interarrival           =      14.7168   # Average request interarrival latency (cycles)
total_energy                   =  1.62213e+10   # Total energy (pJ)
average_power                  =      1622.13   # Average power (mW)
average_bandwidth              =      5.79745   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       135005   # Number of WRITE/WRITEP commands
num_reads_done                 =       592703   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       462898   # Number of read row buffer hits
num_read_cmds                  =       592704   # Number of READ/READP commands
num_writes_done                =       135073   # Number of read requests issued
num_write_row_hits             =       100078   # Number of write row buffer hits
num_act_cmds                   =       165410   # Number of ACT commands
num_pre_cmds                   =       165385   # Number of PRE commands
num_ondemand_pres              =       141331   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9177408   # Cyles of rank active rank.0
rank_active_cycles.1           =      9166055   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       822592   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       833945   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       687912   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6114   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2107   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2708   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          756   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          525   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          714   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1027   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1087   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1302   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23588   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          245   # Write cmd latency (cycles)
write_latency[40-59]           =          351   # Write cmd latency (cycles)
write_latency[60-79]           =          709   # Write cmd latency (cycles)
write_latency[80-99]           =         1650   # Write cmd latency (cycles)
write_latency[100-119]         =         2668   # Write cmd latency (cycles)
write_latency[120-139]         =         4569   # Write cmd latency (cycles)
write_latency[140-159]         =         5824   # Write cmd latency (cycles)
write_latency[160-179]         =         6611   # Write cmd latency (cycles)
write_latency[180-199]         =         6961   # Write cmd latency (cycles)
write_latency[200-]            =       105407   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       228722   # Read request latency (cycles)
read_latency[40-59]            =        77270   # Read request latency (cycles)
read_latency[60-79]            =        89783   # Read request latency (cycles)
read_latency[80-99]            =        38380   # Read request latency (cycles)
read_latency[100-119]          =        27570   # Read request latency (cycles)
read_latency[120-139]          =        20470   # Read request latency (cycles)
read_latency[140-159]          =        12527   # Read request latency (cycles)
read_latency[160-179]          =         9550   # Read request latency (cycles)
read_latency[180-199]          =         7569   # Read request latency (cycles)
read_latency[200-]             =        80859   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.73945e+08   # Write energy
read_energy                    =  2.38978e+09   # Read energy
act_energy                     =  4.52562e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.94844e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.00294e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7267e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71962e+09   # Active standby energy rank.1
average_read_latency           =      117.644   # Average read request latency (cycles)
average_interarrival           =      13.7393   # Average request interarrival latency (cycles)
total_energy                   =  1.64624e+10   # Total energy (pJ)
average_power                  =      1646.24   # Average power (mW)
average_bandwidth              =      6.21036   # Average bandwidth
