

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Tue May  2 08:02:00 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_5b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   39|   39|        10|          2|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1903|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    156|
|Register         |        -|      -|    1069|      7|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1069|   2194|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32seOg_U3  |matmul_hw_mul_32seOg  |        0|      4|  0|   0|
    |matmul_hw_mul_32seOg_U5  |matmul_hw_mul_32seOg  |        0|      4|  0|   0|
    |matmul_hw_mul_32seOg_U7  |matmul_hw_mul_32seOg  |        0|      4|  0|   0|
    |matmul_hw_mul_32seOg_U8  |matmul_hw_mul_32seOg  |        0|      4|  0|   0|
    |matmul_hw_mux_42_dEe_U1  |matmul_hw_mux_42_dEe  |        0|      0|  0|  32|
    |matmul_hw_mux_42_dEe_U2  |matmul_hw_mux_42_dEe  |        0|      0|  0|  32|
    |matmul_hw_mux_42_dEe_U4  |matmul_hw_mux_42_dEe  |        0|      0|  0|  32|
    |matmul_hw_mux_42_dEe_U6  |matmul_hw_mux_42_dEe  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_303_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_297_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_675_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp2_fu_1097_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1093_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_13_fu_422_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_14_fu_1082_p2              |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_291_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_309_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_447_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_460_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_434_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_329_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_414_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_323_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_399_p2               |    or    |      0|  0|   4|           4|           1|
    |a_row_0_1_fu_776_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_769_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_763_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_756_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_505_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_513_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_628_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_635_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_642_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_465_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_621_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_452_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_473_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_481_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_489_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_497_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_439_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_831_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_838_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_943_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_950_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_957_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_796_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_936_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_789_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_803_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_810_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_817_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_824_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_782_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_577_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_585_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_600_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_607_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_614_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_537_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_593_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_529_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_545_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_553_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_561_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_569_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_521_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_894_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_901_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_915_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_922_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_929_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_859_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_908_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_852_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_866_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_873_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_880_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_887_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_845_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_315_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_343_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_335_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1903|         198|        1929|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          3|   32|         96|
    |a_1_Addr_A_orig               |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter4       |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          3|   32|         96|
    |b_1_Addr_A_orig               |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |i_phi_fu_273_p4               |   3|          2|    3|          6|
    |i_reg_269                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_262_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_258        |   5|          2|    5|         10|
    |j_phi_fu_284_p4               |   3|          2|    3|          6|
    |j_reg_280                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 156|         33|  156|        443|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_86               |  32|   0|   32|          0|
    |a_row_0_reg_1325              |  32|   0|   32|          0|
    |a_row_1_1_reg_1400            |  32|   0|   32|          0|
    |a_row_1_2_fu_90               |  32|   0|   32|          0|
    |a_row_2_2_fu_94               |  32|   0|   32|          0|
    |a_row_2_reg_1330              |  32|   0|   32|          0|
    |a_row_3_1_reg_1390            |  32|   0|   32|          0|
    |a_row_3_2_fu_98               |  32|   0|   32|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |b_copy_0_3_11_fu_102          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_110          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_114           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_106           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_118          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_126          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_130           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_122           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_134          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_142          |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_146           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_138           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_150          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_158          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_162           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_154           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1228     |   1|   0|    1|          0|
    |i_reg_269                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1232  |   5|   0|    5|          0|
    |indvar_flatten_reg_258        |   5|   0|    5|          0|
    |j_1_reg_1385                  |   3|   0|    3|          0|
    |j_mid2_reg_1237               |   3|   0|    3|          0|
    |j_reg_280                     |   3|   0|    3|          0|
    |sel_tmp2_reg_1353             |   1|   0|    1|          0|
    |sel_tmp4_reg_1363             |   1|   0|    1|          0|
    |sel_tmp_reg_1345              |   1|   0|    1|          0|
    |tmp_1_mid2_v_reg_1265         |   3|   0|    3|          0|
    |tmp_1_reg_1271                |   3|   0|    4|          1|
    |tmp_2_1_reg_1430              |  32|   0|   32|          0|
    |tmp_2_2_reg_1425              |  32|   0|   32|          0|
    |tmp_2_3_reg_1435              |  32|   0|   32|          0|
    |tmp_3_reg_1317                |   1|   0|    1|          0|
    |tmp_4_reg_1375                |  32|   0|   32|          0|
    |tmp_5_reg_1410                |  32|   0|   32|          0|
    |tmp_7_reg_1380                |  32|   0|   32|          0|
    |tmp_8_reg_1415                |  32|   0|   32|          0|
    |tmp_mid2_reg_1245             |   1|   0|    1|          0|
    |tmp_reg_1296                  |   2|   0|    2|          0|
    |tmp_s_reg_1420                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1228     |   0|   1|    1|          0|
    |j_mid2_reg_1237               |   0|   3|    3|          0|
    |tmp_1_mid2_v_reg_1265         |   0|   3|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1069|   7| 1077|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

