Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Sep  9 05:51:46 2025
| Host         : arthur-nathaniel running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timing_example_timing_summary_routed.rpt -pb timing_example_timing_summary_routed.pb -rpx timing_example_timing_summary_routed.rpx -warn_on_violation
| Design       : timing_example
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  97          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.132       -0.517                      9                  112        0.159        0.000                      0                  112       -0.584       -0.584                       1                    99  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.132       -0.517                      9                  112        0.159        0.000                      0                  112       -0.584       -0.584                       1                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.132ns,  Total Violation       -0.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.584ns,  Total Violation       -0.584ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 1.533ns (54.424%)  route 1.284ns (45.576%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  mult1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.378    mult1_reg_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.701 r  mult1_reg_i_2/O[1]
                         net (fo=1, routed)           0.690     7.391    B[9]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632     7.259    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.642ns (58.748%)  route 1.153ns (41.252%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  mult1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.378    mult1_reg_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  mult1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.495    mult1_reg_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.810 r  mult1_reg_i_1/O[3]
                         net (fo=1, routed)           0.559     7.369    B[15]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.633     7.258    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 1.650ns (59.106%)  route 1.142ns (40.894%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  mult1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.378    mult1_reg_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  mult1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.495    mult1_reg_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.818 r  mult1_reg_i_1/O[1]
                         net (fo=1, routed)           0.548     7.366    B[13]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.632     7.259    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 a_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.579ns (55.566%)  route 1.263ns (44.434%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  a_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  a_r_reg[0]/Q
                         net (fo=2, routed)           0.575     5.605    a_r[0]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     5.729 r  mult1_reg_i_40/O
                         net (fo=1, routed)           0.000     5.729    mult1_reg_i_40_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.261 r  mult1_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_8_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.375 r  mult1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.375    mult1_reg_i_7_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.489 r  mult1_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.489    mult1_reg_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.728 r  mult1_reg_i_5/O[2]
                         net (fo=1, routed)           0.688     7.416    A[14]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.540     7.351    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.449ns (52.758%)  route 1.298ns (47.242%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  mult1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.378    mult1_reg_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.617 r  mult1_reg_i_2/O[2]
                         net (fo=1, routed)           0.703     7.321    B[10]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.627     7.264    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 1.566ns (57.560%)  route 1.155ns (42.440%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  mult1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.378    mult1_reg_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  mult1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.495    mult1_reg_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.734 r  mult1_reg_i_1/O[2]
                         net (fo=1, routed)           0.561     7.295    B[14]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.627     7.264    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 1.416ns (52.497%)  route 1.281ns (47.503%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.584 r  mult1_reg_i_3/O[1]
                         net (fo=1, routed)           0.687     7.272    B[5]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.632     7.259    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.546ns (57.288%)  route 1.153ns (42.712%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  mult1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.378    mult1_reg_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.495 r  mult1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.495    mult1_reg_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.714 r  mult1_reg_i_1/O[0]
                         net (fo=1, routed)           0.559     7.273    B[12]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.621     7.270    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 a_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 1.653ns (59.568%)  route 1.122ns (40.432%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  a_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  a_r_reg[0]/Q
                         net (fo=2, routed)           0.575     5.605    a_r[0]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.124     5.729 r  mult1_reg_i_40/O
                         net (fo=1, routed)           0.000     5.729    mult1_reg_i_40_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.261 r  mult1_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_8_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.375 r  mult1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.375    mult1_reg_i_7_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.489 r  mult1_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.489    mult1_reg_i_6_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.802 r  mult1_reg_i_5/O[3]
                         net (fo=1, routed)           0.547     7.349    A[15]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.544     7.347    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.347    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mult1_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.525ns (56.949%)  route 1.153ns (43.051%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.605 - 3.300 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.030 r  c_r_reg[0]/Q
                         net (fo=2, routed)           0.594     5.624    c_r[0]
    SLICE_X12Y43         LUT2 (Prop_lut2_I0_O)        0.124     5.748 r  mult1_reg_i_24/O
                         net (fo=1, routed)           0.000     5.748    mult1_reg_i_24_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.261 r  mult1_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.261    mult1_reg_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.378 r  mult1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.378    mult1_reg_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.693 r  mult1_reg_i_2/O[3]
                         net (fo=1, routed)           0.559     7.252    B[11]
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
    P14                                               0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     4.104 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.063 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     7.605    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism              0.322     7.927    
                         clock uncertainty           -0.035     7.891    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.633     7.258    mult1_reg
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.126ns (30.591%)  route 0.286ns (69.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.607 r  y_r_reg/P[11]
                         net (fo=1, routed)           0.286     1.893    y_r_reg_n_94
    SLICE_X11Y47         FDRE                                         r  y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.909    clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  y_reg[11]/C
                         clock pessimism             -0.246     1.663    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.070     1.733    y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.126ns (28.884%)  route 0.310ns (71.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     1.607 r  y_r_reg/P[30]
                         net (fo=1, routed)           0.310     1.917    y_r_reg_n_75
    SLICE_X10Y47         FDRE                                         r  y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.909    clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  y_reg[30]/C
                         clock pessimism             -0.246     1.663    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.063     1.726    y_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.126ns (28.711%)  route 0.313ns (71.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.607 r  y_r_reg/P[12]
                         net (fo=1, routed)           0.313     1.920    y_r_reg_n_93
    SLICE_X11Y46         FDRE                                         r  y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.908    clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  y_reg[12]/C
                         clock pessimism             -0.246     1.662    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.066     1.728    y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.002%)  route 0.308ns (70.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126     1.607 r  y_r_reg/P[16]
                         net (fo=1, routed)           0.308     1.915    y_r_reg_n_89
    SLICE_X10Y47         FDRE                                         r  y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.909    clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  y_reg[16]/C
                         clock pessimism             -0.246     1.663    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.059     1.722    y_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.000%)  route 0.308ns (71.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126     1.607 r  y_r_reg/P[28]
                         net (fo=1, routed)           0.308     1.915    y_r_reg_n_77
    SLICE_X10Y45         FDRE                                         r  y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.908    clk_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  y_reg[28]/C
                         clock pessimism             -0.246     1.662    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.059     1.721    y_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.126ns (28.145%)  route 0.322ns (71.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126     1.607 r  y_r_reg/P[24]
                         net (fo=1, routed)           0.322     1.928    y_r_reg_n_81
    SLICE_X11Y46         FDRE                                         r  y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.908    clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  y_reg[24]/C
                         clock pessimism             -0.246     1.662    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.070     1.732    y_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.126ns (28.432%)  route 0.317ns (71.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.126     1.607 r  y_r_reg/P[29]
                         net (fo=1, routed)           0.317     1.924    y_r_reg_n_76
    SLICE_X10Y47         FDRE                                         r  y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.909    clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  y_reg[29]/C
                         clock pessimism             -0.246     1.663    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.063     1.726    y_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.126ns (29.084%)  route 0.307ns (70.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     1.607 r  y_r_reg/P[26]
                         net (fo=1, routed)           0.307     1.914    y_r_reg_n_79
    SLICE_X10Y46         FDRE                                         r  y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.908    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[26]/C
                         clock pessimism             -0.246     1.662    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.052     1.714    y_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.126ns (28.311%)  route 0.319ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126     1.607 r  y_r_reg/P[27]
                         net (fo=1, routed)           0.319     1.926    y_r_reg_n_78
    SLICE_X10Y46         FDRE                                         r  y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.908    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[27]/C
                         clock pessimism             -0.246     1.662    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.063     1.725    y_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.126ns (28.951%)  route 0.309ns (71.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.654     1.481    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.607 r  y_r_reg/P[15]
                         net (fo=1, routed)           0.309     1.916    y_r_reg_n_90
    SLICE_X10Y48         FDRE                                         r  y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.909    clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  y_reg[15]/C
                         clock pessimism             -0.246     1.663    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.052     1.715    y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         3.300       -0.584     DSP48_X0Y19    mult1_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         3.300       1.145      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X0Y20    y_r_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X15Y44   a_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X15Y46   a_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X12Y46   a_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X13Y47   a_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X12Y47   a_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X12Y47   a_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X12Y47   a_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y44   a_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y44   a_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y46   a_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y46   a_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y46   a_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y46   a_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X13Y47   a_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X13Y47   a_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y47   a_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y47   a_r_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y44   a_r_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y44   a_r_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y46   a_r_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X15Y46   a_r_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y46   a_r_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y46   a_r_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X13Y47   a_r_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X13Y47   a_r_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y47   a_r_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X12Y47   a_r_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 3.121ns (52.735%)  route 2.797ns (47.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[5]/Q
                         net (fo=1, routed)           2.797     7.889    y_OBUF[5]
    R16                  OBUF (Prop_obuf_I_O)         2.603    10.492 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.492    y[5]
    R16                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 3.119ns (52.978%)  route 2.769ns (47.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.568     4.573    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.091 r  y_reg[3]/Q
                         net (fo=1, routed)           2.769     7.860    y_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         2.601    10.461 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.461    y[3]
    U17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 3.118ns (53.706%)  route 2.688ns (46.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.635     4.640    clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.158 r  y_reg[2]/Q
                         net (fo=1, routed)           2.688     7.846    y_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         2.600    10.446 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.446    y[2]
    U18                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 3.058ns (52.299%)  route 2.789ns (47.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.568     4.573    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.029 r  y_reg[1]/Q
                         net (fo=1, routed)           2.789     7.818    y_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.602    10.420 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.420    y[1]
    U16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.767ns  (logic 3.108ns (53.895%)  route 2.659ns (46.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.568     4.573    clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.091 r  y_reg[7]/Q
                         net (fo=1, routed)           2.659     7.750    y_OBUF[7]
    R14                  OBUF (Prop_obuf_I_O)         2.590    10.340 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.340    y[7]
    R14                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 3.117ns (54.302%)  route 2.623ns (45.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.568     4.573    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.091 r  y_reg[4]/Q
                         net (fo=1, routed)           2.623     7.715    y_OBUF[4]
    R17                  OBUF (Prop_obuf_I_O)         2.599    10.314 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.314    y[4]
    R17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 3.057ns (53.556%)  route 2.651ns (46.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.568     4.573    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.029 r  y_reg[0]/Q
                         net (fo=1, routed)           2.651     7.681    y_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.601    10.282 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.282    y[0]
    V17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.691ns  (logic 3.108ns (54.618%)  route 2.583ns (45.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.568     4.573    clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.091 r  y_reg[6]/Q
                         net (fo=1, routed)           2.583     7.674    y_OBUF[6]
    T14                  OBUF (Prop_obuf_I_O)         2.590    10.264 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.264    y[6]
    T14                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.106ns (54.739%)  route 2.568ns (45.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[9]/Q
                         net (fo=1, routed)           2.568     7.661    y_OBUF[9]
    N15                  OBUF (Prop_obuf_I_O)         2.588    10.249 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.249    y[9]
    N15                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.669ns  (logic 3.105ns (54.783%)  route 2.563ns (45.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.569     4.574    clk_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[8]/Q
                         net (fo=1, routed)           2.563     7.655    y_OBUF[8]
    P16                  OBUF (Prop_obuf_I_O)         2.587    10.243 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.243    y[8]
    P16                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.278ns (75.682%)  route 0.411ns (24.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.419    clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  y_reg[20]/Q
                         net (fo=1, routed)           0.411     1.994    y_OBUF[20]
    M13                  OBUF (Prop_obuf_I_O)         1.114     3.108 r  y_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.108    y[20]
    M13                                                               r  y[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.272ns (75.040%)  route 0.423ns (24.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.419    clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  y_reg[22]/Q
                         net (fo=1, routed)           0.423     2.006    y_OBUF[22]
    M14                  OBUF (Prop_obuf_I_O)         1.108     3.114 r  y_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.114    y[22]
    M14                                                               r  y[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.249ns (71.983%)  route 0.486ns (28.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.567     1.393    clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  y_reg[31]/Q
                         net (fo=1, routed)           0.486     2.043    y_OBUF[31]
    L13                  OBUF (Prop_obuf_I_O)         1.085     3.129 r  y_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.129    y[31]
    L13                                                               r  y[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.261ns (72.375%)  route 0.481ns (27.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.566     1.392    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  y_reg[27]/Q
                         net (fo=1, routed)           0.481     2.037    y_OBUF[27]
    M15                  OBUF (Prop_obuf_I_O)         1.097     3.134 r  y_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.134    y[27]
    M15                                                               r  y[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.283ns (72.150%)  route 0.495ns (27.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.565     1.391    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  y_reg[23]/Q
                         net (fo=1, routed)           0.495     2.051    y_OBUF[23]
    L18                  OBUF (Prop_obuf_I_O)         1.119     3.170 r  y_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.170    y[23]
    L18                                                               r  y[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.266ns (70.418%)  route 0.532ns (29.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.566     1.392    clk_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  y_reg[28]/Q
                         net (fo=1, routed)           0.532     2.088    y_OBUF[28]
    L14                  OBUF (Prop_obuf_I_O)         1.102     3.189 r  y_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.189    y[28]
    L14                                                               r  y[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.264ns (70.045%)  route 0.540ns (29.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.565     1.391    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  y_reg[17]/Q
                         net (fo=1, routed)           0.540     2.073    y_OBUF[17]
    M17                  OBUF (Prop_obuf_I_O)         1.123     3.195 r  y_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.195    y[17]
    M17                                                               r  y[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.273ns (70.128%)  route 0.542ns (29.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.566     1.392    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  y_reg[26]/Q
                         net (fo=1, routed)           0.542     2.098    y_OBUF[26]
    L15                  OBUF (Prop_obuf_I_O)         1.109     3.207 r  y_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.207    y[26]
    L15                                                               r  y[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.276ns (70.150%)  route 0.543ns (29.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.565     1.391    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  y_reg[21]/Q
                         net (fo=1, routed)           0.543     2.098    y_OBUF[21]
    N14                  OBUF (Prop_obuf_I_O)         1.112     3.210 r  y_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.210    y[21]
    N14                                                               r  y[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            y[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.266ns (69.180%)  route 0.564ns (30.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.566     1.392    clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  y_reg[24]/Q
                         net (fo=1, routed)           0.564     2.097    y_OBUF[24]
    L17                  OBUF (Prop_obuf_I_O)         1.125     3.222 r  y_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.222    y[24]
    L17                                                               r  y[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_r_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.072ns  (logic 0.923ns (18.203%)  route 4.149ns (81.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         4.149     5.072    rst_IBUF
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.531     4.294    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_r_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 0.923ns (18.262%)  route 4.133ns (81.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         4.133     5.056    rst_IBUF
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.531     4.294    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_r_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 0.923ns (18.938%)  route 3.952ns (81.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.952     4.875    rst_IBUF
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.531     4.294    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult1_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 0.923ns (19.385%)  route 3.840ns (80.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.840     4.763    rst_IBUF
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.542     4.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  mult1_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_r_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 0.923ns (19.685%)  route 3.767ns (80.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.767     4.690    rst_IBUF
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.531     4.294    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 0.923ns (20.172%)  route 3.654ns (79.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.654     4.577    rst_IBUF
    SLICE_X13Y47         FDRE                                         r  a_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.451     4.214    clk_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  a_r_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_r_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 0.923ns (20.172%)  route 3.654ns (79.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.654     4.577    rst_IBUF
    SLICE_X12Y47         FDRE                                         r  a_r_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.451     4.214    clk_IBUF_BUFG
    SLICE_X12Y47         FDRE                                         r  a_r_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 0.923ns (20.172%)  route 3.654ns (79.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.654     4.577    rst_IBUF
    SLICE_X12Y47         FDRE                                         r  a_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.451     4.214    clk_IBUF_BUFG
    SLICE_X12Y47         FDRE                                         r  a_r_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 0.923ns (20.172%)  route 3.654ns (79.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.654     4.577    rst_IBUF
    SLICE_X12Y47         FDRE                                         r  a_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.451     4.214    clk_IBUF_BUFG
    SLICE_X12Y47         FDRE                                         r  a_r_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            b_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 0.923ns (20.172%)  route 3.654ns (79.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.654     4.577    rst_IBUF
    SLICE_X12Y47         FDRE                                         r  b_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.451     4.214    clk_IBUF_BUFG
    SLICE_X12Y47         FDRE                                         r  b_r_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y_r_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.145ns (18.158%)  route 0.654ns (81.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    K13                  IBUF (Prop_ibuf_I_O)         0.145     0.145 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           0.654     0.800    a_IBUF[0]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y_r_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.167ns (20.716%)  route 0.639ns (79.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    J14                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.639     0.806    a_IBUF[1]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y_r_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.170ns (20.809%)  route 0.646ns (79.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    K14                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           0.646     0.815    a_IBUF[4]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y_r_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.174ns (20.809%)  route 0.663ns (79.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.663     0.838    a_IBUF[3]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[11]
                            (input port)
  Destination:            y_r_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.156ns (18.333%)  route 0.694ns (81.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  a[11] (IN)
                         net (fo=0)                   0.000     0.000    a[11]
    J16                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  a_IBUF[11]_inst/O
                         net (fo=2, routed)           0.694     0.850    a_IBUF[11]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[5]
                            (input port)
  Destination:            y_r_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.187ns (21.662%)  route 0.678ns (78.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  a[5] (IN)
                         net (fo=0)                   0.000     0.000    a[5]
    H17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  a_IBUF[5]_inst/O
                         net (fo=2, routed)           0.678     0.865    a_IBUF[5]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y_r_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.163ns (18.738%)  route 0.706ns (81.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.706     0.869    a_IBUF[2]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            y_r_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.178ns (20.304%)  route 0.698ns (79.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  a_IBUF[7]_inst/O
                         net (fo=2, routed)           0.698     0.876    a_IBUF[7]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y_r_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.161ns (18.155%)  route 0.725ns (81.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    H14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  a_IBUF[9]_inst/O
                         net (fo=2, routed)           0.725     0.886    a_IBUF[9]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[12]
                            (input port)
  Destination:            y_r_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.156ns (17.320%)  route 0.745ns (82.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  a[12] (IN)
                         net (fo=0)                   0.000     0.000    a[12]
    K16                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  a_IBUF[12]_inst/O
                         net (fo=2, routed)           0.745     0.901    a_IBUF[12]
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.924     1.997    clk_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  y_r_reg/CLK





