<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cranelift-assembler-x64-0.122.0/src/lib.rs`."><title>lib.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="cranelift_assembler_x64" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0 (254b59607 2026-01-19)" data-channel="1.93.0" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cranelift_assembler_x64/</div>lib.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! A Cranelift-specific x64 assembler.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! All instructions known to this assembler are listed in the [`inst`] module.
<a href=#4 id=4 data-nosnippet>4</a>//! The [`Inst`] enumeration contains a variant for each, allowing matching over
<a href=#5 id=5 data-nosnippet>5</a>//! all these instructions. All of this is parameterized by a [`Registers`]
<a href=#6 id=6 data-nosnippet>6</a>//! trait, allowing users of this assembler to plug in their own register types.
<a href=#7 id=7 data-nosnippet>7</a>//!
<a href=#8 id=8 data-nosnippet>8</a>//! ```
<a href=#9 id=9 data-nosnippet>9</a>//! # use cranelift_assembler_x64::{Feature, Fixed, Imm8, inst, Inst, Registers};
<a href=#10 id=10 data-nosnippet>10</a>//! // Tell the assembler the type of registers we're using; we can always
<a href=#11 id=11 data-nosnippet>11</a>//! // encode a HW register as a `u8` (e.g., `eax = 0`).
<a href=#12 id=12 data-nosnippet>12</a>//! pub struct Regs;
<a href=#13 id=13 data-nosnippet>13</a>//! impl Registers for Regs {
<a href=#14 id=14 data-nosnippet>14</a>//!     type ReadGpr = u8;
<a href=#15 id=15 data-nosnippet>15</a>//!     type ReadWriteGpr = u8;
<a href=#16 id=16 data-nosnippet>16</a>//!     type WriteGpr = u8;
<a href=#17 id=17 data-nosnippet>17</a>//!     type ReadXmm = u8;
<a href=#18 id=18 data-nosnippet>18</a>//!     type ReadWriteXmm = u8;
<a href=#19 id=19 data-nosnippet>19</a>//!     type WriteXmm = u8;
<a href=#20 id=20 data-nosnippet>20</a>//! }
<a href=#21 id=21 data-nosnippet>21</a>//!
<a href=#22 id=22 data-nosnippet>22</a>//! // Then, build one of the `AND` instructions; this one operates on an
<a href=#23 id=23 data-nosnippet>23</a>//! // implicit `AL` register with an immediate. We can collect a sequence of
<a href=#24 id=24 data-nosnippet>24</a>//! // instructions by converting to the `Inst` type.
<a href=#25 id=25 data-nosnippet>25</a>//! let rax: u8 = 0;
<a href=#26 id=26 data-nosnippet>26</a>//! let and = inst::andb_i::new(Fixed(rax), Imm8::new(0b10101010));
<a href=#27 id=27 data-nosnippet>27</a>//! let seq: Vec&lt;Inst&lt;Regs&gt;&gt; = vec![and.into()];
<a href=#28 id=28 data-nosnippet>28</a>//!
<a href=#29 id=29 data-nosnippet>29</a>//! // Now we can encode this sequence into a code buffer, checking that each
<a href=#30 id=30 data-nosnippet>30</a>//! // instruction is valid in 64-bit mode.
<a href=#31 id=31 data-nosnippet>31</a>//! let mut buffer = vec![];
<a href=#32 id=32 data-nosnippet>32</a>//! for inst in seq {
<a href=#33 id=33 data-nosnippet>33</a>//!     if inst.features().contains(&amp;Feature::_64b) {
<a href=#34 id=34 data-nosnippet>34</a>//!         inst.encode(&amp;mut buffer);
<a href=#35 id=35 data-nosnippet>35</a>//!     }
<a href=#36 id=36 data-nosnippet>36</a>//! }
<a href=#37 id=37 data-nosnippet>37</a>//! assert_eq!(buffer, vec![0x24, 0b10101010]);
<a href=#38 id=38 data-nosnippet>38</a>//! ```
<a href=#39 id=39 data-nosnippet>39</a>//!
<a href=#40 id=40 data-nosnippet>40</a>//! With an [`Inst`], we can encode the instruction into a code buffer; see the
<a href=#41 id=41 data-nosnippet>41</a>//! [example](Inst).
<a href=#42 id=42 data-nosnippet>42</a>
<a href=#43 id=43 data-nosnippet>43</a></span><span class="attr">#![allow(
<a href=#44 id=44 data-nosnippet>44</a>    non_camel_case_types,
<a href=#45 id=45 data-nosnippet>45</a>    reason = <span class="string">"all of the generated struct names use snake case"
<a href=#46 id=46 data-nosnippet>46</a></span>)]
<a href=#47 id=47 data-nosnippet>47</a>
<a href=#48 id=48 data-nosnippet>48</a></span><span class="kw">mod </span>api;
<a href=#49 id=49 data-nosnippet>49</a><span class="kw">mod </span>custom;
<a href=#50 id=50 data-nosnippet>50</a><span class="kw">mod </span>fixed;
<a href=#51 id=51 data-nosnippet>51</a><span class="kw">pub mod </span>gpr;
<a href=#52 id=52 data-nosnippet>52</a><span class="kw">mod </span>imm;
<a href=#53 id=53 data-nosnippet>53</a><span class="kw">pub mod </span>inst;
<a href=#54 id=54 data-nosnippet>54</a><span class="kw">mod </span>mem;
<a href=#55 id=55 data-nosnippet>55</a><span class="kw">mod </span>rex;
<a href=#56 id=56 data-nosnippet>56</a><span class="kw">mod </span>vex;
<a href=#57 id=57 data-nosnippet>57</a><span class="kw">pub mod </span>xmm;
<a href=#58 id=58 data-nosnippet>58</a>
<a href=#59 id=59 data-nosnippet>59</a><span class="attr">#[cfg(any(test, feature = <span class="string">"fuzz"</span>))]
<a href=#60 id=60 data-nosnippet>60</a></span><span class="kw">pub mod </span>fuzz;
<a href=#61 id=61 data-nosnippet>61</a>
<a href=#62 id=62 data-nosnippet>62</a><span class="doccomment">/// An assembly instruction; contains all instructions known to the assembler.
<a href=#63 id=63 data-nosnippet>63</a>///
<a href=#64 id=64 data-nosnippet>64</a>/// This wraps all [`inst`] structures into a single enumeration for collecting
<a href=#65 id=65 data-nosnippet>65</a>/// instructions.
<a href=#66 id=66 data-nosnippet>66</a></span><span class="attr">#[doc(inline)]
<a href=#67 id=67 data-nosnippet>67</a></span><span class="comment">// This re-exports, and documents, a module that is more convenient to use at
<a href=#68 id=68 data-nosnippet>68</a>// the library top-level.
<a href=#69 id=69 data-nosnippet>69</a></span><span class="kw">pub use </span>inst::Inst;
<a href=#70 id=70 data-nosnippet>70</a>
<a href=#71 id=71 data-nosnippet>71</a><span class="doccomment">/// A CPU feature.
<a href=#72 id=72 data-nosnippet>72</a>///
<a href=#73 id=73 data-nosnippet>73</a>/// This is generated from the `dsl::Feature` enumeration defined in the `meta`
<a href=#74 id=74 data-nosnippet>74</a>/// crate (i.e., an exact replica). It describes the CPUID features required by
<a href=#75 id=75 data-nosnippet>75</a>/// an instruction; see [`Inst::features`].
<a href=#76 id=76 data-nosnippet>76</a></span><span class="attr">#[doc(inline)]
<a href=#77 id=77 data-nosnippet>77</a></span><span class="comment">// Like `Inst` above, a convenient re-export.
<a href=#78 id=78 data-nosnippet>78</a></span><span class="kw">pub use </span>inst::Feature;
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a><span class="kw">pub use </span>api::{
<a href=#81 id=81 data-nosnippet>81</a>    AsReg, CodeSink, Constant, KnownOffset, Label, RegisterVisitor, Registers, TrapCode,
<a href=#82 id=82 data-nosnippet>82</a>};
<a href=#83 id=83 data-nosnippet>83</a><span class="kw">pub use </span>fixed::Fixed;
<a href=#84 id=84 data-nosnippet>84</a><span class="kw">pub use </span>gpr::{Gpr, NonRspGpr, Size};
<a href=#85 id=85 data-nosnippet>85</a><span class="kw">pub use </span>imm::{Extension, Imm8, Imm16, Imm32, Imm64, Simm8, Simm16, Simm32};
<a href=#86 id=86 data-nosnippet>86</a><span class="kw">pub use </span>mem::{
<a href=#87 id=87 data-nosnippet>87</a>    Amode, AmodeOffset, AmodeOffsetPlusKnownOffset, DeferredTarget, GprMem, Scale, XmmMem,
<a href=#88 id=88 data-nosnippet>88</a>};
<a href=#89 id=89 data-nosnippet>89</a><span class="kw">pub use </span>rex::RexPrefix;
<a href=#90 id=90 data-nosnippet>90</a><span class="kw">pub use </span>xmm::Xmm;
</code></pre></div></section></main></body></html>