<profile>

<section name = "Vitis HLS Report for 'eucHW'" level="0">
<item name = "Date">Tue Mar 22 23:53:30 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">EucHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010i-clg400-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.155 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 15, 15, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sqrt_fixed_32_32_s_fu_364">sqrt_fixed_32_32_s, 7, 7, 70.000 ns, 70.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 410, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 1133, 2425, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 65, -</column>
<column name="Register">-, -, 164, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 3, 16, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 560, 680, 0</column>
<column name="mul_9s_9s_18_1_1_U2">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U3">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U4">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U5">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U6">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U7">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U8">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U9">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="grp_sqrt_fixed_32_32_s_fu_364">sqrt_fixed_32_32_s, 0, 0, 573, 1337, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9s_9s_18s_18_4_1_U10">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U11">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U12">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U13">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U14">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U15">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U16">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U17">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_12_fu_757_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln16_13_fu_767_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln16_2_fu_703_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln16_5_fu_719_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln16_6_fu_729_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln16_9_fu_741_p2">+, 0, 0, 26, 19, 19</column>
<column name="res_2_fu_779_p2">+, 0, 0, 28, 21, 21</column>
<column name="sub_ln16_10_fu_537_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_11_fu_551_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_12_fu_569_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_13_fu_583_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_14_fu_597_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_15_fu_615_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_1_fu_391_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_2_fu_405_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_3_fu_423_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_4_fu_437_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_5_fu_455_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_6_fu_469_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_7_fu_487_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_8_fu_505_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_9_fu_519_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln16_fu_377_p2">-, 0, 0, 14, 9, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln16_13_reg_998">20, 0, 20, 0</column>
<column name="add_ln16_6_reg_993">20, 0, 20, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="p_Val2_s_reg_1009">16, 0, 16, 0</column>
<column name="res_2_reg_1003">21, 0, 21, 0</column>
<column name="sub_ln16_10_reg_920">9, 0, 9, 0</column>
<column name="sub_ln16_12_reg_931">9, 0, 9, 0</column>
<column name="sub_ln16_13_reg_936">9, 0, 9, 0</column>
<column name="sub_ln16_1_reg_870">9, 0, 9, 0</column>
<column name="sub_ln16_3_reg_881">9, 0, 9, 0</column>
<column name="sub_ln16_5_reg_892">9, 0, 9, 0</column>
<column name="sub_ln16_8_reg_909">9, 0, 9, 0</column>
<column name="sub_ln16_reg_865">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 9, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 9, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, eucHW, return value</column>
</table>
</item>
</section>
</profile>
