// Seed: 4146134301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_10;
  wire  id_11;
  wire  id_12;
  logic id_13;
  assign id_13 = id_3;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1[-1'b0] = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_10,
      id_9,
      id_5,
      id_6,
      id_7,
      id_10,
      id_10
  );
  logic id_11;
  logic id_12, id_13;
endmodule
