#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Apps\1_LearningApps\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: WIN-N8QUUCFJHSN
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Nov  9 18:00:07 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {clk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {clk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {key_1} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/device_map/LA_test.pcf(line number: 4)] | Port key_1 has been placed at location K18, whose type is share pin.
Executing : def_port {key_1} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {key_2} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {key_2} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {key_3} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {key_3} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {key_4} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {key_4} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {key_5} LOC=J16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {key_5} LOC=J16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {rst} LOC=H17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {rst} LOC=H17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_ctrl_test/u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_logic_analyzer/u_pll/u_pll_e3/goppll to PLL_158_75.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
