Abnous, A., Seno, K., Ichikawa, Y., Wan, M., and Rabaey, J. M. 1998. Evaluation of a low-power reconfigurable DSP architecture. In Proceedings of the 5th Reconfigurable Architectures Workshop (IPPS/SPDP '98 Orlando, Fl.). 55--60.
Acquah, J. and Rice, M. D. 1987. Constant geometry algorithms for computing Fourier Transforms on transputer arrays. Tech. rep. Melpar---E-Systems Division, Fairfax, VA.
Selim G. Akl, Parallel computation: models and methods, Prentice-Hall, Inc., Upper Saddle River, NJ, 1997
Altera® Corporation. 2004. Quartus II User Guide. Available online at http://www.altera.com.
Margarita Amor , María J. Martín , Dora Blanco Heras , Oscar G. Plata , Francisco F. Rivera , Francisco Argüello, Vectorization of the Radix r Self-Sorting FFT, Proceedings of the Third Joint International Conference on Vector and Parallel Processing: Parallel Processing, p.208-217, September 06-08, 1994
Francisco Argüello , Margarita Amor , Emilio L. Zapata, FFTs on mesh connected computers, Parallel Computing, v.22 n.1, p.19-38, Jan. 1996[doi>10.1016/0167-8191(95)00062-3]
Arvind , Xiaowei Shen, Using Term Rewriting Systems to Design and Verify Processors, IEEE Micro, v.19 n.3, p.36-46, May 1999[doi>10.1109/40.768501]
Ayala-Rincón, M., Neto, R. M., Jacobi, R. P., Llanos, C. H., and Hartenstein, R. W. 2002. Applying ELAN strategies in simulating processors over simple architectures. In Proceedings 2nd Conference on Reduction Strategies in Rewriting and Programming. Electron. Notes Theoret. Comput. Sci. 70, 6, 1--16.
Mauricio Ayala-Rincón , Rodrigo B. Nogueira , Carlos H. Llanos , Ricardo P. Jacobi , Reiner W. Hartenstein, Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic, Proceedings of the 16th symposium on Integrated circuits and systems design, p.205, September 08-11, 2003
Mauricio Ayala-Rincón , Ricardo P. Jacobi , Luis G. A. Carvalho , Carlos H. Llanos , Reiner W. Hartenstein, Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic, Proceedings of the 17th symposium on Integrated circuits and system design, September 07-11, 2004, Pernambuco, Brazil[doi>10.1145/1016568.1016634]
Franz Baader , Tobias Nipkow, Term rewriting and all that, Cambridge University Press, New York, NY, 1998
Sara Baase , Allen Van Gelder, Computer Algorithms: Introduction to Design and Analysis, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1999
Jürgen Becker , Reiner Hartenstein, Configware and morphware going mainstream, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.4-6, p.127-142, September 2003[doi>10.1016/S1383-7621(03)00073-0]
Becker, J., Hartenstein, R. W., Herz, M., and Nageldinger, U. 1998. Parallelization in co-compilation for configurable accelerators. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC, Yokohama, Japan). 23--33.
Per Bjesse , Koen Claessen , Mary Sheeran , Satnam Singh, Lava: hardware design in Haskell, Proceedings of the third ACM SIGPLAN international conference on Functional programming, p.174-184, September 26-29, 1998, Baltimore, Maryland, USA[doi>10.1145/289423.289440]
Peter Borovanský , Claude Kirchner , Hélène Kirchner , Pierre-Etienne Moreau, ELAN from a rewriting logic point of view, Theoretical Computer Science, v.285 n.2, p.155-185, 28 August 2002[doi>10.1016/S0304-3975(01)00358-9]
P. Caspi , A. Sangiovanni-Vincentelli , L. Almeida , A. Benveniste , B. Bouyssounouse , G. Buttazzo , I. Crnkovic , W. Damm , J. Engblom , G. Folher , M. Garcia-Valls , H. Kopetz , Y. Lakhnech , F. Laroussinie , L. Lavagno , G. Lipari , F. Maraninchi , Ph. Peti , J. de la Puente , N. Scaife , J. Sifakis , R. de Simone , M. Torngren , P. Veríssimo , A. J. Wellings , R. Wilhelm , T. Willemse , W. Yi, Guidelines for a graduate curriculum on embedded software and systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.3, p.587-611, August 2005[doi>10.1145/1086519.1086526]
Catthoor, F., Wuytack, S. W., Degreef, E., Balasa, F., Nachtergaele, L., and Vandecappelle, A. 1998. Custom Management Methodology Kluwer, Boston, MA, (now part of Springer).
Cirstea, H. and Kirchner, C. 2000. Combining higher-order and first-order computation using rho-calculus: Towards a semantics of ELAN. In Frontiers of Combining Systems 2. Studies on Logic and Computation, vol. 7, D. M. Gabbay and M. De Rijke, Eds. Research Studies Press/Wiley, Letchworth, Herts. U.K./New York, NY, 95--121.
M. Clavel , F. Durán , S. Eker , P. Lincoln , N. Martí-Oliet , J. Meseguer , J. F. Quesada, Maude: specification and programming in rewriting logic, Theoretical Computer Science, v.285 n.2, p.187-243, 28 August 2002[doi>10.1016/S0304-3975(01)00359-0]
Cooley, J. W. and Tukey, J. W. 1965. An algorithm for the machine calculation of complex Fourier series. Math. Comput. 19, 4, 297--391.
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
Razvan Diaconescu , Kokichi Futatsugi, Logical foundations of cafeOBJ, Theoretical Computer Science, v.285 n.2, p.289-318, 28 August 2002[doi>10.1016/S0304-3975(01)00361-9]
Edwards, C. 2006. Intel inside. Business Week (European Edition), Jan. (cover story).
Hartenstein, R., Hirschbiel, A. G., Riedmueller, M., Schmidt, K., and Weber, M. 1991. A high performance machine paradigm based on auto-sequencing data memory. In Proceedings of the 24th Hawaii International Conference on System Sciences (HICSS' 24, Koloa, Hawaii) (2nd Best Paper Award).
Hartenstein, R., Kress, R., and Reinig, H. 1995. A scalable, parallel and reconfigurable datapath architecture. InProceedings of the 6th Int. Symposium on IC Technology, Systems and Applications (ISIC'95, Singapore).
Reiner Hartenstein, Coarse grain reconfigurable architecture (embedded tutorial), Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.564-570, January 2001, Yokohama, Japan[doi>10.1145/370155.370535]
Hartenstein, R. 2002. Trends in reconfigurable logic and reconfigurable computing. In Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS'02, Sept. 15--18, Dubrovnik, Croatia) (invited paper).
Reiner Hartenstein, The digital divide of computing, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977144]
Hartenstein, R. 2005. Overdue CS, CE, and ECE curriculum innovations. In Proceedings of the 1st International Workshop on Reconfigurable Computing Education (Karlsruhe, Germany, Mar. 1) (chairman's opening remarks (draft)). Available online at http://hartenstein.de/CurriculumInnovations.pdf.
Hartenstein, R. 2006a. Reconfigurable supercomputing: Hurdles and chances. In Proceedings of the 2006 International Supercomputer Conference (ICS'06 June 28--30, Dresden, Germany) (invited article).
Hartenstein, R. 2006b. (keytone panel contribution): The transdisciplinary responsibility of CS curricula. In Proceedings of the 8th World Conference on Integrated Design & Process Technology (June 25--29, San Diego, CA) (keynote panel contribution).
Herz, M., Miranda, S., Brockmeyer, M., Catthoor, F., and Hartenstein, R. 2002. Memory organization for stream-based reconfigurable computing. In Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS'02, Sept. 15--18, Dubrovnik, Croatia) (invited article).
James C. Hoe , Arvind, Hardware Synthesis from Term Rewriting Systems, Proceedings of the IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration: Systems on a Chip, p.595-619, December 01-04, 1999
Kapur, D. 2000. Theorem proving support for hardware verification. In Proceedings of the 3rd International Workshop on First-Order Theorem Proving, (St. Andrews, Scotland) (Invited talk).
Deepak Kapur , Mahadevan Subramaniam, Mechanizing Verification of Arithmetic Circuits: SRT Division, Proceedings of the 17th Conference on Foundations of Software Technology and Theoretical Computer Science, p.103-122, December 18-20, 1997
Kapur, D. and Subramaniam, M. 2000. Using an induction prover for verifying arithmetic circuits. J. Softw. Tools Tech. Trans. 3, 1, 32--65.
Hélène Kirchner , Pierre-Etienne Moreau, Promoting rewriting to a programming language: a compiler for non-deterministic rewrite programs in associative-commutative theories, Journal of Functional Programming, v.11 n.2, p.207-251, March 2001
Knuth, D. E. and Bendix, P. B. 1970. Computational problems in abstract algebra. In Simple Word Problems in Universal Algebras, J. Leech, Ed. Pergamon Press, Oxford, U.K. 263--297.
Reiner W. Hartenstein , Rainer Kress, A datapath synthesis system for the reconfigurable datapath architecture, Proceedings of the 1995 Asia and South Pacific Design Automation Conference, p.77-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan[doi>10.1145/224818.224959]
Kung, H. T. and Leiserson, C. E. 1979. Systolic arrays for VLSI. In Sparse Matrix Proceedings 1978. Society for Industrial and Applied Mathematics, Philadalphis, PA, 256--282.
S. Y. Kung, VLSI array processors, Prentice-Hall, Inc., Upper Saddle River, NJ, 1987
Martí-Oliet, N. and Meseguer, J. eds. 2002a. Special issue on rewriting logic and its applications. Theoret. Comput. Sci. 285, 2, 119--564.
Narciso Martí-Oliet , José Meseguer, Rewriting logic: roadmap and bibliography, Theoretical Computer Science, v.285 n.2, p.121-154, 28 August 2002[doi>10.1016/S0304-3975(01)00357-7]
José Meseguer, Rewriting Logic and Maude: Concepts and Applications, Proceedings of the 11th International Conference on Rewriting Techniques and Applications, p.1-26, July 10-12, 2000
Jose Meseguer, Executable Computational Logics: Combining Formal Methods and Programming Language Based System Design, Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, p.3, June 24-26, 2003
Morra, C., Becker, J., Ayala-Rincon, M., and Hartenstein, R. 2005. FELIX: Using rewriting-logic for generating functionally equivalent implementations. In Proceedings of the 15th International Conference on Field-Programmable Logic and Applications (FPL'05). IEEE Compter Society Press, Los Alamitos, CA, 25--30.
Nageldinger, U. 2001. Coarse-grained reconfigurable architecture design space exploration. Ph.D. dissertation, Technische Universität, Kaiserslautern, Kaiserslautern, Germany.
Reiner Hartenstein , Michael Herz , Thomas Hoffmann , Ulrich Nageldinger, KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.163-168, January 2000, Yokohama, Japan[doi>10.1145/368434.368597]
NN. 2004. Computing curricula 2004; Joint Task Force for Computing Curricula 2004, 22 November 2004. Available online at http://www.acm.org/education/Overview_Draft_11-22-04.pdf.
Sam Owre , John M. Rushby , Natarajan Shankar , Mandayam K. Srivas, A Tutorial on Using PVS for Hardware Verification, Proceedings of the Second International Conference on Theorem Provers in Circuit Design - Theory, Practice and Experience, p.258-279, September 26-28, 1994
Linda Dailey Paulson, News Briefs, Computer, v.38 n.8, p.26-28, August 2005[doi>10.1109/MC.2005.268]
PACTCORP. 2005. http://pactcorp.com.
Shen, X. and Arvind. 1998a. Design and verification of speculative processors. Tech. rep. 400A. Laboratory for Computer Science, MIT, Cambridge, MA. Also in Proceedings of the Workshop on Formal Techniques for Hardware and Hardware-Like Systems. (June, Marstrand, Sweden).
Shen, X. and Arvind. 1998b. Modeling and verification of ISA implementations. Tech. rep. Laboratory for Computer Science, MIT, Cambridge, MA. Also in Proceedings of the Australasian Computer Architecture Conference (February, Perth, Australia).
Xiaowei Shen , Arvind , Larry Rudolph, CACHET: an adaptive cache coherence protocol for distributed shared-memory systems, Proceedings of the 13th international conference on Supercomputing, p.135-144, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305187]
Shirazi, N., Luk, W., and Cheung, P. Y. K. 2000. Framework and tools for run-time reconfigurable designs. In IEE Proceed. Comput. Digital Tech. 147, 3, 147--152.
Christoph Steiger , Herbert Walder , Marco Platzner, Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks, IEEE Transactions on Computers, v.53 n.11, p.1393-1407, November 2004[doi>10.1109/TC.2004.99]
Swartztrauber, P. N. 1987. Multiprocessor FFTs. Parall. Comput. 5, 197--210.
Vergara, M., Strum, M., Eberle, W., and Gyselinckx, B. 1998. A 195KFFT/s (256-points) high performance FFT/IFFT processor for OFDM applications. In Proceedings of the International Telecommunications Symposium (ITS'98). vol. 1. SBT/IEEE Computer Society Press, Los Alamitos, CA, 273--278.
