{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712151292649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712151292664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 10:34:47 2024 " "Processing started: Wed Apr 03 10:34:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712151292664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712151292664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712151292664 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712151296852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/paralel_out.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/paralel_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_OUT " "Found entity 1: Parallel_OUT" {  } { { "aux_files/paralel_out.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151296992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151296992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/paralel_in.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/paralel_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_IN " "Found entity 1: Parallel_IN" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/adder_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/adder_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_8 " "Found entity 1: ADDER_8" {  } { { "aux_files/Adder_Imm.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Adder_Imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1 " "Found entity 1: MUX_4X1" {  } { { "aux_files/MUX4x1.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/MUX4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/and_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/and_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND2X1 " "Found entity 1: AND2X1" {  } { { "aux_files/AND_2X1.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/AND_2X1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "aux_files/data_memory.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/ula_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/ula_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_TB " "Found entity 1: ULA_TB" {  } { { "aux_files/ULA_TB.sv" "" { Text "F:/lasd_usb/sprint_8/aux_files/ULA_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_8 " "Found entity 1: PROGRAM_COUNTER_8" {  } { { "aux_files/Program_Counter.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "aux_files/Instruction_Memory.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Instruction_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_4 " "Found entity 1: ADDER_4" {  } { { "aux_files/Adder.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/mod_teste_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/mod_teste_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste_ex " "Found entity 1: Mod_Teste_ex" {  } { { "aux_files/Mod_Teste_ex.bdf" "" { Schematic "F:/lasd_usb/sprint_8/aux_files/Mod_Teste_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "aux_files/ULA.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/ULA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151297696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151297696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/register.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8BITS " "Found entity 1: register_8BITS" {  } { { "aux_files/register.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_number " "Found entity 1: cont_number" {  } { { "aux_files/contador.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_freq " "Found entity 1: DIV_freq" {  } { { "aux_files/div_freq.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/div_freq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_4x7 " "Found entity 1: DECOD_4x7" {  } { { "aux_files/DECODIFICADOR.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/DECODIFICADOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/mux_2x1_file.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/mux_2x1_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1 " "Found entity 1: MUX_2X1" {  } { { "aux_files/MUX_2X1_file.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/MUX_2X1_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "aux_files/LCD_TEST2.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_files/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_files/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "aux_files/LCD_Controller.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712151300492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712151300492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712151300680 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..1\] Mod_Teste.v(10) " "Output port \"LEDG\[5..1\]\" at Mod_Teste.v(10) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712151300695 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Mod_Teste.v(11) " "Output port \"LEDR\[17..10\]\" at Mod_Teste.v(11) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712151300695 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712151300695 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "aux_files/Mod_Teste.v" "MyLCD" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151300695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151300711 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151300711 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "aux_files/LCD_TEST2.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151300711 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "aux_files/LCD_TEST2.v" "u0" { Text "F:/lasd_usb/sprint_8/aux_files/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151300711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "aux_files/LCD_Controller.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151300727 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_4x7 DECOD_4x7:myDecod00 " "Elaborating entity \"DECOD_4x7\" for hierarchy \"DECOD_4x7:myDecod00\"" {  } { { "aux_files/Mod_Teste.v" "myDecod00" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151300727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8BITS register_8BITS:myReg " "Elaborating entity \"register_8BITS\" for hierarchy \"register_8BITS:myReg\"" {  } { { "aux_files/Mod_Teste.v" "myReg" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151300852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1 MUX_2X1:MuxULASrc " "Elaborating entity \"MUX_2X1\" for hierarchy \"MUX_2X1:MuxULASrc\"" {  } { { "aux_files/Mod_Teste.v" "MuxULASrc" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151300867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4X1 MUX_4X1:MuxImmSrc " "Elaborating entity \"MUX_4X1\" for hierarchy \"MUX_4X1:MuxImmSrc\"" {  } { { "aux_files/Mod_Teste.v" "MuxImmSrc" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151300883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 MUX4x1.v(15) " "Verilog HDL assignment warning at MUX4x1.v(15): truncated value with size 12 to match size of target (8)" {  } { { "aux_files/MUX4x1.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/MUX4x1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151300914 "|Mod_Teste|MUX_4X1:MuxImmSrc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 MUX4x1.v(18) " "Verilog HDL assignment warning at MUX4x1.v(18): truncated value with size 12 to match size of target (8)" {  } { { "aux_files/MUX4x1.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/MUX4x1.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151300914 "|Mod_Teste|MUX_4X1:MuxImmSrc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 MUX4x1.v(21) " "Verilog HDL assignment warning at MUX4x1.v(21): truncated value with size 12 to match size of target (8)" {  } { { "aux_files/MUX4x1.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/MUX4x1.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151300914 "|Mod_Teste|MUX_4X1:MuxImmSrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:myULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:myULA\"" {  } { { "aux_files/Mod_Teste.v" "myULA" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151300914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(16) " "Verilog HDL assignment warning at ULA.v(16): truncated value with size 32 to match size of target (8)" {  } { { "aux_files/ULA.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/ULA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151301070 "|Mod_Teste|ULA:myULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:my_unit_control " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:my_unit_control\"" {  } { { "aux_files/Mod_Teste.v" "my_unit_control" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301070 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULASrc Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ULASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAControl Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ULAControl\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Control_Unit.v(20) " "Verilog HDL Always Construct warning at Control_Unit.v(20): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Control_Unit.v(20) " "Inferred latch for \"Branch\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc Control_Unit.v(20) " "Inferred latch for \"ResultSrc\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Control_Unit.v(20) " "Inferred latch for \"MemWrite\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Control_Unit.v(20) " "Inferred latch for \"ImmSrc\[0\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Control_Unit.v(20) " "Inferred latch for \"ImmSrc\[1\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[0\] Control_Unit.v(20) " "Inferred latch for \"ULAControl\[0\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[1\] Control_Unit.v(20) " "Inferred latch for \"ULAControl\[1\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[2\] Control_Unit.v(20) " "Inferred latch for \"ULAControl\[2\]\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc Control_Unit.v(20) " "Inferred latch for \"ULASrc\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301086 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Control_Unit.v(20) " "Inferred latch for \"RegWrite\" at Control_Unit.v(20)" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301102 "|Mod_Teste|CONTROL_UNIT:my_unit_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY INSTRUCTION_MEMORY:my_instruction_memory " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"INSTRUCTION_MEMORY:my_instruction_memory\"" {  } { { "aux_files/Mod_Teste.v" "my_instruction_memory" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_4 ADDER_4:my_adder " "Elaborating entity \"ADDER_4\" for hierarchy \"ADDER_4:my_adder\"" {  } { { "aux_files/Mod_Teste.v" "my_adder" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_8 ADDER_8:myadder8 " "Elaborating entity \"ADDER_8\" for hierarchy \"ADDER_8:myadder8\"" {  } { { "aux_files/Mod_Teste.v" "myadder8" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER_8 PROGRAM_COUNTER_8:my_program_counter " "Elaborating entity \"PROGRAM_COUNTER_8\" for hierarchy \"PROGRAM_COUNTER_8:my_program_counter\"" {  } { { "aux_files/Mod_Teste.v" "my_program_counter" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY DATA_MEMORY:my_data_memory " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"DATA_MEMORY:my_data_memory\"" {  } { { "aux_files/Mod_Teste.v" "my_data_memory" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301305 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j data_memory.v(22) " "Verilog HDL Always Construct warning at data_memory.v(22): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/data_memory.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/data_memory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301336 "|Mod_Teste|DATA_MEMORY:my_data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_freq DIV_freq:myDiv_freq " "Elaborating entity \"DIV_freq\" for hierarchy \"DIV_freq:myDiv_freq\"" {  } { { "aux_files/Mod_Teste.v" "myDiv_freq" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 div_freq.v(15) " "Verilog HDL assignment warning at div_freq.v(15): truncated value with size 32 to match size of target (27)" {  } { { "aux_files/div_freq.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/div_freq.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712151301336 "|Mod_Teste|DIV_freq:myDiv_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2X1 AND2X1:myAND " "Elaborating entity \"AND2X1\" for hierarchy \"AND2X1:myAND\"" {  } { { "aux_files/Mod_Teste.v" "myAND" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_OUT Parallel_OUT:my_parall_out " "Elaborating entity \"Parallel_OUT\" for hierarchy \"Parallel_OUT:my_parall_out\"" {  } { { "aux_files/Mod_Teste.v" "my_parall_out" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_IN Parallel_IN:my_parall_in " "Elaborating entity \"Parallel_IN\" for hierarchy \"Parallel_IN:my_parall_in\"" {  } { { "aux_files/Mod_Teste.v" "my_parall_in" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151301383 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegData paralel_in.v(12) " "Verilog HDL Always Construct warning at paralel_in.v(12): inferring latch(es) for variable \"RegData\", which holds its previous value in one or more paths through the always construct" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[0\] paralel_in.v(15) " "Inferred latch for \"RegData\[0\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[1\] paralel_in.v(15) " "Inferred latch for \"RegData\[1\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[2\] paralel_in.v(15) " "Inferred latch for \"RegData\[2\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[3\] paralel_in.v(15) " "Inferred latch for \"RegData\[3\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[4\] paralel_in.v(15) " "Inferred latch for \"RegData\[4\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[5\] paralel_in.v(15) " "Inferred latch for \"RegData\[5\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[6\] paralel_in.v(15) " "Inferred latch for \"RegData\[6\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegData\[7\] paralel_in.v(15) " "Inferred latch for \"RegData\[7\]\" at paralel_in.v(15)" {  } { { "aux_files/paralel_in.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/paralel_in.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712151301414 "|Mod_Teste|Parallel_IN:my_parall_in"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1712151340591 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1712151340760 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1712151340760 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROL_UNIT:my_unit_control\|ImmSrc\[1\] MUX_4X1:MuxImmSrc\|Mux2 " "Converted the fan-out from the tri-state buffer \"CONTROL_UNIT:my_unit_control\|ImmSrc\[1\]\" to the node \"MUX_4X1:MuxImmSrc\|Mux2\" into an OR gate" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712151340792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROL_UNIT:my_unit_control\|ImmSrc\[0\] MUX_4X1:MuxImmSrc\|Mux2 " "Converted the fan-out from the tri-state buffer \"CONTROL_UNIT:my_unit_control\|ImmSrc\[0\]\" to the node \"MUX_4X1:MuxImmSrc\|Mux2\" into an OR gate" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712151340792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTROL_UNIT:my_unit_control\|ResultSrc MUX_2X1:MuxResSrc\|out_mux\[0\] " "Converted the fan-out from the tri-state buffer \"CONTROL_UNIT:my_unit_control\|ResultSrc\" to the node \"MUX_2X1:MuxResSrc\|out_mux\[0\]\" into an OR gate" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712151340792 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712151340792 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL_UNIT:my_unit_control\|ImmSrc\[1\]\$latch CONTROL_UNIT:my_unit_control\|ULAControl\[0\] " "Duplicate LATCH primitive \"CONTROL_UNIT:my_unit_control\|ImmSrc\[1\]\$latch\" merged with LATCH primitive \"CONTROL_UNIT:my_unit_control\|ULAControl\[0\]\"" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151340823 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL_UNIT:my_unit_control\|Branch CONTROL_UNIT:my_unit_control\|ULAControl\[0\] " "Duplicate LATCH primitive \"CONTROL_UNIT:my_unit_control\|Branch\" merged with LATCH primitive \"CONTROL_UNIT:my_unit_control\|ULAControl\[0\]\"" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151340823 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL_UNIT:my_unit_control\|ResultSrc_150 CONTROL_UNIT:my_unit_control\|RegWrite " "Duplicate LATCH primitive \"CONTROL_UNIT:my_unit_control\|ResultSrc_150\" merged with LATCH primitive \"CONTROL_UNIT:my_unit_control\|RegWrite\"" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151340823 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL_UNIT:my_unit_control\|ImmSrc\[0\]\$latch CONTROL_UNIT:my_unit_control\|MemWrite " "Duplicate LATCH primitive \"CONTROL_UNIT:my_unit_control\|ImmSrc\[0\]\$latch\" merged with LATCH primitive \"CONTROL_UNIT:my_unit_control\|MemWrite\"" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151340823 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL_UNIT:my_unit_control\|ImmSrc\[0\]_172 CONTROL_UNIT:my_unit_control\|ImmSrc\[1\]_187 " "Duplicate LATCH primitive \"CONTROL_UNIT:my_unit_control\|ImmSrc\[0\]_172\" merged with LATCH primitive \"CONTROL_UNIT:my_unit_control\|ImmSrc\[1\]_187\"" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712151340823 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1712151340823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:my_unit_control\|ULAControl\[0\] " "Latch CONTROL_UNIT:my_unit_control\|ULAControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:my_unit_control\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:my_unit_control\|WideNor3" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712151340823 ""}  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712151340823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:my_unit_control\|ULASrc " "Latch CONTROL_UNIT:my_unit_control\|ULASrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:my_unit_control\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:my_unit_control\|WideNor0" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712151340823 ""}  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712151340823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:my_unit_control\|ULAControl\[1\] " "Latch CONTROL_UNIT:my_unit_control\|ULAControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROGRAM_COUNTER_8:my_program_counter\|PC\[0\] " "Ports D and ENA on the latch are fed by the same signal PROGRAM_COUNTER_8:my_program_counter\|PC\[0\]" {  } { { "aux_files/Program_Counter.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Program_Counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712151340823 ""}  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712151340823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:my_unit_control\|RegWrite " "Latch CONTROL_UNIT:my_unit_control\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:my_unit_control\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:my_unit_control\|WideNor2" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712151340823 ""}  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712151340823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:my_unit_control\|MemWrite " "Latch CONTROL_UNIT:my_unit_control\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:my_unit_control\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:my_unit_control\|WideNor2" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712151340823 ""}  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712151340823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:my_unit_control\|ImmSrc\[1\]_187 " "Latch CONTROL_UNIT:my_unit_control\|ImmSrc\[1\]_187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROGRAM_COUNTER_8:my_program_counter\|PC\[0\] " "Ports D and ENA on the latch are fed by the same signal PROGRAM_COUNTER_8:my_program_counter\|PC\[0\]" {  } { { "aux_files/Program_Counter.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Program_Counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712151340839 ""}  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712151340839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:my_unit_control\|ResultSrc\$latch " "Latch CONTROL_UNIT:my_unit_control\|ResultSrc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:my_unit_control\|WideNor1 " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:my_unit_control\|WideNor1" {  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1712151340839 ""}  } { { "aux_files/Control_Unit.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Control_Unit.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1712151340839 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151342482 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1712151342482 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712151342482 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712151342482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1712151345975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712151368806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151368806 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "aux_files/Mod_Teste.v" "" { Text "F:/lasd_usb/sprint_8/aux_files/Mod_Teste.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712151379302 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1712151379302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4496 " "Implemented 4496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712151379313 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712151379313 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1712151379313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4302 " "Implemented 4302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712151379313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712151379313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712151386798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 10:36:26 2024 " "Processing ended: Wed Apr 03 10:36:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712151386798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712151386798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712151386798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712151386798 ""}
