{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1373742244999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1373742244999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 12:04:04 2013 " "Processing started: Sat Jul 13 12:04:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1373742244999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1373742244999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1373742245000 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1373742245417 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModExp EP2C50F484C6 " "Selected device EP2C50F484C6 for design \"ModExp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1373742245760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373742245794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1373742245794 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1373742246321 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1373742246335 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373742247325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373742247325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1373742247325 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1373742247325 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69355 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373742247428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69356 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373742247428 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69357 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1373742247428 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1373742247428 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1373742247786 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1373742252013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1373742252013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1373742252013 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1373742252013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ModExp.sdc " "Synopsys Design Constraints File file not found: 'ModExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1373742252135 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1373742252289 "|ModExp|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1373742252825 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1373742252825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1373742252825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1373742252825 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1373742252825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256657 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 7 0 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 235 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256658 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68838 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_bar\[42\]\[0\]~2 " "Destination node c_bar\[42\]\[0\]~2" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_bar[42][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37506 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_in\[63\]\[0\]~4 " "Destination node r_in\[63\]\[0\]~4" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_in[63][0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 46099 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "z0\[63\]~12 " "Destination node z0\[63\]~12" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z0[63]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 47202 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[0\]~3 " "Destination node x0\[0\]~3" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x0[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 50959 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[0\]~4 " "Destination node x0\[0\]~4" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x0[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 50960 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[0\]~12 " "Destination node x0\[0\]~12" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x0[0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 51776 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y0\[63\]~27 " "Destination node y0\[63\]~27" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y0[63]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 51778 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y0\[0\]~50 " "Destination node y0\[0\]~50" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y0[0]~50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 52141 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m\[63\]~1 " "Destination node m\[63\]~1" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m[63]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 60954 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0\[63\]~13 " "Destination node nprime0\[63\]~13" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 105 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0[63]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 60955 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1373742256658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256658 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 8 0 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 236 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69346 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256659 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69008 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69203 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69204 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69347 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256659 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68863 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69245 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 31419 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37157 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256660 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37158 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256660 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256660 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68920 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~8 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~8" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69264 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 31421 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37172 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37173 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256661 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68913 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~22 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~22" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69278 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 31425 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37201 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37202 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256661 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68899 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69255 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37159 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37167 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[26\]~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[26\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37170 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 45700 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256662 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256662 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68917 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69268 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37174 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37182 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[16\]~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[16\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37185 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 45747 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256663 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68910 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~19 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~19" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69275 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[1\] " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[1\]" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 553 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_6eh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 483 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[0\] " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[0\]" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 553 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_6eh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 484 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_6eh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37196 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\]~1 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_6eh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37199 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg~0 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 157 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_6eh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 45792 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256663 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68903 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~26 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~26" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 69282 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37203 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37209 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[23\]~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[23\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37212 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 45836 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1373742256664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1373742256664 ""}  } { { "sld_jtag_hub.vhd" "" { Text "k:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 68896 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256665 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37202 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256665 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37158 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256665 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37173 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_6eh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1373742256665 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_6eh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 37188 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1373742256665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1373742260973 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1373742261052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1373742261059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1373742261141 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1373742261252 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1373742261329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1373742262392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "248 Embedded multiplier block " "Packed 248 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1373742265791 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "202 " "Created 202 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1373742265791 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1373742265791 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373742266779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1373742272156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:34 " "Fitter placement preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373742306197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1373742307318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1373742467347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:40 " "Fitter placement operations ending: elapsed time is 00:02:40" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373742467347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1373742472925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "50 " "Router estimated average interconnect usage is 50% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "94 X46_Y11 X56_Y21 " "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21" {  } { { "loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 1 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21"} 46 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1373742502042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1373742502042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "7739 " "Routing phase ended with 7739 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "" 0 -1 1373742643926 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "94 X46_Y11 X56_Y21 " "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21" {  } { { "loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 1 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21"} 46 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1373742643926 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The estimated likelihood of this design fitting successfully on the next attempt is moderate" {  } {  } 0 170133 "The estimated likelihood of this design fitting successfully on the next attempt is %1!s!" 0 0 "" 0 -1 1373742643926 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "" 0 -1 1373742643926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:50 " "Fitter routing operations ending: elapsed time is 00:02:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373742644523 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "k:/altera/12.1sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "K:/altera/12.1sp1/ModExp 2.0 - copied/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "" 0 -1 1373742644555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1373742644556 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1373742644556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "" 0 -1 1373742646362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1373742646362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:34 " "Fitter placement preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373742680243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1373742681320 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1373743244190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:09:23 " "Fitter placement operations ending: elapsed time is 00:09:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373743244190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1373743249684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "47 " "Router estimated average interconnect usage is 47% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "84 X46_Y11 X56_Y21 " "Router estimated peak interconnect usage is 84% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21" {  } { { "loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 1 { 0 "Router estimated peak interconnect usage is 84% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 84% of the available device resources in the region that extends from location X46_Y11 to location X56_Y21"} 46 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1373743299352 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1373743299352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "3748 " "Routing phase ended with 3748 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "" 0 -1 1373743837882 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "92 X46_Y22 X56_Y32 " "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X46_Y22 to location X56_Y32" {  } { { "loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 1 { 0 "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X46_Y22 to location X56_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X46_Y22 to location X56_Y32"} 46 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1373743837882 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The estimated likelihood of this design fitting successfully on the next attempt is moderate" {  } {  } 0 170133 "The estimated likelihood of this design fitting successfully on the next attempt is %1!s!" 0 0 "" 0 -1 1373743837882 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "" 0 -1 1373743837882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:47 " "Fitter routing operations ending: elapsed time is 00:09:47" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373743838522 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "k:/altera/12.1sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "K:/altera/12.1sp1/ModExp 2.0 - copied/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "" 0 -1 1373743838554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1373743838554 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1373743838554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1373743840269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373743873760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1373743874838 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1373745806548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:32:12 " "Fitter placement operations ending: elapsed time is 00:32:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373745806548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1373745812064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "44 " "Router estimated average interconnect usage is 44% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "74 X46_Y22 X56_Y32 " "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X46_Y22 to location X56_Y32" {  } { { "loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 1 { 0 "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X46_Y22 to location X56_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X46_Y22 to location X56_Y32"} 46 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1373745860727 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1373745860727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:47 " "Fitter routing operations ending: elapsed time is 00:01:47" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373745921278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1373745921291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1373745921291 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1373745922638 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "73 " "Found 73 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[0\] 0 " "Pin \"exp_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[1\] 0 " "Pin \"exp_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[2\] 0 " "Pin \"exp_state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[3\] 0 " "Pin \"exp_state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[4\] 0 " "Pin \"exp_state\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[0\] 0 " "Pin \"res_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[1\] 0 " "Pin \"res_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[2\] 0 " "Pin \"res_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[3\] 0 " "Pin \"res_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[4\] 0 " "Pin \"res_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[5\] 0 " "Pin \"res_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[6\] 0 " "Pin \"res_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[7\] 0 " "Pin \"res_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[8\] 0 " "Pin \"res_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[9\] 0 " "Pin \"res_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[10\] 0 " "Pin \"res_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[11\] 0 " "Pin \"res_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[12\] 0 " "Pin \"res_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[13\] 0 " "Pin \"res_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[14\] 0 " "Pin \"res_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[15\] 0 " "Pin \"res_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[16\] 0 " "Pin \"res_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[17\] 0 " "Pin \"res_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[18\] 0 " "Pin \"res_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[19\] 0 " "Pin \"res_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[20\] 0 " "Pin \"res_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[21\] 0 " "Pin \"res_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[22\] 0 " "Pin \"res_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[23\] 0 " "Pin \"res_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[24\] 0 " "Pin \"res_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[25\] 0 " "Pin \"res_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[26\] 0 " "Pin \"res_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[27\] 0 " "Pin \"res_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[28\] 0 " "Pin \"res_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[29\] 0 " "Pin \"res_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[30\] 0 " "Pin \"res_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[31\] 0 " "Pin \"res_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[32\] 0 " "Pin \"res_out\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[33\] 0 " "Pin \"res_out\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[34\] 0 " "Pin \"res_out\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[35\] 0 " "Pin \"res_out\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[36\] 0 " "Pin \"res_out\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[37\] 0 " "Pin \"res_out\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[38\] 0 " "Pin \"res_out\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[39\] 0 " "Pin \"res_out\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[40\] 0 " "Pin \"res_out\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[41\] 0 " "Pin \"res_out\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[42\] 0 " "Pin \"res_out\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[43\] 0 " "Pin \"res_out\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[44\] 0 " "Pin \"res_out\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[45\] 0 " "Pin \"res_out\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[46\] 0 " "Pin \"res_out\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[47\] 0 " "Pin \"res_out\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[48\] 0 " "Pin \"res_out\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[49\] 0 " "Pin \"res_out\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[50\] 0 " "Pin \"res_out\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[51\] 0 " "Pin \"res_out\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[52\] 0 " "Pin \"res_out\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[53\] 0 " "Pin \"res_out\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[54\] 0 " "Pin \"res_out\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[55\] 0 " "Pin \"res_out\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[56\] 0 " "Pin \"res_out\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[57\] 0 " "Pin \"res_out\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[58\] 0 " "Pin \"res_out\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[59\] 0 " "Pin \"res_out\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[60\] 0 " "Pin \"res_out\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[61\] 0 " "Pin \"res_out\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[62\] 0 " "Pin \"res_out\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[63\] 0 " "Pin \"res_out\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1373745923478 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1373745923478 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1373745934035 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1373745937100 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1373745948983 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1373745951063 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1373745951780 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1373745952595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.fit.smsg " "Generated suppressed messages file K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1373745955717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1373745963387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 13:06:03 2013 " "Processing ended: Sat Jul 13 13:06:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1373745963387 ""} { "Info" "IQEXE_ELAPSED_TIME" "01:01:59 " "Elapsed time: 01:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1373745963387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:01:56 " "Total CPU time (on all processors): 01:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1373745963387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1373745963387 ""}
