/* Generated by Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os) */

module counter(clk, reset, count);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  input clk;
  wire clk;
  output [3:0] count;
  wire [3:0] count;
  input reset;
  wire reset;
  sky130_fd_sc_hd__nor2_2 _13_ (
    .A(count[0]),
    .B(reset),
    .Y(_00_)
  );
  sky130_fd_sc_hd__or4bb_2 _14_ (
    .A(count[1]),
    .B(count[3]),
    .C_N(count[2]),
    .D_N(count[0]),
    .X(_04_)
  );
  sky130_fd_sc_hd__nand2_2 _15_ (
    .A(count[0]),
    .B(count[1]),
    .Y(_05_)
  );
  sky130_fd_sc_hd__or2_2 _16_ (
    .A(count[0]),
    .B(count[1]),
    .X(_06_)
  );
  sky130_fd_sc_hd__and4b_2 _17_ (
    .A_N(reset),
    .B(_04_),
    .C(_05_),
    .D(_06_),
    .X(_07_)
  );
  sky130_fd_sc_hd__buf_1 _18_ (
    .A(_07_),
    .X(_01_)
  );
  sky130_fd_sc_hd__nand3_2 _19_ (
    .A(count[0]),
    .B(count[1]),
    .C(count[2]),
    .Y(_08_)
  );
  sky130_fd_sc_hd__a21o_2 _20_ (
    .A1(count[0]),
    .A2(count[1]),
    .B1(count[2]),
    .X(_09_)
  );
  sky130_fd_sc_hd__and4b_2 _21_ (
    .A_N(reset),
    .B(_04_),
    .C(_08_),
    .D(_09_),
    .X(_10_)
  );
  sky130_fd_sc_hd__buf_1 _22_ (
    .A(_10_),
    .X(_02_)
  );
  sky130_fd_sc_hd__inv_2 _23_ (
    .A(count[3]),
    .Y(_11_)
  );
  sky130_fd_sc_hd__and4_2 _24_ (
    .A(count[0]),
    .B(count[1]),
    .C(count[3]),
    .D(count[2]),
    .X(_12_)
  );
  sky130_fd_sc_hd__a211oi_2 _25_ (
    .A1(_11_),
    .A2(_08_),
    .B1(_12_),
    .C1(reset),
    .Y(_03_)
  );
  sky130_fd_sc_hd__dfxtp_2 _26_ (
    .CLK(clk),
    .D(_00_),
    .Q(count[0])
  );
  sky130_fd_sc_hd__dfxtp_2 _27_ (
    .CLK(clk),
    .D(_01_),
    .Q(count[1])
  );
  sky130_fd_sc_hd__dfxtp_2 _28_ (
    .CLK(clk),
    .D(_02_),
    .Q(count[2])
  );
  sky130_fd_sc_hd__dfxtp_2 _29_ (
    .CLK(clk),
    .D(_03_),
    .Q(count[3])
  );
endmodule
