// Seed: 1211239445
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2;
  reg id_3, id_4;
  always @(0 or posedge id_3)
    if (1) id_4 = 1'b0;
    else id_3 <= (id_2) + 1;
  assign id_4 = 1'b0;
  logic id_5;
endmodule
