\clearpage
\phantomsection
\addcontentsline{toc}{subsection}{CSetCause}
\insnmipslabel{csetcause}
\subsection*{CSetCause: Set the Capability Exception Cause Register}

\subsubsection*{Format}

CSetCause rt

\begin{center}
\cherioneop[header]{0x2}{rd}
\end{center}

\subsubsection*{Description}

The capability cause register value is set to the low 16 bits of integer
register \textit{rt}.

\jhbnote{Should this instruction be removed?  It was only
  used/relevant for CCall selector 0.}

\subsubsection*{Semantics}

\sailMIPScode{CSetCause}

\subsubsection*{Exceptions}

A coprocessor 2 exception is raised if:

\begin{itemize}
\item
\PCC{}.\cperms{}.\emph{Access\_System\_Registers} is not set.
\end{itemize}

\subsubsection*{Notes}

\begin{itemize}
\item
\insnmipsref{CSetCause} does not cause an exception to be raised (unless
the permission check for \emph{Access\_System\_Registers} fails).
\end{itemize}
