{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 22:34:26 2021 " "Info: Processing started: Thu Nov 25 22:34:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test2021 -c test2021 " "Info: Command: quartus_sta test2021 -c test2021" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test2021.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'test2021.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CP CP " "Info: create_clock -period 1.000 -name CP CP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shiyan03_gate shiyan03_gate " "Info: create_clock -period 1.000 -name shiyan03_gate shiyan03_gate" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALU_A_latch ALU_A_latch " "Info: create_clock -period 1.000 -name ALU_A_latch ALU_A_latch" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALU_Z_latch ALU_Z_latch " "Info: create_clock -period 1.000 -name ALU_Z_latch ALU_Z_latch" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.801 " "Info: Worst-case setup slack is -6.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.801      -247.828 CP  " "Info:    -6.801      -247.828 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172       -46.350 ALU_Z_latch  " "Info:    -6.172       -46.350 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078       -21.768 ALU_A_latch  " "Info:    -3.078       -21.768 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.667 " "Info: Worst-case hold slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667         0.000 CP  " "Info:     0.667         0.000 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279         0.000 ALU_A_latch  " "Info:     1.279         0.000 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.742         0.000 ALU_Z_latch  " "Info:     1.742         0.000 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -75.284 CP  " "Info:    -3.201       -75.284 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 ALU_A_latch  " "Info:    -3.000        -3.000 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 ALU_Z_latch  " "Info:    -3.000        -3.000 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 shiyan03_gate  " "Info:    -3.000        -3.000 shiyan03_gate " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.285 " "Info: Worst-case setup slack is -6.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.285      -227.233 CP  " "Info:    -6.285      -227.233 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.752       -43.173 ALU_Z_latch  " "Info:    -5.752       -43.173 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.889       -20.296 ALU_A_latch  " "Info:    -2.889       -20.296 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.602 " "Info: Worst-case hold slack is 0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602         0.000 CP  " "Info:     0.602         0.000 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211         0.000 ALU_A_latch  " "Info:     1.211         0.000 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609         0.000 ALU_Z_latch  " "Info:     1.609         0.000 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -75.284 CP  " "Info:    -3.201       -75.284 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 ALU_A_latch  " "Info:    -3.000        -3.000 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 ALU_Z_latch  " "Info:    -3.000        -3.000 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 shiyan03_gate  " "Info:    -3.000        -3.000 shiyan03_gate " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.173 " "Info: Worst-case setup slack is -2.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173       -76.537 CP  " "Info:    -2.173       -76.537 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057       -14.725 ALU_Z_latch  " "Info:    -2.057       -14.725 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673        -4.241 ALU_A_latch  " "Info:    -0.673        -4.241 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Info: Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 CP  " "Info:     0.245         0.000 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 ALU_A_latch  " "Info:     0.417         0.000 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663         0.000 ALU_Z_latch  " "Info:     0.663         0.000 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -49.789 CP  " "Info:    -3.000       -49.789 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 ALU_A_latch  " "Info:    -3.000        -3.000 ALU_A_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 ALU_Z_latch  " "Info:    -3.000        -3.000 ALU_Z_latch " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 shiyan03_gate  " "Info:    -3.000        -3.000 shiyan03_gate " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 22:34:28 2021 " "Info: Processing ended: Thu Nov 25 22:34:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
