{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 23 14:32:04 2016 " "Info: Processing started: Sat Jan 23 14:32:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chasi2 -c chasi2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off chasi2 -c chasi2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "chasi2 EP2C8F256C8 " "Info: Selected device EP2C8F256C8 for design \"chasi2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Info: Device EP2C5F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Info: Device EP2C5F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Info: Device EP2C5AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Info: Device EP2C8F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Info: Device EP2C8AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Info: Device EP2C15AF256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Info: Device EP2C15AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Info: Device EP2C20F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Info: Device EP2C20F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Info: Device EP2C20AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 14 " "Warning: No exact pin location assignment(s) for 1 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1 " "Info: Pin led1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led1 } } } { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 128 552 728 144 "led1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h2 (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node h2 (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|counter_reg_bit1a\[18\] " "Info: Destination node st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|counter_reg_bit1a\[18\]" {  } { { "db/cntr_8mh.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_8mh.tdf" 144 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st22:inst|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[18] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|counter_reg_bit1a\[15\] " "Info: Destination node st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_8mh.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_8mh.tdf" 144 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st22:inst|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { h2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "h2" } } } } { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 88 -80 88 104 "h2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { h2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10  " "Info: Automatically promoted node inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2 " "Info: Destination node inst2" {  } { { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 352 1456 1504 416 "inst2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 320 1352 1416 368 "inst10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|safe_q\[15\]  " "Info: Automatically promoted node st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|safe_q\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|counter_comb_bita15 " "Info: Destination node st22:inst\|lpm_counter:lpm_counter_component\|cntr_8mh:auto_generated\|counter_comb_bita15" {  } { { "db/cntr_8mh.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_8mh.tdf" 109 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st22:inst|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|counter_comb_bita15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "db/cntr_8mh.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_8mh.tdf" 144 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st22:inst|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[15] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|cout_actual  " "Info: Automatically promoted node st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|cout_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_btj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_btj.tdf" 68 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st6:inst1|lpm_counter:lpm_counter_component|cntr_btj:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_btj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_btj.tdf" 68 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st6:inst1|lpm_counter:lpm_counter_component|cntr_btj:auto_generated|safe_q[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_btj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_btj.tdf" 68 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st6:inst1|lpm_counter:lpm_counter_component|cntr_btj:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_btj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_btj.tdf" 68 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st6:inst1|lpm_counter:lpm_counter_component|cntr_btj:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_btj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_btj.tdf" 68 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st6:inst1|lpm_counter:lpm_counter_component|cntr_btj:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node st6:inst1\|lpm_counter:lpm_counter_component\|cntr_btj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_btj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_btj.tdf" 68 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st6:inst1|lpm_counter:lpm_counter_component|cntr_btj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 240 544 608 288 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led1 " "Info: Destination node led1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { led1 } } } { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 128 552 728 144 "led1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "db/cntr_btj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_btj.tdf" 74 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { st6:inst1|lpm_counter:lpm_counter_component|cntr_btj:auto_generated|cout_actual } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst2  " "Info: Automatically promoted node inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 352 1456 1504 416 "inst2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Info: Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 336 1568 1632 384 "inst21" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|cout_actual  " "Info: Automatically promoted node ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|cout_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_qrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_qrj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss3:inst27|lpm_counter:lpm_counter_component|cntr_qrj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_qrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_qrj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss3:inst27|lpm_counter:lpm_counter_component|cntr_qrj:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_qrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_qrj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss3:inst27|lpm_counter:lpm_counter_component|cntr_qrj:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node ss3:inst27\|lpm_counter:lpm_counter_component\|cntr_qrj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_qrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_qrj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss3:inst27|lpm_counter:lpm_counter_component|cntr_qrj:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 336 1096 1160 384 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "db/cntr_qrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_qrj.tdf" 64 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss3:inst27|lpm_counter:lpm_counter_component|cntr_qrj:auto_generated|cout_actual } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|cout_actual  " "Info: Automatically promoted node ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|cout_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_5tj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_5tj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss4:inst28|lpm_counter:lpm_counter_component|cntr_5tj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_5tj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_5tj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss4:inst28|lpm_counter:lpm_counter_component|cntr_5tj:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_5tj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_5tj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss4:inst28|lpm_counter:lpm_counter_component|cntr_5tj:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node ss4:inst28\|lpm_counter:lpm_counter_component\|cntr_5tj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_5tj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_5tj.tdf" 58 19 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss4:inst28|lpm_counter:lpm_counter_component|cntr_5tj:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { 320 848 912 368 "inst16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "db/cntr_5tj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_5tj.tdf" 64 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss4:inst28|lpm_counter:lpm_counter_component|cntr_5tj:auto_generated|cout_actual } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 31 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 44 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 45 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.029 ns register register " "Info: Estimated most critical path is register to register delay of 4.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|safe_q\[0\] 1 REG LAB_X9_Y9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y9; Fanout = 10; REG Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X9_Y9 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|safe_q[0] ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.355 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X9_Y9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita0~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.441 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X9_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita1~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.527 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X9_Y9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita2~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.033 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita3~2 6 COMB LAB_X9_Y9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.033 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|counter_comb_bita3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita3~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita3~2 } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 2.844 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|cout_actual 7 COMB LAB_X9_Y9 6 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 2.844 ns; Loc. = LAB_X9_Y9; Fanout = 6; COMB Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|cout_actual'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita3~2 ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.822 ns) 4.029 ns ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|safe_q\[0\] 8 REG LAB_X9_Y9 10 " "Info: 8: + IC(0.363 ns) + CELL(0.822 ns) = 4.029 ns; Loc. = LAB_X9_Y9; Fanout = 10; REG Node = 'ss2:inst26\|lpm_counter:lpm_counter_component\|cntr_mrj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|cout_actual ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mrj.tdf" "" { Text "G:/1/q2/q2/chasi2/db/cntr_mrj.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.858 ns ( 70.94 % ) " "Info: Total cell delay = 2.858 ns ( 70.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 29.06 % ) " "Info: Total interconnect delay = 1.171 ns ( 29.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|safe_q[0] ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita0~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita1~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita2~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita3~COUT ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|counter_comb_bita3~2 ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|cout_actual ss2:inst26|lpm_counter:lpm_counter_component|cntr_mrj:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Info: Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit1 0 " "Info: Pin \"digit1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit2 0 " "Info: Pin \"digit2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit3 0 " "Info: Pin \"digit3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit4 0 " "Info: Pin \"digit4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leddOff 0 " "Info: Pin \"leddOff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledspl\[6\] 0 " "Info: Pin \"ledspl\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledspl\[5\] 0 " "Info: Pin \"ledspl\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledspl\[4\] 0 " "Info: Pin \"ledspl\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledspl\[3\] 0 " "Info: Pin \"ledspl\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledspl\[2\] 0 " "Info: Pin \"ledspl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledspl\[1\] 0 " "Info: Pin \"ledspl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledspl\[0\] 0 " "Info: Pin \"ledspl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "leddOff VCC " "Info: Pin leddOff has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { leddOff } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "leddOff" } } } } { "chasi2.bdf" "" { Schematic "G:/1/q2/q2/chasi2/chasi2.bdf" { { -72 296 472 -56 "leddOff" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { leddOff } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 23 14:32:08 2016 " "Info: Processing ended: Sat Jan 23 14:32:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
