// Seed: 2781538046
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  always @* begin
    #1;
    id_3 <= id_3;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_6;
  supply1 id_7;
  wire id_8;
  wire id_9;
  always @* begin
    id_4 <= !id_7;
    id_1 <= 1;
  end
  module_0(
      id_5, id_9
  );
endmodule
