Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 24 15:49:59 2020
| Host         : SERVE-COD running 64-bit Ubuntu 18.04 LTS
| Command      : report_utilization -file /home/ucas/prj2-XinyiYuan/hardware/scripts/../vivado_out/impl_rpt/post_place_util.rpt
| Design       : mips_cpu_fpga
| Device       : xczu2egsfva625-1
| Design State : Fully Placed
--------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6146 |  1850 |     47232 | 13.01 |
|   LUT as Logic             | 3996 |  1748 |     47232 |  8.46 |
|   LUT as Memory            | 2150 |   102 |     28800 |  7.47 |
|     LUT as Distributed RAM | 2104 |    56 |           |       |
|     LUT as Shift Register  |   46 |    46 |           |       |
| CLB Registers              | 3182 |  2093 |     94464 |  3.37 |
|   Register as Flip Flop    | 3182 |  2093 |     94464 |  3.37 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |   25 |     2 |      8820 |  0.28 |
| F7 Muxes                   | 1284 |     4 |     35280 |  3.64 |
| F8 Muxes                   |  512 |     0 |     17640 |  2.90 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 63    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 3002  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1223 |     0 |      8820 | 13.87 |
|   CLBL                                     |  681 |     0 |           |       |
|   CLBM                                     |  542 |     0 |           |       |
| LUT as Logic                               | 3996 |  1748 |     47232 |  8.46 |
|   using O5 output only                     |   67 |       |           |       |
|   using O6 output only                     | 3290 |       |           |       |
|   using O5 and O6                          |  639 |       |           |       |
| LUT as Memory                              | 2150 |   102 |     28800 |  7.47 |
|   LUT as Distributed RAM                   | 2104 |    56 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   | 2048 |       |           |       |
|     using O5 and O6                        |   56 |       |           |       |
|   LUT as Shift Register                    |   46 |    46 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   46 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 3182 |     0 |     94464 |  3.37 |
|   Register driven from within the CLB      | 1019 |       |           |       |
|   Register driven from outside the CLB     | 2163 |       |           |       |
|     LUT in front of the register is unused |  940 |       |           |       |
|     LUT in front of the register is used   | 1223 |       |           |       |
| Unique Control Sets                        |  190 |       |     17640 |  1.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       150 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       150 |  0.00 |
|   RAMB18       |    0 |     0 |       300 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       180 |  0.00 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     1 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     1 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     1 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3002 |            Register |
| LUT6     | 2252 |                 CLB |
| RAMD64E  | 2048 |                 CLB |
| MUXF7    | 1284 |                 CLB |
| LUT5     |  827 |                 CLB |
| LUT3     |  615 |                 CLB |
| MUXF8    |  512 |                 CLB |
| LUT4     |  459 |                 CLB |
| LUT2     |  411 |                 CLB |
| RAMD32   |   98 |                 CLB |
| LUT1     |   71 |                 CLB |
| FDCE     |   69 |            Register |
| FDPE     |   63 |            Register |
| FDSE     |   48 |            Register |
| SRLC32E  |   35 |                 CLB |
| CARRY8   |   25 |                 CLB |
| RAMS32   |   14 |                 CLB |
| SRL16E   |   11 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| mips_cpu_top |    1 |
+--------------+------+


