Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 21 20:07:29 2021
| Host         : LAPTOP-VINCENZO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GuessTheSequence_control_sets_placed.rpt
| Design       : GuessTheSequence
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           18 |
| No           | No                    | Yes                    |             227 |           70 |
| No           | Yes                   | No                     |              38 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              76 |           21 |
| Yes          | Yes                   | No                     |             187 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                        Enable Signal                       |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  Operativa/VS/score/count_reg[3]_0 |                                                            |                                                            |                1 |              1 |         1.00 |
|  VS/clock_lento                    |                                                            |                                                            |                1 |              1 |         1.00 |
|  VS/clock_lento                    | Operativa/VS/kodek/data[2]_i_1_n_0                         | Controllo/rstSH_temp                                       |                1 |              3 |         3.00 |
|  clock_in_IBUF_BUFG                |                                                            | Controllo/en_result_temp                                   |                4 |              5 |         1.25 |
|  clock_in_IBUF_BUFG                | Controllo/E[0]                                             | Controllo/reset_out_temp                                   |                2 |              8 |         4.00 |
|  clock_in_IBUF_BUFG                | Operativa/PLY/DB/btn_gen[0].BTN_g/deb.count[31]_i_2_n_0    | Operativa/PLY/DB/btn_gen[0].BTN_g/deb.count[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG                | Operativa/PLY/DB/btn_gen[1].BTN_g/deb.count[31]_i_2__0_n_0 | Operativa/PLY/DB/btn_gen[1].BTN_g/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG                | Operativa/PLY/DB/btn_gen[2].BTN_g/deb.count[31]_i_2__1_n_0 | Operativa/PLY/DB/btn_gen[2].BTN_g/deb.count[31]_i_1__1_n_0 |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG                | Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count[31]_i_2__2_n_0 | Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count[31]_i_1__2_n_0 |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG                | BTND/deb.count[31]_i_2__3_n_0                              | BTND/deb.count[31]_i_1_n_0                                 |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG                | Controllo/enScore_reg_0[0]                                 | Controllo/reset_out_temp                                   |                9 |             32 |         3.56 |
|  clock_in_IBUF_BUFG                | Operativa/PLY/CMP/count                                    | Operativa/PLY/CMP/count[31]_i_1_n_0                        |                8 |             32 |         4.00 |
|  VS/clock_lento                    | Controllo/endSeq0_out                                      | Controllo/rstSH_temp                                       |                9 |             33 |         3.67 |
|  count_reg[31]_i_2__1_n_0          |                                                            | Controllo/reset_out_temp                                   |               13 |             33 |         2.54 |
|  clock_BUFG                        |                                                            | Controllo/reset_out_temp                                   |               14 |             33 |         2.36 |
|  clock_in_IBUF_BUFG                |                                                            |                                                            |               16 |             46 |         2.88 |
|  clock_in_IBUF_BUFG                |                                                            | Controllo/reset_out_temp                                   |               56 |            194 |         3.46 |
+------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


