Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 11 02:06:42 2023
| Host         : yoga running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |             143 |           54 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |              64 |           23 |
| Yes          | Yes                   | No                     |              30 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------+---------------------+------------------+----------------+
|     Clock Signal     |              Enable Signal              |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------+---------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | BTNL_IBUF                               | mips/dp/alufp/SR[0] |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | dmem/IO/led[11]_i_1_n_0                 |                     |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/alufp/q_reg[2]_0[0]             | BTNC_IBUF           |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | BTNR_IBUF                               | BTNC_IBUF           |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                         |                     |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | mips/c/md/FSM_onehot_state_reg[11]_0[0] | BTNC_IBUF           |               15 |             32 |
|  CLK100MHZ_IBUF_BUFG | mips/c/md/E[0]                          | BTNC_IBUF           |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/alufp/mWrite                    |                     |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | mips/c/md/we3                           |                     |               12 |             96 |
|  CLK100MHZ_IBUF_BUFG |                                         | BTNC_IBUF           |               54 |            143 |
+----------------------+-----------------------------------------+---------------------+------------------+----------------+


