time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
8,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
8,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
10,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
10,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
12,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
12,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
14,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
14,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
15,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]",[None]
15,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']",[None]
16,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",[None]
17,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]",[None]
17,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
18,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']",[None]
18,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['1', '2']",[],"[None, None]",[None]
18,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]",[None]
18,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
20,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']",[None]
20,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"[None, None]",[None]
20,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]",[None]
20,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
21,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['1', None]",[None]
21,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', None]",['2']
22,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",['2']
22,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",['2']
24,3 added to ready queue,enqueue,3,,['3'],[],"['1', None]",['2']
24,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, None]",['2']
24,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '1', '2']",[],"[None, None]",[None]
24,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '2']",[],"['3', None]",[None]
24,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']",[None]
26,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '3']",[],"[None, '1']",[None]
26,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '3', '1']",[],"[None, None]",[None]
26,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '1']",[],"['2', None]",[None]
26,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],[],"['2', '3']",[None]
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '2']",[],"[None, '3']",[None]
28,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '2', '3']",[],"[None, None]",[None]
28,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '3']",[],"['1', None]",[None]
28,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],[],"['1', '2']",[None]
29,2 finished all bursts,finished,2,CPU1,['3'],[],"['1', None]",[None]
29,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",[None]
30,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']",[None]
30,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']",[None]
31,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]",[None]
31,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",[None]
32,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']",[None]
32,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']",[None]
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]",[None]
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",[None]
34,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']",[None]
34,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']",[None]
35,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, '3']",[None]
35,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],['1'],"[None, None]",[None]
35,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', None]",[None]
35,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['3', None]",['1']
37,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, None]",['1']
39,4 added to ready queue,enqueue,4,,['4'],['3'],"[None, None]",['1']
39,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]",['1']
41,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, None]",['1']
41,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]",['1']
43,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, None]",['1']
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]",['1']
45,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, None]",['1']
45,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]",['1']
47,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, None]",['1']
47,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]",['1']
49,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, None]",['1']
49,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]",['1']
50,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['3', '4']","[None, None]",['1']
52,5 added to ready queue,enqueue,5,,['5'],"['3', '4']","[None, None]",['1']
52,6 added to ready queue,enqueue,6,,"['5', '6']","['3', '4']","[None, None]",['1']
52,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['3', '4']","['5', None]",['1']
52,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['3', '4']","['5', '6']",['1']
53,7 added to ready queue,enqueue,7,,['7'],"['3', '4']","['5', '6']",['1']
54,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '5']","['3', '4']","[None, '6']",['1']
54,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '5', '6']","['3', '4']","[None, None]",['1']
54,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '6']","['3', '4']","['7', None]",['1']
54,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['3', '4']","['7', '5']",['1']
56,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '7']","['3', '4']","[None, '5']",['1']
56,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '7', '5']","['3', '4']","[None, None]",['1']
56,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '5']","['3', '4']","['6', None]",['1']
56,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['5'],"['3', '4']","['6', '7']",['1']
57,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['5'],"['3', '4', '7']","['6', None]",['1']
57,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['3', '4', '7']","['6', '5']",['1']
58,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['3', '4', '7']","[None, '5']",['1']
58,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['3', '4', '7']","['6', '5']",['1']
59,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['3', '4', '7']","['6', None]",['1']
59,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['3', '4', '7']","['6', '5']",['1']
60,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['3', '4', '7']","[None, '5']",['1']
60,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['3', '4', '7']","['6', '5']",['1']
61,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['3', '4', '7']","['6', None]",['1']
61,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['3', '4', '7']","['6', '5']",['1']
62,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['3', '4', '7']","[None, '5']",['1']
62,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['3', '4', '7']","['6', '5']",['1']
63,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['3', '4', '7']","['6', None]",['1']
63,1 finished I/O → ready queue,io_to_ready,1,IO0,"['5', '1']","['3', '4', '7']","['6', None]",[None]
63,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['1'],"['3', '4', '7']","['6', '5']",[None]
63,3 dispatched to IO0,dispatch_io,3,IO0,['1'],"['4', '7']","['6', '5']",['3']
64,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '6']","['4', '7']","[None, '5']",['3']
64,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['6'],"['4', '7']","['1', '5']",['3']
65,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['6', '5']","['4', '7']","['1', None]",['3']
65,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],"['4', '7']","['1', '6']",['3']
66,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '1']","['4', '7']","[None, '6']",['3']
66,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['1'],"['4', '7']","['5', '6']",['3']
67,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['1', '6']","['4', '7']","['5', None]",['3']
67,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['6'],"['4', '7']","['5', '1']",['3']
68,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']","['4', '7']","[None, '1']",['3']
68,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],"['4', '7']","['6', '1']",['3']
69,8 added to ready queue,enqueue,8,,"['5', '8']","['4', '7']","['6', '1']",['3']
69,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '8', '1']","['4', '7']","['6', None]",['3']
69,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '1']","['4', '7']","['6', '5']",['3']
70,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '1', '6']","['4', '7']","[None, '5']",['3']
70,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6']","['4', '7']","['8', '5']",['3']
71,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '6', '5']","['4', '7']","['8', None]",['3']
71,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '5']","['4', '7']","['8', '1']",['3']
72,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '5', '8']","['4', '7']","[None, '1']",['3']
72,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8']","['4', '7']","['6', '1']",['3']
73,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '8', '1']","['4', '7']","['6', None]",['3']
73,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '1']","['4', '7']","['6', '5']",['3']
74,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '1', '6']","['4', '7']","[None, '5']",['3']
74,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6']","['4', '7']","['8', '5']",['3']
75,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['1', '6', '5']","['4', '7']","['8', None]",['3']
75,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '5']","['4', '7']","['8', '1']",['3']
76,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '5', '8']","['4', '7']","[None, '1']",['3']
76,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8']","['4', '7']","['6', '1']",['3']
77,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '8', '1']","['4', '7']","['6', None]",['3']
77,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '1']","['4', '7']","['6', '5']",['3']
78,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '1', '6']","['4', '7']","[None, '5']",['3']
78,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6']","['4', '7']","['8', '5']",['3']
79,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '6', '5']","['4', '7']","['8', None]",['3']
79,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '5']","['4', '7']","['8', '1']",['3']
80,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '5', '8']","['4', '7']","[None, '1']",['3']
80,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8']","['4', '7']","['6', '1']",['3']
81,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '8', '1']","['4', '7']","['6', None]",['3']
81,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '1']","['4', '7']","['6', '5']",['3']
82,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['8', '1', '6']","['4', '7']","[None, '5']",['3']
82,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6']","['4', '7']","['8', '5']",['3']
83,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '6', '5']","['4', '7']","['8', None]",['3']
83,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '5']","['4', '7']","['8', '1']",['3']
84,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['6', '5']","['4', '7', '8']","[None, '1']",['3']
84,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['6', '5']","['4', '7', '8', '1']","[None, None]",['3']
84,3 finished I/O → ready queue,io_to_ready,3,IO0,"['6', '5', '3']","['4', '7', '8', '1']","[None, None]",[None]
84,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '3']","['4', '7', '8', '1']","['6', None]",[None]
84,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],"['4', '7', '8', '1']","['6', '5']",[None]
84,4 dispatched to IO0,dispatch_io,4,IO0,['3'],"['7', '8', '1']","['6', '5']",['4']
86,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '6']","['7', '8', '1']","[None, '5']",['4']
86,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '6', '5']","['7', '8', '1']","[None, None]",['4']
86,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5']","['7', '8', '1']","['3', None]",['4']
86,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],"['7', '8', '1']","['3', '6']",['4']
88,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '3']","['7', '8', '1']","[None, '6']",['4']
88,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '3', '6']","['7', '8', '1']","[None, None]",['4']
88,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '6']","['7', '8', '1']","['5', None]",['4']
88,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],"['7', '8', '1']","['5', '3']",['4']
90,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']","['7', '8', '1']","[None, '3']",['4']
90,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '5', '3']","['7', '8', '1']","[None, None]",['4']
90,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '3']","['7', '8', '1']","['6', None]",['4']
90,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],"['7', '8', '1']","['6', '5']",['4']
92,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '6']","['7', '8', '1']","[None, '5']",['4']
92,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '6', '5']","['7', '8', '1']","[None, None]",['4']
92,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5']","['7', '8', '1']","['3', None]",['4']
92,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],"['7', '8', '1']","['3', '6']",['4']
94,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '3']","['7', '8', '1']","[None, '6']",['4']
94,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '3', '6']","['7', '8', '1']","[None, None]",['4']
94,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '6']","['7', '8', '1']","['5', None]",['4']
94,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],"['7', '8', '1']","['5', '3']",['4']
95,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '5']","['7', '8', '1']","[None, '3']",['4']
95,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],"['7', '8', '1']","['6', '3']",['4']
96,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['5'],"['7', '8', '1', '3']","['6', None]",['4']
96,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['7', '8', '1', '3']","['6', '5']",['4']
97,9 added to ready queue,enqueue,9,,['9'],"['7', '8', '1', '3']","['6', '5']",['4']
97,6 finished CPU → wait queue,cpu_to_io,6,CPU0,['9'],"['7', '8', '1', '3', '6']","[None, '5']",['4']
97,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '8', '1', '3', '6']","['9', '5']",['4']
98,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['7', '8', '1', '3', '6']","['9', None]",['4']
98,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['7', '8', '1', '3', '6']","['9', '5']",['4']
99,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['7', '8', '1', '3', '6']","[None, '5']",['4']
99,4 finished I/O → ready queue,io_to_ready,4,IO0,"['9', '4']","['7', '8', '1', '3', '6']","[None, '5']",[None]
99,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['4'],"['7', '8', '1', '3', '6']","['9', '5']",[None]
99,7 dispatched to IO0,dispatch_io,7,IO0,['4'],"['8', '1', '3', '6']","['9', '5']",['7']
100,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '5']","['8', '1', '3', '6']","['9', None]",['7']
100,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['5'],"['8', '1', '3', '6']","['9', '4']",['7']
101,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '9']","['8', '1', '3', '6']","[None, '4']",['7']
101,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['9'],"['8', '1', '3', '6']","['5', '4']",['7']
102,10 added to ready queue,enqueue,10,,"['9', '10']","['8', '1', '3', '6']","['5', '4']",['7']
102,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['9', '10', '4']","['8', '1', '3', '6']","['5', None]",['7']
102,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '4']","['8', '1', '3', '6']","['5', '9']",['7']
103,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['10', '4']","['8', '1', '3', '6', '5']","[None, '9']",['7']
103,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['4'],"['8', '1', '3', '6', '5']","['10', '9']",['7']
104,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '9']","['8', '1', '3', '6', '5']","['10', None]",['7']
104,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['9'],"['8', '1', '3', '6', '5']","['10', '4']",['7']
105,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '10']","['8', '1', '3', '6', '5']","[None, '4']",['7']
105,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['10'],"['8', '1', '3', '6', '5']","['9', '4']",['7']
106,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '4']","['8', '1', '3', '6', '5']","['9', None]",['7']
106,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['4'],"['8', '1', '3', '6', '5']","['9', '10']",['7']
107,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['4', '9']","['8', '1', '3', '6', '5']","[None, '10']",['7']
107,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['9'],"['8', '1', '3', '6', '5']","['4', '10']",['7']
108,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['9', '10']","['8', '1', '3', '6', '5']","['4', None]",['7']
108,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['10'],"['8', '1', '3', '6', '5']","['4', '9']",['7']
109,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '4']","['8', '1', '3', '6', '5']","[None, '9']",['7']
109,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['4'],"['8', '1', '3', '6', '5']","['10', '9']",['7']
110,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '9']","['8', '1', '3', '6', '5']","['10', None]",['7']
110,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['9'],"['8', '1', '3', '6', '5']","['10', '4']",['7']
111,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '10']","['8', '1', '3', '6', '5']","[None, '4']",['7']
111,7 finished I/O → ready queue,io_to_ready,7,IO0,"['9', '10', '7']","['8', '1', '3', '6', '5']","[None, '4']",[None]
111,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '7']","['8', '1', '3', '6', '5']","['9', '4']",[None]
111,8 dispatched to IO0,dispatch_io,8,IO0,"['10', '7']","['1', '3', '6', '5']","['9', '4']",['8']
112,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '7', '4']","['1', '3', '6', '5']","['9', None]",['8']
112,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '4']","['1', '3', '6', '5']","['9', '10']",['8']
113,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '4', '9']","['1', '3', '6', '5']","[None, '10']",['8']
113,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['7', '4', '9', '10']","['1', '3', '6', '5']","[None, None]",['8']
113,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '9', '10']","['1', '3', '6', '5']","['7', None]",['8']
113,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '10']","['1', '3', '6', '5']","['7', '4']",['8']
114,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['9', '10', '4']","['1', '3', '6', '5']","['7', None]",['8']
114,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '4']","['1', '3', '6', '5']","['7', '9']",['8']
115,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '4', '7']","['1', '3', '6', '5']","[None, '9']",['8']
115,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '7']","['1', '3', '6', '5']","['10', '9']",['8']
116,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '7', '9']","['1', '3', '6', '5']","['10', None]",['8']
116,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '9']","['1', '3', '6', '5']","['10', '4']",['8']
117,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '9', '10']","['1', '3', '6', '5']","[None, '4']",['8']
117,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '10']","['1', '3', '6', '5']","['7', '4']",['8']
118,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '10', '4']","['1', '3', '6', '5']","['7', None]",['8']
118,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '4']","['1', '3', '6', '5']","['7', '9']",['8']
119,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '4', '7']","['1', '3', '6', '5']","[None, '9']",['8']
119,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '7']","['1', '3', '6', '5']","['10', '9']",['8']
120,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '7', '9']","['1', '3', '6', '5']","['10', None]",['8']
120,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '9']","['1', '3', '6', '5']","['10', '4']",['8']
121,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '9', '10']","['1', '3', '6', '5']","[None, '4']",['8']
121,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '10']","['1', '3', '6', '5']","['7', '4']",['8']
122,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '10', '4']","['1', '3', '6', '5']","['7', None]",['8']
122,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '4']","['1', '3', '6', '5']","['7', '9']",['8']
123,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '4', '7']","['1', '3', '6', '5']","[None, '9']",['8']
123,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '7']","['1', '3', '6', '5']","['10', '9']",['8']
124,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '7', '9']","['1', '3', '6', '5']","['10', None]",['8']
124,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '9']","['1', '3', '6', '5']","['10', '4']",['8']
125,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '9', '10']","['1', '3', '6', '5']","[None, '4']",['8']
125,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '9', '10', '8']","['1', '3', '6', '5']","[None, '4']",[None]
125,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '10', '8']","['1', '3', '6', '5']","['7', '4']",[None]
125,1 dispatched to IO0,dispatch_io,1,IO0,"['9', '10', '8']","['3', '6', '5']","['7', '4']",['1']
126,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '10', '8', '4']","['3', '6', '5']","['7', None]",['1']
126,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '8', '4']","['3', '6', '5']","['7', '9']",['1']
127,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '8', '4', '7']","['3', '6', '5']","[None, '9']",['1']
127,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['10', '8', '4', '7']","['3', '6', '5', '9']","[None, None]",['1']
127,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '4', '7']","['3', '6', '5', '9']","['10', None]",['1']
127,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '7']","['3', '6', '5', '9']","['10', '8']",['1']
129,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['4', '7', '10']","['3', '6', '5', '9']","[None, '8']",['1']
129,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '7', '10', '8']","['3', '6', '5', '9']","[None, None]",['1']
129,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '10', '8']","['3', '6', '5', '9']","['4', None]",['1']
129,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '8']","['3', '6', '5', '9']","['4', '7']",['1']
131,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '8', '4']","['3', '6', '5', '9']","[None, '7']",['1']
131,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '8', '4', '7']","['3', '6', '5', '9']","[None, None]",['1']
131,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '4', '7']","['3', '6', '5', '9']","['10', None]",['1']
131,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '7']","['3', '6', '5', '9']","['10', '8']",['1']
133,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '7', '10']","['3', '6', '5', '9']","[None, '8']",['1']
133,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '7', '10', '8']","['3', '6', '5', '9']","[None, None]",['1']
133,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '10', '8']","['3', '6', '5', '9']","['4', None]",['1']
133,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '8']","['3', '6', '5', '9']","['4', '7']",['1']
134,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['10', '8', '4']","['3', '6', '5', '9']","[None, '7']",['1']
134,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '4']","['3', '6', '5', '9']","['10', '7']",['1']
135,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '4']","['3', '6', '5', '9', '7']","['10', None]",['1']
135,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['4'],"['3', '6', '5', '9', '7']","['10', '8']",['1']
136,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '10']","['3', '6', '5', '9', '7']","[None, '8']",['1']
136,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7']","['4', '8']",['1']
137,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '8']","['3', '6', '5', '9', '7']","['4', None]",['1']
137,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['8'],"['3', '6', '5', '9', '7']","['4', '10']",['1']
138,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '4']","['3', '6', '5', '9', '7']","[None, '10']",['1']
138,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['4'],"['3', '6', '5', '9', '7']","['8', '10']",['1']
139,8 finished CPU → wait queue,cpu_to_io,8,CPU0,['4'],"['3', '6', '5', '9', '7', '8']","[None, '10']",['1']
139,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']","['3', '6', '5', '9', '7', '8']","[None, None]",['1']
139,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7', '8']","['4', None]",['1']
139,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '6', '5', '9', '7', '8']","['4', '10']",['1']
141,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['3', '6', '5', '9', '7', '8']","[None, '10']",['1']
141,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']","['3', '6', '5', '9', '7', '8']","[None, None]",['1']
141,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7', '8']","['4', None]",['1']
141,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '6', '5', '9', '7', '8']","['4', '10']",['1']
143,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['3', '6', '5', '9', '7', '8']","[None, '10']",['1']
143,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']","['3', '6', '5', '9', '7', '8']","[None, None]",['1']
143,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7', '8']","['4', None]",['1']
143,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '6', '5', '9', '7', '8']","['4', '10']",['1']
145,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['3', '6', '5', '9', '7', '8']","[None, '10']",['1']
145,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['4', '10']","['3', '6', '5', '9', '7', '8']","[None, None]",['1']
145,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7', '8']","['4', None]",['1']
145,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '6', '5', '9', '7', '8']","['4', '10']",['1']
147,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['3', '6', '5', '9', '7', '8']","[None, '10']",['1']
147,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']","['3', '6', '5', '9', '7', '8']","[None, None]",['1']
147,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7', '8']","['4', None]",['1']
147,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '6', '5', '9', '7', '8']","['4', '10']",['1']
149,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['3', '6', '5', '9', '7', '8']","[None, '10']",['1']
149,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']","['3', '6', '5', '9', '7', '8']","[None, None]",['1']
149,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7', '8']","['4', None]",['1']
149,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '6', '5', '9', '7', '8']","['4', '10']",['1']
151,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['3', '6', '5', '9', '7', '8']","[None, '10']",['1']
151,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']","['3', '6', '5', '9', '7', '8']","[None, None]",['1']
151,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['3', '6', '5', '9', '7', '8']","['4', None]",['1']
151,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '6', '5', '9', '7', '8']","['4', '10']",['1']
152,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['3', '6', '5', '9', '7', '8']","['4', '10']",[None]
152,3 dispatched to IO0,dispatch_io,3,IO0,['1'],"['6', '5', '9', '7', '8']","['4', '10']",['3']
153,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '4']","['6', '5', '9', '7', '8']","[None, '10']",['3']
153,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['1', '4']","['6', '5', '9', '7', '8', '10']","[None, None]",['3']
153,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
153,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
155,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '5', '9', '7', '8', '10']","[None, '4']",['3']
155,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['6', '5', '9', '7', '8', '10']","[None, None]",['3']
155,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
155,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
157,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '5', '9', '7', '8', '10']","[None, '4']",['3']
157,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['6', '5', '9', '7', '8', '10']","[None, None]",['3']
157,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
157,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
159,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '5', '9', '7', '8', '10']","[None, '4']",['3']
159,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['6', '5', '9', '7', '8', '10']","[None, None]",['3']
159,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
159,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
161,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '5', '9', '7', '8', '10']","[None, '4']",['3']
161,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['6', '5', '9', '7', '8', '10']","[None, None]",['3']
161,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
161,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
163,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '5', '9', '7', '8', '10']","[None, '4']",['3']
163,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['6', '5', '9', '7', '8', '10']","[None, None]",['3']
163,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
163,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
164,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
164,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
165,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '5', '9', '7', '8', '10']","[None, '4']",['3']
165,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
166,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['6', '5', '9', '7', '8', '10']","[None, '4']",['3']
166,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['6', '5', '9', '7', '8', '10']","[None, None]",['3']
166,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['6', '5', '9', '7', '8', '10']","['1', None]",['3']
166,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['6', '5', '9', '7', '8', '10']","['1', '4']",['3']
167,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['6', '5', '9', '7', '8', '10']","['1', '4']",[None]
167,6 dispatched to IO0,dispatch_io,6,IO0,['3'],"['5', '9', '7', '8', '10']","['1', '4']",['6']
168,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']","['5', '9', '7', '8', '10']","[None, '4']",['6']
168,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '1', '4']","['5', '9', '7', '8', '10']","[None, None]",['6']
168,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '4']","['5', '9', '7', '8', '10']","['3', None]",['6']
168,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],"['5', '9', '7', '8', '10']","['3', '1']",['6']
170,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']","['5', '9', '7', '8', '10']","[None, '1']",['6']
170,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['4', '3', '1']","['5', '9', '7', '8', '10']","[None, None]",['6']
170,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '1']","['5', '9', '7', '8', '10']","['4', None]",['6']
170,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],"['5', '9', '7', '8', '10']","['4', '3']",['6']
172,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['1', '4']","['5', '9', '7', '8', '10']","[None, '3']",['6']
172,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '4', '3']","['5', '9', '7', '8', '10']","[None, None]",['6']
172,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '3']","['5', '9', '7', '8', '10']","['1', None]",['6']
172,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],"['5', '9', '7', '8', '10']","['1', '4']",['6']
174,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']","['5', '9', '7', '8', '10']","[None, '4']",['6']
174,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '1', '4']","['5', '9', '7', '8', '10']","[None, None]",['6']
174,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '4']","['5', '9', '7', '8', '10']","['3', None]",['6']
174,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],"['5', '9', '7', '8', '10']","['3', '1']",['6']
176,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']","['5', '9', '7', '8', '10']","[None, '1']",['6']
176,1 finished all bursts,finished,1,CPU1,"['4', '3']","['5', '9', '7', '8', '10']","[None, None]",['6']
176,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],"['5', '9', '7', '8', '10']","['4', None]",['6']
176,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['5', '9', '7', '8', '10']","['4', '3']",['6']
178,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '9', '7', '8', '10']","[None, '3']",['6']
178,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['4', '3']","['5', '9', '7', '8', '10']","[None, None]",['6']
178,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],"['5', '9', '7', '8', '10']","['4', None]",['6']
178,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['5', '9', '7', '8', '10']","['4', '3']",['6']
180,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '9', '7', '8', '10']","[None, '3']",['6']
180,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']","['5', '9', '7', '8', '10']","[None, None]",['6']
180,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],"['5', '9', '7', '8', '10']","['4', None]",['6']
180,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['5', '9', '7', '8', '10']","['4', '3']",['6']
182,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['5', '9', '7', '8', '10']","[None, '3']",['6']
182,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']","['5', '9', '7', '8', '10']","[None, None]",['6']
182,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],"['5', '9', '7', '8', '10']","['4', None]",['6']
182,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['5', '9', '7', '8', '10']","['4', '3']",['6']
183,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['5', '9', '7', '8', '10']","[None, '3']",['6']
183,6 finished I/O → ready queue,io_to_ready,6,IO0,"['4', '6']","['5', '9', '7', '8', '10']","[None, '3']",[None]
183,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['5', '9', '7', '8', '10']","['4', '3']",[None]
183,5 dispatched to IO0,dispatch_io,5,IO0,['6'],"['9', '7', '8', '10']","['4', '3']",['5']
184,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '3']","['9', '7', '8', '10']","['4', None]",['5']
184,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['3'],"['9', '7', '8', '10']","['4', '6']",['5']
185,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']","['9', '7', '8', '10']","[None, '6']",['5']
185,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],"['9', '7', '8', '10']","['3', '6']",['5']
186,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '6']","['9', '7', '8', '10']","['3', None]",['5']
186,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['6'],"['9', '7', '8', '10']","['3', '4']",['5']
187,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '3']","['9', '7', '8', '10']","[None, '4']",['5']
187,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['3'],"['9', '7', '8', '10']","['6', '4']",['5']
188,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '4']","['9', '7', '8', '10']","['6', None]",['5']
188,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['4'],"['9', '7', '8', '10']","['6', '3']",['5']
189,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '6']","['9', '7', '8', '10']","[None, '3']",['5']
189,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['9', '7', '8', '10']","['4', '3']",['5']
190,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '3']","['9', '7', '8', '10']","['4', None]",['5']
190,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['3'],"['9', '7', '8', '10']","['4', '6']",['5']
191,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']","['9', '7', '8', '10']","[None, '6']",['5']
191,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],"['9', '7', '8', '10']","['3', '6']",['5']
192,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '6']","['9', '7', '8', '10']","['3', None]",['5']
192,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['6'],"['9', '7', '8', '10']","['3', '4']",['5']
193,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '3']","['9', '7', '8', '10']","[None, '4']",['5']
193,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['3'],"['9', '7', '8', '10']","['6', '4']",['5']
194,4 finished all bursts,finished,4,CPU1,['3'],"['9', '7', '8', '10']","['6', None]",['5']
194,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['9', '7', '8', '10']","['6', '3']",['5']
195,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['9', '7', '8', '10']","[None, '3']",['5']
195,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['9', '7', '8', '10']","['6', '3']",['5']
196,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['9', '7', '8', '10']","['6', None]",['5']
196,5 finished I/O → ready queue,io_to_ready,5,IO0,"['3', '5']","['9', '7', '8', '10']","['6', None]",[None]
196,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['5'],"['9', '7', '8', '10']","['6', '3']",[None]
196,9 dispatched to IO0,dispatch_io,9,IO0,['5'],"['7', '8', '10']","['6', '3']",['9']
197,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '6']","['7', '8', '10']","[None, '3']",['9']
197,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['7', '8', '10']","['5', '3']",['9']
198,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '3']","['7', '8', '10']","['5', None]",['9']
198,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['3'],"['7', '8', '10']","['5', '6']",['9']
199,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '5']","['7', '8', '10']","[None, '6']",['9']
199,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['5'],"['7', '8', '10']","['3', '6']",['9']
200,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['5', '3']","['7', '8', '10']","[None, '6']",['9']
200,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '3', '6']","['7', '8', '10']","[None, None]",['9']
200,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '6']","['7', '8', '10']","['5', None]",['9']
200,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],"['7', '8', '10']","['5', '3']",['9']
202,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']","['7', '8', '10']","[None, '3']",['9']
202,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '5', '3']","['7', '8', '10']","[None, None]",['9']
202,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '3']","['7', '8', '10']","['6', None]",['9']
202,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],"['7', '8', '10']","['6', '5']",['9']
203,5 finished CPU → wait queue,cpu_to_io,5,CPU1,['3'],"['7', '8', '10', '5']","['6', None]",['9']
203,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['7', '8', '10', '5']","['6', '3']",['9']
204,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, '3']",['9']
204,3 finished all bursts,finished,3,CPU1,['6'],"['7', '8', '10', '5']","[None, None]",['9']
204,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
206,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
206,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
208,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
208,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
210,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
210,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
212,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
212,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
214,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
214,9 finished I/O → ready queue,io_to_ready,9,IO0,"['6', '9']","['7', '8', '10', '5']","[None, None]",[None]
214,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['9'],"['7', '8', '10', '5']","['6', None]",[None]
214,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['7', '8', '10', '5']","['6', '9']",[None]
214,7 dispatched to IO0,dispatch_io,7,IO0,[],"['8', '10', '5']","['6', '9']",['7']
216,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['8', '10', '5']","[None, '9']",['7']
216,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '9']","['8', '10', '5']","[None, None]",['7']
216,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['9'],"['8', '10', '5']","['6', None]",['7']
216,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['8', '10', '5']","['6', '9']",['7']
217,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['8', '10', '5']","[None, '9']",['7']
217,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['8', '10', '5']","['6', '9']",['7']
218,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['8', '10', '5']","['6', None]",['7']
218,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['8', '10', '5']","['6', '9']",['7']
219,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['8', '10', '5']","[None, '9']",['7']
219,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['8', '10', '5']","['6', '9']",['7']
220,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['8', '10', '5']","['6', None]",['7']
220,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['8', '10', '5']","['6', '9']",['7']
221,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['8', '10', '5']","[None, '9']",['7']
221,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['6', '9']","['8', '10', '5']","[None, None]",['7']
221,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['9'],"['8', '10', '5']","['6', None]",['7']
221,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['8', '10', '5']","['6', '9']",['7']
223,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['8', '10', '5']","[None, '9']",['7']
223,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '9']","['8', '10', '5']","[None, None]",['7']
223,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['9'],"['8', '10', '5']","['6', None]",['7']
223,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['8', '10', '5']","['6', '9']",['7']
224,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['8', '10', '5']","['6', '9']",[None]
224,8 dispatched to IO0,dispatch_io,8,IO0,['7'],"['10', '5']","['6', '9']",['8']
225,6 finished CPU → wait queue,cpu_to_io,6,CPU0,['7'],"['10', '5', '6']","[None, '9']",['8']
225,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['10', '5', '6']","[None, None]",['8']
225,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['10', '5', '6']","['7', None]",['8']
225,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['10', '5', '6']","['7', '9']",['8']
227,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6']","[None, '9']",['8']
227,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['10', '5', '6']","[None, None]",['8']
227,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['10', '5', '6']","['7', None]",['8']
227,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['10', '5', '6']","['7', '9']",['8']
229,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6']","[None, '9']",['8']
229,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['10', '5', '6']","[None, None]",['8']
229,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['10', '5', '6']","['7', None]",['8']
229,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['10', '5', '6']","['7', '9']",['8']
231,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6']","[None, '9']",['8']
231,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '9']","['10', '5', '6']","[None, None]",['8']
231,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['9'],"['10', '5', '6']","['7', None]",['8']
231,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['10', '5', '6']","['7', '9']",['8']
232,9 finished CPU → wait queue,cpu_to_io,9,CPU1,[],"['10', '5', '6', '9']","['7', None]",['8']
233,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6', '9']","[None, None]",['8']
233,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6', '9']","['7', None]",['8']
235,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6', '9']","[None, None]",['8']
235,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6', '9']","['7', None]",['8']
237,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6', '9']","[None, None]",['8']
237,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '8']","['10', '5', '6', '9']","[None, None]",[None]
237,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['8'],"['10', '5', '6', '9']","['7', None]",[None]
237,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['10', '5', '6', '9']","['7', '8']",[None]
237,10 dispatched to IO0,dispatch_io,10,IO0,[],"['5', '6', '9']","['7', '8']",['10']
239,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, '8']",['10']
239,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '8']","['5', '6', '9']","[None, None]",['10']
239,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['8'],"['5', '6', '9']","['7', None]",['10']
239,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['5', '6', '9']","['7', '8']",['10']
241,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['5', '6', '9', '7']","[None, '8']",['10']
241,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['5', '6', '9', '7']","[None, None]",['10']
241,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['5', '6', '9', '7']","['8', None]",['10']
243,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['5', '6', '9', '7']","[None, None]",['10']
243,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['5', '6', '9', '7']","['8', None]",['10']
245,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['5', '6', '9', '7', '8']","[None, None]",['10']
263,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['5', '6', '9', '7', '8']","[None, None]",[None]
263,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['5', '6', '9', '7', '8']","['10', None]",[None]
263,5 dispatched to IO0,dispatch_io,5,IO0,[],"['6', '9', '7', '8']","['10', None]",['5']
265,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7', '8']","[None, None]",['5']
265,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7', '8']","['10', None]",['5']
267,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7', '8']","[None, None]",['5']
267,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7', '8']","['10', None]",['5']
269,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['6', '9', '7', '8', '10']","[None, None]",['5']
285,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['6', '9', '7', '8', '10']","[None, None]",[None]
285,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['6', '9', '7', '8', '10']","['5', None]",[None]
285,6 dispatched to IO0,dispatch_io,6,IO0,[],"['9', '7', '8', '10']","['5', None]",['6']
287,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '8', '10']","[None, None]",['6']
287,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '8', '10']","['5', None]",['6']
289,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '8', '10']","[None, None]",['6']
289,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '8', '10']","['5', None]",['6']
291,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '8', '10']","[None, None]",['6']
291,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '8', '10']","['5', None]",['6']
293,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '8', '10']","[None, None]",['6']
293,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '8', '10']","['5', None]",['6']
295,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '8', '10']","[None, None]",['6']
295,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '8', '10']","['5', None]",['6']
296,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['9', '7', '8', '10', '5']","[None, None]",['6']
301,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['9', '7', '8', '10', '5']","[None, None]",[None]
301,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['9', '7', '8', '10', '5']","['6', None]",[None]
301,9 dispatched to IO0,dispatch_io,9,IO0,[],"['7', '8', '10', '5']","['6', None]",['9']
303,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
303,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
305,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
305,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
307,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '8', '10', '5']","[None, None]",['9']
307,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '8', '10', '5']","['6', None]",['9']
309,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['7', '8', '10', '5', '6']","[None, None]",['9']
313,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['7', '8', '10', '5', '6']","[None, None]",[None]
313,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '8', '10', '5', '6']","['9', None]",[None]
313,7 dispatched to IO0,dispatch_io,7,IO0,[],"['8', '10', '5', '6']","['9', None]",['7']
315,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '10', '5', '6']","[None, None]",['7']
315,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '10', '5', '6']","['9', None]",['7']
317,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '10', '5', '6']","[None, None]",['7']
317,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '10', '5', '6']","['9', None]",['7']
319,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '10', '5', '6']","[None, None]",['7']
319,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '10', '5', '6']","['9', None]",['7']
321,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '10', '5', '6']","[None, None]",['7']
321,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '10', '5', '6']","['9', None]",['7']
323,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '10', '5', '6']","[None, None]",['7']
323,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '10', '5', '6']","['9', None]",['7']
325,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['8', '10', '5', '6', '9']","[None, None]",['7']
336,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['8', '10', '5', '6', '9']","[None, None]",[None]
336,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '10', '5', '6', '9']","['7', None]",[None]
336,8 dispatched to IO0,dispatch_io,8,IO0,[],"['10', '5', '6', '9']","['7', None]",['8']
338,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6', '9']","[None, None]",['8']
338,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6', '9']","['7', None]",['8']
340,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6', '9']","[None, None]",['8']
340,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6', '9']","['7', None]",['8']
342,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6', '9']","[None, None]",['8']
342,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6', '9']","['7', None]",['8']
344,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '5', '6', '9']","[None, None]",['8']
344,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6', '9']","['7', None]",['8']
345,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['10', '5', '6', '9']","['7', None]",[None]
345,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['10', '5', '6', '9']","['7', '8']",[None]
345,10 dispatched to IO0,dispatch_io,10,IO0,[],"['5', '6', '9']","['7', '8']",['10']
346,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, '8']",['10']
346,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', '8']",['10']
347,8 finished all bursts,finished,8,CPU1,[],"['5', '6', '9']","['7', None]",['10']
348,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
348,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
350,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
350,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
352,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
352,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
354,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
354,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
355,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['5', '6', '9', '7']","[None, None]",['10']
363,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['5', '6', '9', '7']","[None, None]",[None]
363,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['5', '6', '9', '7']","['10', None]",[None]
363,5 dispatched to IO0,dispatch_io,5,IO0,[],"['6', '9', '7']","['10', None]",['5']
365,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
365,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
367,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
367,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
369,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
369,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
371,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
371,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
373,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
373,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
374,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['6', '9', '7', '10']","[None, None]",['5']
391,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['6', '9', '7', '10']","[None, None]",[None]
391,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['6', '9', '7', '10']","['5', None]",[None]
391,6 dispatched to IO0,dispatch_io,6,IO0,[],"['9', '7', '10']","['5', None]",['6']
393,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
393,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
395,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
395,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
396,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
396,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
398,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
398,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
400,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
400,6 finished I/O → ready queue,io_to_ready,6,IO0,"['5', '6']","['9', '7', '10']","[None, None]",[None]
400,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['9', '7', '10']","['5', None]",[None]
400,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['9', '7', '10']","['5', '6']",[None]
400,9 dispatched to IO0,dispatch_io,9,IO0,[],"['7', '10']","['5', '6']",['9']
402,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['7', '10']","[None, '6']",['9']
402,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '6']","['7', '10']","[None, None]",['9']
402,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['7', '10']","['5', None]",['9']
402,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '10']","['5', '6']",['9']
404,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['7', '10']","[None, '6']",['9']
404,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '6']","['7', '10']","[None, None]",['9']
404,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['7', '10']","['5', None]",['9']
404,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '10']","['5', '6']",['9']
406,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['7', '10', '5']","[None, '6']",['9']
406,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['7', '10', '5']","[None, None]",['9']
406,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '10', '5']","['6', None]",['9']
408,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '10', '5']","[None, None]",['9']
408,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '10', '5']","['6', None]",['9']
409,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['7', '10', '5', '6']","[None, None]",['9']
423,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['7', '10', '5', '6']","[None, None]",[None]
423,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '10', '5', '6']","['9', None]",[None]
423,7 dispatched to IO0,dispatch_io,7,IO0,[],"['10', '5', '6']","['9', None]",['7']
425,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '5', '6']","[None, None]",['7']
425,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '5', '6']","['9', None]",['7']
427,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '5', '6']","[None, None]",['7']
427,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '5', '6']","['9', None]",['7']
429,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '5', '6']","[None, None]",['7']
429,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '5', '6']","['9', None]",['7']
431,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '5', '6']","[None, None]",['7']
431,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '5', '6']","['9', None]",['7']
432,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['10', '5', '6', '9']","[None, None]",['7']
445,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['10', '5', '6', '9']","[None, None]",[None]
445,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6', '9']","['7', None]",[None]
445,10 dispatched to IO0,dispatch_io,10,IO0,[],"['5', '6', '9']","['7', None]",['10']
447,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
447,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
449,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
449,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
451,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
451,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
453,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '6', '9']","[None, None]",['10']
453,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '6', '9']","['7', None]",['10']
454,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['5', '6', '9', '7']","[None, None]",['10']
458,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['5', '6', '9', '7']","[None, None]",[None]
458,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['5', '6', '9', '7']","['10', None]",[None]
458,5 dispatched to IO0,dispatch_io,5,IO0,[],"['6', '9', '7']","['10', None]",['5']
460,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
460,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
462,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
462,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
464,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
464,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
466,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
466,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
468,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
468,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
470,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
470,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
472,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
472,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
473,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
473,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
475,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
475,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
477,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['6', '9', '7']","[None, None]",['5']
477,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '9', '7']","['10', None]",['5']
478,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['6', '9', '7']","['10', None]",[None]
478,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['6', '9', '7']","['10', '5']",[None]
478,6 dispatched to IO0,dispatch_io,6,IO0,[],"['9', '7']","['10', '5']",['6']
479,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['9', '7']","[None, '5']",['6']
479,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['9', '7']","['10', '5']",['6']
480,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['9', '7']","['10', None]",['6']
480,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['9', '7']","['10', '5']",['6']
481,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['9', '7']","[None, '5']",['6']
481,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['9', '7']","['10', '5']",['6']
482,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['9', '7', '10']","[None, '5']",['6']
482,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['9', '7', '10']","[None, None]",['6']
482,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
484,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
484,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
485,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
485,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
487,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
487,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
489,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
489,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
491,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['9', '7', '10']","[None, None]",['6']
491,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '10']","['5', None]",['6']
492,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['9', '7', '10', '5']","[None, None]",['6']
498,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['9', '7', '10', '5']","[None, None]",[None]
498,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['9', '7', '10', '5']","['6', None]",[None]
498,9 dispatched to IO0,dispatch_io,9,IO0,[],"['7', '10', '5']","['6', None]",['9']
500,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '10', '5']","[None, None]",['9']
500,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '10', '5']","['6', None]",['9']
502,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '10', '5']","[None, None]",['9']
502,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '10', '5']","['6', None]",['9']
504,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '10', '5']","[None, None]",['9']
504,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '10', '5']","['6', None]",['9']
506,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['7', '10', '5']","[None, None]",['9']
506,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '10', '5']","['6', None]",['9']
508,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['7', '10', '5', '6']","[None, None]",['9']
521,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['7', '10', '5', '6']","[None, None]",[None]
521,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '10', '5', '6']","['9', None]",[None]
521,7 dispatched to IO0,dispatch_io,7,IO0,[],"['10', '5', '6']","['9', None]",['7']
523,9 finished all bursts,finished,9,CPU0,[],"['10', '5', '6']","[None, None]",['7']
548,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['10', '5', '6']","[None, None]",[None]
548,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '5', '6']","['7', None]",[None]
548,10 dispatched to IO0,dispatch_io,10,IO0,[],"['5', '6']","['7', None]",['10']
550,7 finished all bursts,finished,7,CPU0,[],"['5', '6']","[None, None]",['10']
573,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['5', '6']","[None, None]",[None]
573,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['5', '6']","['10', None]",[None]
573,5 dispatched to IO0,dispatch_io,5,IO0,[],['6'],"['10', None]",['5']
575,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],['6'],"[None, None]",['5']
575,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],['6'],"['10', None]",['5']
577,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],['6'],"[None, None]",['5']
577,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],['6'],"['10', None]",['5']
579,10 finished all bursts,finished,10,CPU0,[],['6'],"[None, None]",['5']
580,5 finished all bursts,finished,5,IO0,[],['6'],"[None, None]",[None]
580,6 dispatched to IO0,dispatch_io,6,IO0,[],[],"[None, None]",['6']
588,6 finished all bursts,finished,6,IO0,[],[],"[None, None]",[None]
