<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
time_elapsed: 0.017s
</pre>
<pre>


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\spu_mald&#39;.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-129" target="file-frame">third_party/tests/utd-sv/spu_mald.v:129</a>: Warning: Identifier `\nxt_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-130" target="file-frame">third_party/tests/utd-sv/spu_mald.v:130</a>: Warning: Identifier `\cur_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_mald.v:134</a>: Warning: Identifier `\nxt_ldreq_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-135" target="file-frame">third_party/tests/utd-sv/spu_mald.v:135</a>: Warning: Identifier `\cur_ldreq_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-139" target="file-frame">third_party/tests/utd-sv/spu_mald.v:139</a>: Warning: Identifier `\nxt_wait4ln_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-140" target="file-frame">third_party/tests/utd-sv/spu_mald.v:140</a>: Warning: Identifier `\cur_wait4ln_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-144" target="file-frame">third_party/tests/utd-sv/spu_mald.v:144</a>: Warning: Identifier `\nxt_mamemwr_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-145" target="file-frame">third_party/tests/utd-sv/spu_mald.v:145</a>: Warning: Identifier `\cur_mamemwr_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_mald.v:149</a>: Warning: Identifier `\nxt_chk4mpa1maddr0_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-150" target="file-frame">third_party/tests/utd-sv/spu_mald.v:150</a>: Warning: Identifier `\cur_chk4mpa1maddr0_state&#39; is implicitly declared.
Successfully finished Verilog frontend.

</pre>
</body>