****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 20
Design : top
Version: F-2011.06-SP3-4
Date   : Tue Mar 25 18:23:32 2014
****************************************

Warning: There are 554 invalid end points for constrained paths. (UITE-416)

  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U193/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/U192/Y (NAND2X0_HVT)                             0.03       1.72 r
  comp_u/BestDist_reg[0]/D (SDFFX1_LVT)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/BestDist_reg[0]/CLK (SDFFX1_LVT)                            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
 Endpoint: comp_u/BestDist_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U199/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/U198/Y (NAND2X0_HVT)                             0.03       1.72 r
  comp_u/BestDist_reg[1]/D (SDFFX1_LVT)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/BestDist_reg[1]/CLK (SDFFX1_LVT)                            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U202/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/U201/Y (NAND2X0_HVT)                             0.03       1.72 r
  comp_u/BestDist_reg[2]/D (SDFFX1_LVT)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/BestDist_reg[2]/CLK (SDFFX1_LVT)                            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U204/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/U203/Y (NAND2X0_HVT)                             0.03       1.72 r
  comp_u/BestDist_reg[3]/D (SDFFX1_LVT)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/BestDist_reg[3]/CLK (SDFFX1_LVT)                            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U206/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/U205/Y (NAND2X0_HVT)                             0.03       1.72 r
  comp_u/BestDist_reg[4]/D (SDFFX1_LVT)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/BestDist_reg[4]/CLK (SDFFX1_LVT)                            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U208/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/U207/Y (NAND2X0_HVT)                             0.03       1.72 r
  comp_u/BestDist_reg[5]/D (SDFFX1_LVT)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/BestDist_reg[5]/CLK (SDFFX1_LVT)                            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U210/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/U209/Y (NAND2X0_HVT)                             0.03       1.72 r
  comp_u/BestDist_reg[6]/D (SDFFX1_LVT)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/BestDist_reg[6]/CLK (SDFFX1_LVT)                            2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.72
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U215/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionX_reg[0]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionX_reg[0]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U214/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionX_reg[1]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionX_reg[1]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U213/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionX_reg[2]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionX_reg[2]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U212/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionX_reg[3]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionX_reg[3]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U194/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionY_reg[0]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionY_reg[0]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U195/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionY_reg[1]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionY_reg[1]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U196/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionY_reg[2]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionY_reg[2]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/U160/Y (INVX0_HVT)                                0.02       0.58 r
  ctl_u/U159/Y (AND2X1_HVT)                               0.04       0.62 r
  ctl_u/U158/Y (AND2X1_HVT)                               0.04       0.66 r
  ctl_u/PEready[0] (control_test_1)                       0.00       0.66 r
  comp_u/PEready[0] (Comparator_test_1)                   0.00       0.66 r
  comp_u/U359/Y (INVX0_HVT)                               0.03       0.69 f
  comp_u/U355/Y (AND4X1_HVT)                              0.06       0.75 f
  comp_u/U341/Y (AND2X1_HVT)                              0.05       0.80 f
  comp_u/U335/Y (AND3X1_HVT)                              0.05       0.85 f
  comp_u/U332/Y (NAND4X0_HVT)                             0.03       0.88 r
  comp_u/U313/Y (NAND4X0_HVT)                             0.05       0.93 f
  comp_u/U305/Y (NOR4X0_HVT)                              0.09       1.02 r
  comp_u/U262/Y (AO221X1_HVT)                             0.05       1.08 r
  comp_u/U261/Y (AO221X1_HVT)                             0.05       1.13 r
  comp_u/U258/Y (NOR4X0_HVT)                              0.08       1.20 f
  comp_u/U257/Y (NAND2X0_HVT)                             0.03       1.23 r
  comp_u/U245/Y (INVX0_HVT)                               0.02       1.25 f
  comp_u/U244/Y (NAND2X0_HVT)                             0.02       1.27 r
  comp_u/U243/Y (AOI22X1_HVT)                             0.06       1.33 f
  comp_u/U242/Y (OR2X1_HVT)                               0.03       1.36 f
  comp_u/U241/Y (AO22X1_HVT)                              0.03       1.39 f
  comp_u/U219/Y (OA22X1_HVT)                              0.05       1.44 f
  comp_u/U218/Y (AO22X1_HVT)                              0.03       1.47 f
  comp_u/U217/Y (AO22X1_HVT)                              0.03       1.50 f
  comp_u/U216/Y (AND2X1_HVT)                              0.11       1.61 f
  comp_u/U197/Y (MUX21X1_HVT)                             0.08       1.70 f
  comp_u/motionY_reg[3]/D (SDFFX1_LVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  comp_u/motionY_reg[3]/CLK (SDFFX1_LVT)                             2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  ------------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -1.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/S1S2mux[1] (control_test_1)                       0.00       0.55 f
  pe_u/S1S2mux[1] (PEtotal_test_1)                        0.00       0.55 f
  pe_u/pe1/S1S2mux (PE_13_test_1)                         0.00       0.55 f
  pe_u/pe1/U20/Y (MUX21X1_HVT)                            0.09       0.64 f
  pe_u/pe1/sub_88/B[1] (PE_13_DW01_sub_6)                 0.00       0.64 f
  pe_u/pe1/sub_88/U67/Y (INVX0_HVT)                       0.03       0.68 r
  pe_u/pe1/sub_88/U66/Y (NAND2X0_HVT)                     0.05       0.72 f
  pe_u/pe1/sub_88/U65/Y (OA21X1_HVT)                      0.05       0.78 f
  pe_u/pe1/sub_88/U64/Y (XNOR2X1_HVT)                     0.08       0.86 r
  pe_u/pe1/sub_88/DIFF[1] (PE_13_DW01_sub_6)              0.00       0.86 r
  pe_u/pe1/add_94/B[1] (PE_13_DW01_add_5)                 0.00       0.86 r
  pe_u/pe1/add_94/U66/Y (INVX0_HVT)                       0.03       0.89 f
  pe_u/pe1/add_94/U63/Y (NAND2X0_HVT)                     0.04       0.92 r
  pe_u/pe1/add_94/U61/Y (INVX0_HVT)                       0.03       0.95 f
  pe_u/pe1/add_94/U58/Y (OR2X1_HVT)                       0.04       0.99 f
  pe_u/pe1/add_94/U53/Y (INVX0_HVT)                       0.02       1.01 r
  pe_u/pe1/add_94/U52/Y (OR2X1_HVT)                       0.04       1.05 r
  pe_u/pe1/add_94/U51/Y (AO22X1_HVT)                      0.05       1.10 r
  pe_u/pe1/add_94/U48/Y (AO21X1_HVT)                      0.07       1.17 r
  pe_u/pe1/add_94/U46/Y (OR2X1_HVT)                       0.04       1.21 r
  pe_u/pe1/add_94/U45/Y (AO22X1_HVT)                      0.06       1.27 r
  pe_u/pe1/add_94/U43/Y (OR2X1_HVT)                       0.04       1.31 r
  pe_u/pe1/add_94/U42/Y (AO22X1_HVT)                      0.06       1.37 r
  pe_u/pe1/add_94/U40/Y (OR2X1_HVT)                       0.04       1.41 r
  pe_u/pe1/add_94/U39/Y (AO22X1_HVT)                      0.06       1.47 r
  pe_u/pe1/add_94/U37/Y (OR2X1_HVT)                       0.04       1.51 r
  pe_u/pe1/add_94/U36/Y (AO22X1_HVT)                      0.04       1.56 r
  pe_u/pe1/add_94/SUM[8] (PE_13_DW01_add_5)               0.00       1.56 r
  pe_u/pe1/U44/Y (AND2X1_HVT)                             0.05       1.61 r
  pe_u/pe1/U42/Y (OR2X1_HVT)                              0.04       1.65 r
  pe_u/pe1/Accumulate_reg[0]/D (SDFFX1_LVT)               0.00       1.65 r
  data arrival time                                                  1.65

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe1/Accumulate_reg[0]/CLK (SDFFX1_LVT)                        2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/S1S2mux[1] (control_test_1)                       0.00       0.55 f
  pe_u/S1S2mux[1] (PEtotal_test_1)                        0.00       0.55 f
  pe_u/pe1/S1S2mux (PE_13_test_1)                         0.00       0.55 f
  pe_u/pe1/U20/Y (MUX21X1_HVT)                            0.09       0.64 f
  pe_u/pe1/sub_88/B[1] (PE_13_DW01_sub_6)                 0.00       0.64 f
  pe_u/pe1/sub_88/U67/Y (INVX0_HVT)                       0.03       0.68 r
  pe_u/pe1/sub_88/U66/Y (NAND2X0_HVT)                     0.05       0.72 f
  pe_u/pe1/sub_88/U65/Y (OA21X1_HVT)                      0.05       0.78 f
  pe_u/pe1/sub_88/U64/Y (XNOR2X1_HVT)                     0.08       0.86 r
  pe_u/pe1/sub_88/DIFF[1] (PE_13_DW01_sub_6)              0.00       0.86 r
  pe_u/pe1/add_94/B[1] (PE_13_DW01_add_5)                 0.00       0.86 r
  pe_u/pe1/add_94/U66/Y (INVX0_HVT)                       0.03       0.89 f
  pe_u/pe1/add_94/U63/Y (NAND2X0_HVT)                     0.04       0.92 r
  pe_u/pe1/add_94/U61/Y (INVX0_HVT)                       0.03       0.95 f
  pe_u/pe1/add_94/U58/Y (OR2X1_HVT)                       0.04       0.99 f
  pe_u/pe1/add_94/U53/Y (INVX0_HVT)                       0.02       1.01 r
  pe_u/pe1/add_94/U52/Y (OR2X1_HVT)                       0.04       1.05 r
  pe_u/pe1/add_94/U51/Y (AO22X1_HVT)                      0.05       1.10 r
  pe_u/pe1/add_94/U48/Y (AO21X1_HVT)                      0.07       1.17 r
  pe_u/pe1/add_94/U46/Y (OR2X1_HVT)                       0.04       1.21 r
  pe_u/pe1/add_94/U45/Y (AO22X1_HVT)                      0.06       1.27 r
  pe_u/pe1/add_94/U43/Y (OR2X1_HVT)                       0.04       1.31 r
  pe_u/pe1/add_94/U42/Y (AO22X1_HVT)                      0.06       1.37 r
  pe_u/pe1/add_94/U40/Y (OR2X1_HVT)                       0.04       1.41 r
  pe_u/pe1/add_94/U39/Y (AO22X1_HVT)                      0.06       1.47 r
  pe_u/pe1/add_94/U37/Y (OR2X1_HVT)                       0.04       1.51 r
  pe_u/pe1/add_94/U36/Y (AO22X1_HVT)                      0.04       1.56 r
  pe_u/pe1/add_94/SUM[8] (PE_13_DW01_add_5)               0.00       1.56 r
  pe_u/pe1/U44/Y (AND2X1_HVT)                             0.05       1.61 r
  pe_u/pe1/U40/Y (OR2X1_HVT)                              0.04       1.65 r
  pe_u/pe1/Accumulate_reg[1]/D (SDFFX1_LVT)               0.00       1.65 r
  data arrival time                                                  1.65

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe1/Accumulate_reg[1]/CLK (SDFFX1_LVT)                        2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/S1S2mux[1] (control_test_1)                       0.00       0.55 f
  pe_u/S1S2mux[1] (PEtotal_test_1)                        0.00       0.55 f
  pe_u/pe1/S1S2mux (PE_13_test_1)                         0.00       0.55 f
  pe_u/pe1/U20/Y (MUX21X1_HVT)                            0.09       0.64 f
  pe_u/pe1/sub_88/B[1] (PE_13_DW01_sub_6)                 0.00       0.64 f
  pe_u/pe1/sub_88/U67/Y (INVX0_HVT)                       0.03       0.68 r
  pe_u/pe1/sub_88/U66/Y (NAND2X0_HVT)                     0.05       0.72 f
  pe_u/pe1/sub_88/U65/Y (OA21X1_HVT)                      0.05       0.78 f
  pe_u/pe1/sub_88/U64/Y (XNOR2X1_HVT)                     0.08       0.86 r
  pe_u/pe1/sub_88/DIFF[1] (PE_13_DW01_sub_6)              0.00       0.86 r
  pe_u/pe1/add_94/B[1] (PE_13_DW01_add_5)                 0.00       0.86 r
  pe_u/pe1/add_94/U66/Y (INVX0_HVT)                       0.03       0.89 f
  pe_u/pe1/add_94/U63/Y (NAND2X0_HVT)                     0.04       0.92 r
  pe_u/pe1/add_94/U61/Y (INVX0_HVT)                       0.03       0.95 f
  pe_u/pe1/add_94/U58/Y (OR2X1_HVT)                       0.04       0.99 f
  pe_u/pe1/add_94/U53/Y (INVX0_HVT)                       0.02       1.01 r
  pe_u/pe1/add_94/U52/Y (OR2X1_HVT)                       0.04       1.05 r
  pe_u/pe1/add_94/U51/Y (AO22X1_HVT)                      0.05       1.10 r
  pe_u/pe1/add_94/U48/Y (AO21X1_HVT)                      0.07       1.17 r
  pe_u/pe1/add_94/U46/Y (OR2X1_HVT)                       0.04       1.21 r
  pe_u/pe1/add_94/U45/Y (AO22X1_HVT)                      0.06       1.27 r
  pe_u/pe1/add_94/U43/Y (OR2X1_HVT)                       0.04       1.31 r
  pe_u/pe1/add_94/U42/Y (AO22X1_HVT)                      0.06       1.37 r
  pe_u/pe1/add_94/U40/Y (OR2X1_HVT)                       0.04       1.41 r
  pe_u/pe1/add_94/U39/Y (AO22X1_HVT)                      0.06       1.47 r
  pe_u/pe1/add_94/U37/Y (OR2X1_HVT)                       0.04       1.51 r
  pe_u/pe1/add_94/U36/Y (AO22X1_HVT)                      0.04       1.56 r
  pe_u/pe1/add_94/SUM[8] (PE_13_DW01_add_5)               0.00       1.56 r
  pe_u/pe1/U44/Y (AND2X1_HVT)                             0.05       1.61 r
  pe_u/pe1/U38/Y (OR2X1_HVT)                              0.04       1.65 r
  pe_u/pe1/Accumulate_reg[2]/D (SDFFX1_LVT)               0.00       1.65 r
  data arrival time                                                  1.65

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe1/Accumulate_reg[2]/CLK (SDFFX1_LVT)                        2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/S1S2mux[1] (control_test_1)                       0.00       0.55 f
  pe_u/S1S2mux[1] (PEtotal_test_1)                        0.00       0.55 f
  pe_u/pe1/S1S2mux (PE_13_test_1)                         0.00       0.55 f
  pe_u/pe1/U20/Y (MUX21X1_HVT)                            0.09       0.64 f
  pe_u/pe1/sub_88/B[1] (PE_13_DW01_sub_6)                 0.00       0.64 f
  pe_u/pe1/sub_88/U67/Y (INVX0_HVT)                       0.03       0.68 r
  pe_u/pe1/sub_88/U66/Y (NAND2X0_HVT)                     0.05       0.72 f
  pe_u/pe1/sub_88/U65/Y (OA21X1_HVT)                      0.05       0.78 f
  pe_u/pe1/sub_88/U64/Y (XNOR2X1_HVT)                     0.08       0.86 r
  pe_u/pe1/sub_88/DIFF[1] (PE_13_DW01_sub_6)              0.00       0.86 r
  pe_u/pe1/add_94/B[1] (PE_13_DW01_add_5)                 0.00       0.86 r
  pe_u/pe1/add_94/U66/Y (INVX0_HVT)                       0.03       0.89 f
  pe_u/pe1/add_94/U63/Y (NAND2X0_HVT)                     0.04       0.92 r
  pe_u/pe1/add_94/U61/Y (INVX0_HVT)                       0.03       0.95 f
  pe_u/pe1/add_94/U58/Y (OR2X1_HVT)                       0.04       0.99 f
  pe_u/pe1/add_94/U53/Y (INVX0_HVT)                       0.02       1.01 r
  pe_u/pe1/add_94/U52/Y (OR2X1_HVT)                       0.04       1.05 r
  pe_u/pe1/add_94/U51/Y (AO22X1_HVT)                      0.05       1.10 r
  pe_u/pe1/add_94/U48/Y (AO21X1_HVT)                      0.07       1.17 r
  pe_u/pe1/add_94/U46/Y (OR2X1_HVT)                       0.04       1.21 r
  pe_u/pe1/add_94/U45/Y (AO22X1_HVT)                      0.06       1.27 r
  pe_u/pe1/add_94/U43/Y (OR2X1_HVT)                       0.04       1.31 r
  pe_u/pe1/add_94/U42/Y (AO22X1_HVT)                      0.06       1.37 r
  pe_u/pe1/add_94/U40/Y (OR2X1_HVT)                       0.04       1.41 r
  pe_u/pe1/add_94/U39/Y (AO22X1_HVT)                      0.06       1.47 r
  pe_u/pe1/add_94/U37/Y (OR2X1_HVT)                       0.04       1.51 r
  pe_u/pe1/add_94/U36/Y (AO22X1_HVT)                      0.04       1.56 r
  pe_u/pe1/add_94/SUM[8] (PE_13_DW01_add_5)               0.00       1.56 r
  pe_u/pe1/U44/Y (AND2X1_HVT)                             0.05       1.61 r
  pe_u/pe1/U36/Y (OR2X1_HVT)                              0.04       1.65 r
  pe_u/pe1/Accumulate_reg[3]/D (SDFFX1_LVT)               0.00       1.65 r
  data arrival time                                                  1.65

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe1/Accumulate_reg[3]/CLK (SDFFX1_LVT)                        2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (SDFFX1_LVT)                     0.00       0.00 r
  ctl_u/count_reg[2]/QN (SDFFX1_LVT)                      0.05       0.05 r
  ctl_u/U165/Y (NAND2X0_HVT)                              0.13       0.19 f
  ctl_u/U164/Y (INVX0_HVT)                                0.04       0.23 r
  ctl_u/U163/Y (NAND2X0_HVT)                              0.15       0.38 f
  ctl_u/U162/Y (INVX0_HVT)                                0.03       0.41 r
  ctl_u/U161/Y (NAND2X0_HVT)                              0.14       0.55 f
  ctl_u/S1S2mux[1] (control_test_1)                       0.00       0.55 f
  pe_u/S1S2mux[1] (PEtotal_test_1)                        0.00       0.55 f
  pe_u/pe1/S1S2mux (PE_13_test_1)                         0.00       0.55 f
  pe_u/pe1/U20/Y (MUX21X1_HVT)                            0.09       0.64 f
  pe_u/pe1/sub_88/B[1] (PE_13_DW01_sub_6)                 0.00       0.64 f
  pe_u/pe1/sub_88/U67/Y (INVX0_HVT)                       0.03       0.68 r
  pe_u/pe1/sub_88/U66/Y (NAND2X0_HVT)                     0.05       0.72 f
  pe_u/pe1/sub_88/U65/Y (OA21X1_HVT)                      0.05       0.78 f
  pe_u/pe1/sub_88/U64/Y (XNOR2X1_HVT)                     0.08       0.86 r
  pe_u/pe1/sub_88/DIFF[1] (PE_13_DW01_sub_6)              0.00       0.86 r
  pe_u/pe1/add_94/B[1] (PE_13_DW01_add_5)                 0.00       0.86 r
  pe_u/pe1/add_94/U66/Y (INVX0_HVT)                       0.03       0.89 f
  pe_u/pe1/add_94/U63/Y (NAND2X0_HVT)                     0.04       0.92 r
  pe_u/pe1/add_94/U61/Y (INVX0_HVT)                       0.03       0.95 f
  pe_u/pe1/add_94/U58/Y (OR2X1_HVT)                       0.04       0.99 f
  pe_u/pe1/add_94/U53/Y (INVX0_HVT)                       0.02       1.01 r
  pe_u/pe1/add_94/U52/Y (OR2X1_HVT)                       0.04       1.05 r
  pe_u/pe1/add_94/U51/Y (AO22X1_HVT)                      0.05       1.10 r
  pe_u/pe1/add_94/U48/Y (AO21X1_HVT)                      0.07       1.17 r
  pe_u/pe1/add_94/U46/Y (OR2X1_HVT)                       0.04       1.21 r
  pe_u/pe1/add_94/U45/Y (AO22X1_HVT)                      0.06       1.27 r
  pe_u/pe1/add_94/U43/Y (OR2X1_HVT)                       0.04       1.31 r
  pe_u/pe1/add_94/U42/Y (AO22X1_HVT)                      0.06       1.37 r
  pe_u/pe1/add_94/U40/Y (OR2X1_HVT)                       0.04       1.41 r
  pe_u/pe1/add_94/U39/Y (AO22X1_HVT)                      0.06       1.47 r
  pe_u/pe1/add_94/U37/Y (OR2X1_HVT)                       0.04       1.51 r
  pe_u/pe1/add_94/U36/Y (AO22X1_HVT)                      0.04       1.56 r
  pe_u/pe1/add_94/SUM[8] (PE_13_DW01_add_5)               0.00       1.56 r
  pe_u/pe1/U44/Y (AND2X1_HVT)                             0.05       1.61 r
  pe_u/pe1/U34/Y (OR2X1_HVT)                              0.04       1.65 r
  pe_u/pe1/Accumulate_reg[4]/D (SDFFX1_LVT)               0.00       1.65 r
  data arrival time                                                  1.65

  clock ideal_clock1 (rise edge)                          2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  pe_u/pe1/Accumulate_reg[4]/CLK (SDFFX1_LVT)                        2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  ------------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.30


1
