#include "instructions.h"

namespace cpu {

const Instruction Instructions[] {

    { 0x00, BRK, Imp, 1, 7 },
    { 0x01, ORA, InX, 2, 6 },
    { 0x05, ORA, Zpg, 2, 3 },
    { 0x06, ASL, Zpg, 2, 5 },
    { 0x08, PHP, Imp, 1, 3 },
    { 0x09, ORA, Imm, 2, 2 },
    { 0x0a, ASL, Acc, 1, 2 },
    { 0x0d, ORA, Abs, 3, 4 },
    { 0x0e, ASL, Abs, 3, 6 },

    { 0x10, BPL, Rel, 2, 2 },
    { 0x11, ORA, InY, 2, 5 },
    { 0x15, ORA, ZpX, 2, 4 },
    { 0x16, ASL, ZpX, 2, 6 },
    { 0x18, CLC, Imp, 1, 2 },
    { 0x19, ORA, AbY, 3, 4 },
    { 0x1d, ORA, AbX, 3, 4 },
    { 0x1e, ASL, AbX, 3, 7 },

    { 0x20, JSR, Abs, 3, 6 },
    { 0x21, AND, InX, 2, 6 },
    { 0x24, BIT, Zpg, 2, 3 },
    { 0x25, AND, Zpg, 2, 3 },
    { 0x26, ROL, Zpg, 2, 5 },
    { 0x28, PLP, Imp, 1, 4 },
    { 0x29, AND, Imm, 2, 2 },
    { 0x2a, ROL, Acc, 1, 2 },
    { 0x2c, BIT, Abs, 3, 4 },
    { 0x2d, AND, Abs, 3, 4 },
    { 0x2e, ROL, Abs, 3, 6 },

    { 0x30, BMI, Rel, 2, 2 },
    { 0x31, AND, InY, 2, 5 },
    { 0x35, AND, ZpX, 2, 4 },
    { 0x36, ROL, ZpX, 2, 6 },
    { 0x38, SEC, Imp, 1, 2 },
    { 0x39, AND, AbY, 3, 4 },
    { 0x3d, AND, AbX, 3, 4 },
    { 0x3e, ROL, AbX, 3, 7 },

    { 0x40, RTI, Imp, 1, 6 },
    { 0x41, EOR, InX, 2, 6 },
    { 0x45, EOR, Zpg, 2, 3 },
    { 0x46, LSR, Zpg, 2, 5 },
    { 0x48, PHA, Imp, 1, 3 },
    { 0x49, EOR, Imm, 2, 2 },
    { 0x4a, LSR, Acc, 1, 2 },
    { 0x4c, JMP, Abs, 3, 3 },
    { 0x4d, EOR, Abs, 3, 4 },
    { 0x4e, LSR, Abs, 3, 6 },

    { 0x50, BVC, Rel, 2, 2 },
    { 0x51, EOR, InY, 2, 5 },
    { 0x55, EOR, ZpX, 2, 4 },
    { 0x56, LSR, ZpX, 2, 6 },
    { 0x58, CLI, Imp, 1, 2 },
    { 0x59, EOR, AbY, 3, 4 },
    { 0x5d, EOR, AbX, 3, 4 },
    { 0x5e, LSR, AbX, 3, 7 },

    { 0x60, RTS, Imp, 1, 6 },
    { 0x61, ADC, InX, 2, 6 },
    { 0x65, ADC, Zpg, 2, 3 },
    { 0x66, ROR, Zpg, 2, 5 },
    { 0x68, PLA, Imp, 1, 4 },
    { 0x69, ADC, Imm, 2, 2 },
    { 0x6a, ROR, Acc, 1, 2 },
    { 0x6c, JMP, Ind, 3, 6 },
    { 0x6d, ADC, Abs, 3, 4 },
    { 0x6e, ROR, Abs, 3, 6 },

    { 0x70, BVS, Rel, 2, 2 },
    { 0x71, ADC, InY, 2, 5 },
    { 0x75, ADC, ZpX, 2, 4 },
    { 0x76, ROR, ZpX, 2, 6 },
    { 0x78, SEI, Imp, 1, 2 },
    { 0x79, ADC, AbY, 3, 4 },
    { 0x7d, ADC, AbX, 3, 4 },
    { 0x7e, ROR, AbX, 3, 7 },


    { 0x81, STA, InX, 2, 6 },
    { 0x84, STY, Zpg, 2, 3 },
    { 0x85, STA, Zpg, 2, 3 },
    { 0x86, STX, Zpg, 2, 3 },
    { 0x88, DEY, Imp, 1, 2 },
    { 0x8a, TXA, Imp, 1, 2 },
    { 0x8c, STY, Abs, 3, 4 },
    { 0x8d, STA, Abs, 3, 4 },
    { 0x8e, STX, Abs, 3, 4 },

    { 0x90, BCC, Rel, 2, 2 },
    { 0x91, STA, InY, 2, 6 },
    { 0x94, STY, ZpX, 2, 4 },
    { 0x95, STA, ZpX, 2, 4 },
    { 0x96, STX, ZpY, 2, 4 },
    { 0x98, TYA, Imp, 1, 2 },
    { 0x99, STA, AbY, 3, 5 },
    { 0x9a, TXS, Imp, 1, 2 },
    { 0x9d, STA, AbX, 3, 5 },

    { 0xa0, LDY, Imm, 2, 2 },
    { 0xa1, LDA, InX, 2, 6 },
    { 0xa2, LDX, Imm, 2, 2 },
    { 0xa4, LDY, Zpg, 2, 3 },
    { 0xa5, LDA, Zpg, 2, 3 },
    { 0xa6, LDX, Zpg, 2, 3 },
    { 0xa8, TAY, Imp, 1, 2 },
    { 0xa9, LDA, Imm, 2, 2 },
    { 0xaa, TAX, Imp, 1, 2 },
    { 0xac, LDY, Abs, 3, 4 },
    { 0xad, LDA, Abs, 3, 4 },
    { 0xae, LDX, Abs, 3, 4 },

    { 0xb0, BCS, Rel, 2, 2 },
    { 0xb1, LDA, InY, 2, 5 },
    { 0xb4, LDY, ZpX, 2, 4 },
    { 0xb5, LDA, ZpX, 2, 4 },
    { 0xb6, LDX, ZpY, 2, 4 },
    { 0xb8, CLV, Imp, 1, 2 },
    { 0xb9, LDA, AbY, 3, 4 },
    { 0xba, TSX, Imp, 1, 2 },
    { 0xbc, LDY, AbX, 3, 4 },
    { 0xbd, LDA, AbX, 3, 4 },
    { 0xbe, LDX, AbY, 3, 4 },


    { 0xc0, CPY, Imm, 2, 2 },
    { 0xc1, CMP, InX, 2, 6 },
    { 0xc4, CPY, Zpg, 2, 3 },
    { 0xc5, CMP, Zpg, 2, 3 },
    { 0xc6, DEC, Zpg, 2, 5 },
    { 0xc8, INY, Imp, 1, 2 },
    { 0xc9, CMP, Imm, 2, 2 },
    { 0xca, DEX, Imp, 1, 2 },
    { 0xcc, CPY, Abs, 3, 4 },
    { 0xcd, CMP, Abs, 3, 4 },
    { 0xce, DEC, Abs, 3, 6 },

    { 0xd0, BNE, Rel, 2, 2 },
    { 0xd1, CMP, InY, 2, 5 },
    { 0xd5, CMP, ZpX, 2, 4 },
    { 0xd6, DEC, ZpX, 2, 6 },
    { 0xd8, CLD, Imp, 1, 2 },
    { 0xd9, CMP, AbY, 3, 4 },
    { 0xde, CMP, AbX, 3, 4 },
    { 0xdf, DEC, AbX, 3, 7 },

    { 0xe0, CPX, Imm, 2, 2 },
    { 0xe1, SBC, InX, 2, 6 },
    { 0xe4, CPX, Zpg, 2, 3 },
    { 0xe5, SBC, Zpg, 2, 3 },
    { 0xe6, INC, Zpg, 2, 5 },
    { 0xe8, INX, Imp, 1, 2 },
    { 0xe9, SBC, Imm, 2, 2 },
    { 0xea, NOP, Imp, 1, 2 },
    { 0xec, CPX, Abs, 3, 4 },
    { 0xed, SBC, Abs, 3, 4 },
    { 0xee, INC, Abs, 3, 6 },


    { 0xf0, BEQ, Rel, 2, 2 },
    { 0xf1, SBC, InY, 2, 5 },
    { 0xf5, SBC, ZpX, 2, 4 },
    { 0xf6, INC, ZpX, 2, 6 },
    { 0xf8, SED, Imp, 1, 2 },
    { 0xf9, SBC, AbY, 3, 4 },
    { 0xfd, SBC, AbX, 3, 4 },
    { 0xfe, INC, AbX, 3, 7 }

};

}
