Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /alottadata/tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot KPL_TB_behav xil_defaultlib.KPL_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'Y' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/KPL_TB.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KPL
Compiling module xil_defaultlib.KPL_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot KPL_TB_behav
