0.7
2020.2
May  7 2023
15:24:31
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v,1697204429,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/Top_tb.v,,CFGLUT5_HD100;CFGLUT5_HD101;CFGLUT5_HD102;CFGLUT5_HD103;CFGLUT5_HD104;CFGLUT5_HD105;CFGLUT5_HD106;CFGLUT5_HD107;CFGLUT5_HD108;CFGLUT5_HD109;CFGLUT5_HD110;CFGLUT5_HD111;CFGLUT5_HD112;CFGLUT5_HD113;CFGLUT5_HD114;CFGLUT5_HD115;CFGLUT5_HD116;CFGLUT5_HD117;CFGLUT5_HD118;CFGLUT5_HD119;CFGLUT5_HD120;CFGLUT5_HD121;CFGLUT5_HD122;CFGLUT5_HD123;CFGLUT5_HD124;CFGLUT5_HD125;CFGLUT5_HD126;CFGLUT5_HD127;CFGLUT5_HD128;CFGLUT5_HD129;CFGLUT5_HD130;CFGLUT5_HD131;CFGLUT5_HD132;CFGLUT5_HD133;CFGLUT5_HD134;CFGLUT5_HD135;CFGLUT5_HD136;CFGLUT5_HD137;CFGLUT5_HD138;CFGLUT5_HD139;CFGLUT5_HD140;CFGLUT5_HD141;CFGLUT5_HD142;CFGLUT5_HD143;CFGLUT5_HD144;CFGLUT5_HD145;CFGLUT5_HD146;CFGLUT5_HD147;CFGLUT5_HD148;CFGLUT5_HD149;CFGLUT5_HD150;CFGLUT5_HD151;CFGLUT5_HD152;CFGLUT5_HD78;CFGLUT5_HD79;CFGLUT5_HD80;CFGLUT5_HD81;CFGLUT5_HD82;CFGLUT5_HD83;CFGLUT5_HD84;CFGLUT5_HD85;CFGLUT5_HD86;CFGLUT5_HD87;CFGLUT5_HD88;CFGLUT5_HD89;CFGLUT5_HD90;CFGLUT5_HD91;CFGLUT5_HD92;CFGLUT5_HD93;CFGLUT5_HD94;CFGLUT5_HD95;CFGLUT5_HD96;CFGLUT5_HD97;CFGLUT5_HD98;CFGLUT5_HD99;CFGLUT5_UNIQ_BASE_;Led_Task;RAM32M_HD73;RAM32M_HD74;RAM32M_HD75;RAM32M_HD76;RAM32M_HD77;RAM32M_UNIQ_BASE_;Top;UART;UART_RX;UART_TX;Uart_TaskCtrl;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ltlib_v1_0_0_bscan;ltlib_v1_0_0_generic_mux;memory;memory__parameterized0;pll_clock;pll_clock_clk_wiz;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;u_ila_0;u_ila_0_blk_mem_gen_v8_4_6;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_generic_cstr;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_width;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_width__parameterized0;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_width__parameterized1;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_width__parameterized2;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_width__parameterized3;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized0;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized1;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized2;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3;u_ila_0_blk_mem_gen_v8_4_6_blk_mem_gen_top;u_ila_0_blk_mem_gen_v8_4_6_synth;u_ila_0_ila_v6_2_13_ila;u_ila_0_ila_v6_2_13_ila_cap_addrgen;u_ila_0_ila_v6_2_13_ila_cap_ctrl_legacy;u_ila_0_ila_v6_2_13_ila_cap_sample_counter;u_ila_0_ila_v6_2_13_ila_cap_window_counter;u_ila_0_ila_v6_2_13_ila_core;u_ila_0_ila_v6_2_13_ila_register;u_ila_0_ila_v6_2_13_ila_reset_ctrl;u_ila_0_ila_v6_2_13_ila_trace_memory;u_ila_0_ila_v6_2_13_ila_trig_match;u_ila_0_ila_v6_2_13_ila_trigger;u_ila_0_ltlib_v1_0_0_all_typeA;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_1;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_10;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_13;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_16;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_18;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_21;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_24;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_27;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_4;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_7;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized1;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized1_48;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized1_52;u_ila_0_ltlib_v1_0_0_all_typeA_slice;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_11;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_14;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_17;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_19;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_2;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_22;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_25;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_28;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_29;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_8;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_49;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_53;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_50;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_54;u_ila_0_ltlib_v1_0_0_allx_typeA;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_20;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_23;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_26;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_0;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_12;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_15;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_3;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_6;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_9;u_ila_0_ltlib_v1_0_0_allx_typeA_nodelay;u_ila_0_ltlib_v1_0_0_allx_typeA_nodelay_47;u_ila_0_ltlib_v1_0_0_allx_typeA_nodelay_51;u_ila_0_ltlib_v1_0_0_async_edge_xfer;u_ila_0_ltlib_v1_0_0_async_edge_xfer__1;u_ila_0_ltlib_v1_0_0_async_edge_xfer__2;u_ila_0_ltlib_v1_0_0_async_edge_xfer__3;u_ila_0_ltlib_v1_0_0_cfglut4;u_ila_0_ltlib_v1_0_0_cfglut4__1;u_ila_0_ltlib_v1_0_0_cfglut5;u_ila_0_ltlib_v1_0_0_cfglut5__1;u_ila_0_ltlib_v1_0_0_cfglut5__2;u_ila_0_ltlib_v1_0_0_cfglut6;u_ila_0_ltlib_v1_0_0_cfglut6__1;u_ila_0_ltlib_v1_0_0_cfglut6__parameterized0;u_ila_0_ltlib_v1_0_0_cfglut7;u_ila_0_ltlib_v1_0_0_cfglut7__1;u_ila_0_ltlib_v1_0_0_generic_memrd;u_ila_0_ltlib_v1_0_0_match;u_ila_0_ltlib_v1_0_0_match__parameterized0;u_ila_0_ltlib_v1_0_0_match__parameterized0__1;u_ila_0_ltlib_v1_0_0_match__parameterized0__2;u_ila_0_ltlib_v1_0_0_match__parameterized0__3;u_ila_0_ltlib_v1_0_0_match__parameterized1;u_ila_0_ltlib_v1_0_0_match__parameterized1__1;u_ila_0_ltlib_v1_0_0_match__parameterized1__2;u_ila_0_ltlib_v1_0_0_match__parameterized1__3;u_ila_0_ltlib_v1_0_0_match__parameterized1__4;u_ila_0_ltlib_v1_0_0_match__parameterized1__5;u_ila_0_ltlib_v1_0_0_match__parameterized1__6;u_ila_0_ltlib_v1_0_0_match_nodelay;u_ila_0_ltlib_v1_0_0_match_nodelay__1;u_ila_0_ltlib_v1_0_0_match_nodelay__2;u_ila_0_ltlib_v1_0_0_rising_edge_detection;u_ila_0_ltlib_v1_0_0_rising_edge_detection__1;u_ila_0_xsdbs_v1_0_2_reg__parameterized31;u_ila_0_xsdbs_v1_0_2_reg__parameterized32;u_ila_0_xsdbs_v1_0_2_reg__parameterized33;u_ila_0_xsdbs_v1_0_2_reg__parameterized34;u_ila_0_xsdbs_v1_0_2_reg__parameterized46;u_ila_0_xsdbs_v1_0_2_reg__parameterized47;u_ila_0_xsdbs_v1_0_2_reg__parameterized48;u_ila_0_xsdbs_v1_0_2_reg__parameterized49;u_ila_0_xsdbs_v1_0_2_reg__parameterized50;u_ila_0_xsdbs_v1_0_2_reg__parameterized51;u_ila_0_xsdbs_v1_0_2_reg__parameterized52;u_ila_0_xsdbs_v1_0_2_reg__parameterized53;u_ila_0_xsdbs_v1_0_2_reg__parameterized54;u_ila_0_xsdbs_v1_0_2_reg__parameterized55;u_ila_0_xsdbs_v1_0_2_reg__parameterized56;u_ila_0_xsdbs_v1_0_2_reg__parameterized57;u_ila_0_xsdbs_v1_0_2_reg__parameterized59;u_ila_0_xsdbs_v1_0_2_reg__parameterized61;u_ila_0_xsdbs_v1_0_2_reg__parameterized64;u_ila_0_xsdbs_v1_0_2_reg_ctl;u_ila_0_xsdbs_v1_0_2_reg_ctl_33;u_ila_0_xsdbs_v1_0_2_reg_ctl_34;u_ila_0_xsdbs_v1_0_2_reg_ctl_35;u_ila_0_xsdbs_v1_0_2_reg_ctl_36;u_ila_0_xsdbs_v1_0_2_reg_ctl_39;u_ila_0_xsdbs_v1_0_2_reg_ctl_40;u_ila_0_xsdbs_v1_0_2_reg_ctl_41;u_ila_0_xsdbs_v1_0_2_reg_ctl_42;u_ila_0_xsdbs_v1_0_2_reg_ctl_43;u_ila_0_xsdbs_v1_0_2_reg_ctl_46;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_37;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_38;u_ila_0_xsdbs_v1_0_2_reg_p2s;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized10;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized11;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized9;u_ila_0_xsdbs_v1_0_2_reg_stat;u_ila_0_xsdbs_v1_0_2_reg_stat_30;u_ila_0_xsdbs_v1_0_2_reg_stat_31;u_ila_0_xsdbs_v1_0_2_reg_stat_32;u_ila_0_xsdbs_v1_0_2_reg_stat_44;u_ila_0_xsdbs_v1_0_2_reg_stat_45;u_ila_0_xsdbs_v1_0_2_reg_stream;u_ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;u_ila_0_xsdbs_v1_0_2_xsdbs;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,../../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/Top_tb.v,1697187940,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_TX_tb.v,,Top_tb,,,../../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_TX_tb.v,1695657949,verilog,,D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_tb.v,,UART_TX_tb,,,../../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
D:/study/my_diy/STM32_Communicate_FPGA_CLI_Via_UART/FPGA/FPGA_Top/FPGA_Top.srcs/sim_1/new/UART_tb.v,1696073751,verilog,,,,UART_tb,,,../../../../../FPGA_Top.ip_user_files/ipstatic,,,,,
