{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.532331",
   "Default View_TopLeft":"-137,-120",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1730 -y 370 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1730 -y 390 -defaultsOSRD
preplace port S_AXI_HP0 -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port DDR_PL -pg 1 -lvl 5 -x 1730 -y 150 -defaultsOSRD
preplace port M_AXI_GP -pg 1 -lvl 5 -x 1730 -y 600 -defaultsOSRD
preplace port GPIO_0 -pg 1 -lvl 5 -x 1730 -y 350 -defaultsOSRD
preplace port port-id_Core0_nIRQ_0 -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port port-id_clk_50M -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port port-id_clk_pl -pg 1 -lvl 5 -x 1730 -y 680 -defaultsOSRD
preplace port port-id_pcie_clk -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_pcie_rstn -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace portBus rstn_pl -pg 1 -lvl 5 -x 1730 -y 700 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1460 -y 400 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 480 -y 70 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1100 -y 860 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 1 -x 480 -y 370 -defaultsOSRD
preplace inst mig_7series_1 -pg 1 -lvl 4 -x 1460 -y 10 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 2 -x 830 -y 200 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 4 -x 1460 -y 600 -defaultsOSRD
preplace netloc Core0_nIRQ_0_1 1 0 4 NJ 480 650J 450 N 450 NJ
preplace netloc clk_in1_0_1 1 0 3 NJ 740 NJ 740 1000
preplace netloc clk_wiz_0_clk_out1 1 0 5 40 280 650 310 N 310 1210 680 N
preplace netloc clk_wiz_0_locked 1 0 5 20 270 660 300 N 300 1200 700 N
preplace netloc mig_7series_1_ui_clk 1 1 4 670 100 1000J 120 NJ 120 1690
preplace netloc mig_7series_1_ui_clk_sync_rst 1 0 5 20 10 NJ 10 N 10 1230J 110 1700
preplace netloc pcie_clk_1 1 0 4 NJ 460 NJ 460 NJ 460 1220
preplace netloc pcie_rstn_1 1 0 4 NJ 620 NJ 620 NJ 620 N
preplace netloc util_vector_logic_0_Res 1 1 3 640 40 N 40 NJ
preplace netloc S_AXI_HP0_1 1 0 1 NJ 340
preplace netloc axi_clock_converter_0_M_AXI 1 2 2 990 -20 NJ
preplace netloc axi_protocol_convert_0_M_AXI 1 4 1 N 600
preplace netloc mig_7series_1_DDR3 1 4 1 1710 -30n
preplace netloc processing_system7_0_DDR 1 4 1 NJ 370
preplace netloc processing_system7_0_FIXED_IO 1 4 1 NJ 390
preplace netloc processing_system7_0_GPIO_0 1 4 1 N 350
preplace netloc processing_system7_0_M_AXI_GP0 1 0 5 30 510 NJ 510 N 510 NJ 510 1700
preplace netloc processing_system7_0_M_AXI_GP1 1 3 2 1230 520 1690
preplace netloc smartconnect_0_M00_AXI 1 1 3 NJ 360 NJ 360 1190
preplace netloc smartconnect_0_M01_AXI 1 1 1 630 160n
levelinfo -pg 1 0 480 830 1100 1460 1730
pagesize -pg 1 -db -bbox -sgen -150 -290 1850 1390
"
}
{
   "da_axi4_cnt":"9",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"3",
   "da_bram_cntlr_cnt":"7",
   "da_clkrst_cnt":"8",
   "da_ps7_cnt":"1"
}
