Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  5 13:55:56 2021
| Host         : DESKTOP-OFV538P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CortexM3_timing_summary_routed.rpt -pb CortexM3_timing_summary_routed.pb -rpx CortexM3_timing_summary_routed.rpx -warn_on_violation
| Design       : CortexM3
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 322 register/latch pins with no clock driven by root clock pin: SWCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 753 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.306     -567.938                    411                24734        0.088        0.000                      0                24734        1.102        0.000                       0                 11781  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
clk                                                       {0.000 10.000}       20.000          50.000          
u_custom_apb_hdmi/instance_name/inst/clk_in1              {0.000 10.000}       20.000          50.000          
  clk_out1_video_clk                                      {0.000 6.737}        13.474          74.219          
    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/SerialClk  {0.000 1.347}        2.695           371.094         
  clk_out2_video_clk                                      {0.000 1.347}        2.695           371.094         
  clkfbout_video_clk                                      {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                            -2.597     -494.755                    403                21282        0.088        0.000                      0                21282        9.500        0.000                       0                 11514  
u_custom_apb_hdmi/instance_name/inst/clk_in1                                                                                                                                                                7.000        0.000                       0                     1  
  clk_out1_video_clk                                            2.018        0.000                      0                  446        0.121        0.000                      0                  446        6.237        0.000                       0                   253  
    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/SerialClk                                                                                                                                                    1.224        0.000                       0                     8  
  clk_out2_video_clk                                                                                                                                                                                        1.102        0.000                       0                     2  
  clkfbout_video_clk                                                                                                                                                                                       20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                 clk_out1_video_clk       -9.306      -73.183                      8                    8        0.995        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     12.289        0.000                      0                 3006        0.627        0.000                      0                 3006  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          403  Failing Endpoints,  Worst Slack       -2.597ns,  Total Violation     -494.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.597ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ilnm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.561ns  (logic 5.625ns (24.933%)  route 16.936ns (75.067%))
  Logic Levels:           33  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.861    23.454    ulogic/Vs9ov6
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.105    23.559 r  ulogic/Yc5107_i_2/O
                         net (fo=8, routed)           0.692    24.251    ulogic/Yc5107_i_2_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.126    24.377 r  ulogic/Hzwf07_i_7/O
                         net (fo=7, routed)           0.744    25.120    ulogic/Hzwf07_i_7_n_0
    SLICE_X65Y7          LUT2 (Prop_lut2_I1_O)        0.267    25.387 r  ulogic/G2uf07_i_5/O
                         net (fo=1, routed)           0.502    25.890    ulogic/G2uf07_i_5_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I3_O)        0.105    25.995 r  ulogic/G2uf07_i_2/O
                         net (fo=13, routed)          1.511    27.505    ulogic/G2uf07_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.105    27.610 r  ulogic/Ilnm17_i_1/O
                         net (fo=1, routed)           0.000    27.610    ulogic/Rzi8v6
    SLICE_X43Y21         FDCE                                         r  ulogic/Ilnm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.241    24.619    ulogic/FCLK
    SLICE_X43Y21         FDCE                                         r  ulogic/Ilnm17_reg/C
                         clock pessimism              0.400    25.019    
                         clock uncertainty           -0.035    24.983    
    SLICE_X43Y21         FDCE (Setup_fdce_C_D)        0.030    25.013    ulogic/Ilnm17_reg
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -27.610    
  -------------------------------------------------------------------
                         slack                                 -2.597    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Lsnnz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.573ns  (logic 5.601ns (24.813%)  route 16.972ns (75.187%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.942    23.534    ulogic/Vs9ov6
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.105    23.639 r  ulogic/T70oz6_i_2/O
                         net (fo=15, routed)          0.297    23.936    ulogic/T70oz6_i_2_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.264    24.200 f  ulogic/Q53oz6_i_7/O
                         net (fo=8, routed)           0.273    24.473    ulogic/Q53oz6_i_7_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.105    24.578 r  ulogic/Ho5nz6_i_3/O
                         net (fo=64, routed)          1.516    26.094    ulogic/Ho5nz6_i_3_n_0
    SLICE_X35Y16         LUT4 (Prop_lut4_I0_O)        0.105    26.199 f  ulogic/H9cm17_i_6/O
                         net (fo=31, routed)          1.319    27.518    ulogic/H9cm17_i_6_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I2_O)        0.105    27.623 r  ulogic/Lsnnz6_i_1/O
                         net (fo=1, routed)           0.000    27.623    ulogic/Tyk8v6
    SLICE_X30Y28         FDRE                                         r  ulogic/Lsnnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.306    24.684    ulogic/FCLK
    SLICE_X30Y28         FDRE                                         r  ulogic/Lsnnz6_reg/C
                         clock pessimism              0.369    25.053    
                         clock uncertainty           -0.035    25.017    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)        0.072    25.089    ulogic/Lsnnz6_reg
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -27.623    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Xnpm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.458ns  (logic 5.622ns (25.034%)  route 16.835ns (74.966%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=6 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 24.620 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.876    23.468    ulogic/Vs9ov6
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.105    23.573 f  ulogic/G0im17_i_11/O
                         net (fo=2, routed)           0.639    24.212    ulogic/G0im17_i_11_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I3_O)        0.105    24.317 r  ulogic/G0im17_i_8/O
                         net (fo=32, routed)          1.134    25.451    ulogic/G0im17_i_8_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.105    25.556 f  ulogic/Xnpm17_i_3/O
                         net (fo=2, routed)           0.960    26.516    ulogic/Xnpm17_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.115    26.631 f  ulogic/Xnpm17_i_2/O
                         net (fo=1, routed)           0.601    27.232    ulogic/Xnpm17_i_2_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I2_O)        0.275    27.507 r  ulogic/Xnpm17_i_1/O
                         net (fo=1, routed)           0.000    27.507    ulogic/I5j8v6
    SLICE_X39Y27         FDCE                                         r  ulogic/Xnpm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.242    24.620    ulogic/FCLK
    SLICE_X39Y27         FDCE                                         r  ulogic/Xnpm17_reg/C
                         clock pessimism              0.369    24.989    
                         clock uncertainty           -0.035    24.953    
    SLICE_X39Y27         FDCE (Setup_fdce_C_D)        0.033    24.986    ulogic/Xnpm17_reg
  -------------------------------------------------------------------
                         required time                         24.986    
                         arrival time                         -27.507    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.498ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Lepm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.349ns  (logic 5.442ns (24.350%)  route 16.907ns (75.650%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=6 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.876    23.468    ulogic/Vs9ov6
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.105    23.573 f  ulogic/G0im17_i_11/O
                         net (fo=2, routed)           0.639    24.212    ulogic/G0im17_i_11_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I3_O)        0.105    24.317 r  ulogic/G0im17_i_8/O
                         net (fo=32, routed)          0.831    25.147    ulogic/G0im17_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.105    25.252 f  ulogic/Lepm17_i_3/O
                         net (fo=2, routed)           0.959    26.212    ulogic/Lepm17_i_3_n_0
    SLICE_X40Y26         LUT3 (Prop_lut3_I2_O)        0.105    26.317 f  ulogic/Lepm17_i_2/O
                         net (fo=1, routed)           0.978    27.294    ulogic/Lepm17_i_2_n_0
    SLICE_X53Y10         LUT5 (Prop_lut5_I2_O)        0.105    27.399 r  ulogic/Lepm17_i_1/O
                         net (fo=1, routed)           0.000    27.399    ulogic/N4j8v6
    SLICE_X53Y10         FDCE                                         r  ulogic/Lepm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.241    24.619    ulogic/FCLK
    SLICE_X53Y10         FDCE                                         r  ulogic/Lepm17_reg/C
                         clock pessimism              0.285    24.904    
                         clock uncertainty           -0.035    24.868    
    SLICE_X53Y10         FDCE (Setup_fdce_C_D)        0.033    24.901    ulogic/Lepm17_reg
  -------------------------------------------------------------------
                         required time                         24.901    
                         arrival time                         -27.399    
  -------------------------------------------------------------------
                         slack                                 -2.498    

Slack (VIOLATED) :        -2.495ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Xiom17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.431ns  (logic 5.631ns (25.103%)  route 16.800ns (74.897%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=6 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 24.620 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.876    23.468    ulogic/Vs9ov6
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.105    23.573 f  ulogic/G0im17_i_11/O
                         net (fo=2, routed)           0.639    24.212    ulogic/G0im17_i_11_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I3_O)        0.105    24.317 r  ulogic/G0im17_i_8/O
                         net (fo=32, routed)          1.180    25.496    ulogic/G0im17_i_8_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.105    25.601 f  ulogic/Pcom17_i_3/O
                         net (fo=2, routed)           0.900    26.501    ulogic/Pcom17_i_3_n_0
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.116    26.617 f  ulogic/Xiom17_i_2/O
                         net (fo=1, routed)           0.581    27.198    ulogic/Xiom17_i_2_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.283    27.481 r  ulogic/Xiom17_i_1/O
                         net (fo=1, routed)           0.000    27.481    ulogic/V1j8v6
    SLICE_X37Y22         FDCE                                         r  ulogic/Xiom17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.242    24.620    ulogic/FCLK
    SLICE_X37Y22         FDCE                                         r  ulogic/Xiom17_reg/C
                         clock pessimism              0.369    24.989    
                         clock uncertainty           -0.035    24.953    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.033    24.986    ulogic/Xiom17_reg
  -------------------------------------------------------------------
                         required time                         24.986    
                         arrival time                         -27.481    
  -------------------------------------------------------------------
                         slack                                 -2.495    

Slack (VIOLATED) :        -2.425ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/M9nm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.435ns  (logic 5.625ns (25.072%)  route 16.810ns (74.927%))
  Logic Levels:           33  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 24.623 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.861    23.454    ulogic/Vs9ov6
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.105    23.559 r  ulogic/Yc5107_i_2/O
                         net (fo=8, routed)           0.692    24.251    ulogic/Yc5107_i_2_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.126    24.377 r  ulogic/Hzwf07_i_7/O
                         net (fo=7, routed)           0.744    25.120    ulogic/Hzwf07_i_7_n_0
    SLICE_X65Y7          LUT2 (Prop_lut2_I1_O)        0.267    25.387 r  ulogic/G2uf07_i_5/O
                         net (fo=1, routed)           0.502    25.890    ulogic/G2uf07_i_5_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I3_O)        0.105    25.995 r  ulogic/G2uf07_i_2/O
                         net (fo=13, routed)          1.385    27.380    ulogic/G2uf07_i_2_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.105    27.485 r  ulogic/M9nm17_i_1/O
                         net (fo=1, routed)           0.000    27.485    ulogic/Dzi8v6
    SLICE_X42Y18         FDCE                                         r  ulogic/M9nm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.245    24.623    ulogic/FCLK
    SLICE_X42Y18         FDCE                                         r  ulogic/M9nm17_reg/C
                         clock pessimism              0.400    25.023    
                         clock uncertainty           -0.035    24.987    
    SLICE_X42Y18         FDCE (Setup_fdce_C_D)        0.072    25.059    ulogic/M9nm17_reg
  -------------------------------------------------------------------
                         required time                         25.059    
                         arrival time                         -27.485    
  -------------------------------------------------------------------
                         slack                                 -2.425    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Jvznz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.400ns  (logic 5.601ns (25.004%)  route 16.799ns (74.996%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 24.620 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.942    23.534    ulogic/Vs9ov6
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.105    23.639 r  ulogic/T70oz6_i_2/O
                         net (fo=15, routed)          0.297    23.936    ulogic/T70oz6_i_2_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.264    24.200 f  ulogic/Q53oz6_i_7/O
                         net (fo=8, routed)           0.273    24.473    ulogic/Q53oz6_i_7_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.105    24.578 r  ulogic/Ho5nz6_i_3/O
                         net (fo=64, routed)          1.516    26.094    ulogic/Ho5nz6_i_3_n_0
    SLICE_X35Y16         LUT4 (Prop_lut4_I0_O)        0.105    26.199 f  ulogic/H9cm17_i_6/O
                         net (fo=31, routed)          1.146    27.345    ulogic/H9cm17_i_6_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.105    27.450 r  ulogic/Jvznz6_i_1/O
                         net (fo=1, routed)           0.000    27.450    ulogic/E9z7v6
    SLICE_X34Y22         FDRE                                         r  ulogic/Jvznz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.242    24.620    ulogic/FCLK
    SLICE_X34Y22         FDRE                                         r  ulogic/Jvznz6_reg/C
                         clock pessimism              0.369    24.989    
                         clock uncertainty           -0.035    24.953    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.074    25.027    ulogic/Jvznz6_reg
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                         -27.450    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -2.422ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Exnm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.433ns  (logic 5.625ns (25.074%)  route 16.808ns (74.926%))
  Logic Levels:           33  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 24.621 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.861    23.454    ulogic/Vs9ov6
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.105    23.559 r  ulogic/Yc5107_i_2/O
                         net (fo=8, routed)           0.692    24.251    ulogic/Yc5107_i_2_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.126    24.377 r  ulogic/Hzwf07_i_7/O
                         net (fo=7, routed)           0.744    25.120    ulogic/Hzwf07_i_7_n_0
    SLICE_X65Y7          LUT2 (Prop_lut2_I1_O)        0.267    25.387 r  ulogic/G2uf07_i_5/O
                         net (fo=1, routed)           0.502    25.890    ulogic/G2uf07_i_5_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I3_O)        0.105    25.995 r  ulogic/G2uf07_i_2/O
                         net (fo=13, routed)          1.384    27.378    ulogic/G2uf07_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I1_O)        0.105    27.483 r  ulogic/Exnm17_i_1/O
                         net (fo=1, routed)           0.000    27.483    ulogic/F0j8v6
    SLICE_X42Y20         FDCE                                         r  ulogic/Exnm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.243    24.621    ulogic/FCLK
    SLICE_X42Y20         FDCE                                         r  ulogic/Exnm17_reg/C
                         clock pessimism              0.400    25.021    
                         clock uncertainty           -0.035    24.985    
    SLICE_X42Y20         FDCE (Setup_fdce_C_D)        0.076    25.061    ulogic/Exnm17_reg
  -------------------------------------------------------------------
                         required time                         25.061    
                         arrival time                         -27.483    
  -------------------------------------------------------------------
                         slack                                 -2.422    

Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/V1pm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.347ns  (logic 5.607ns (25.091%)  route 16.740ns (74.909%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=6 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 f  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 f  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 f  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 r  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 r  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 f  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 f  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 r  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 f  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 f  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 r  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 f  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 r  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 r  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 f  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.876    23.468    ulogic/Vs9ov6
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.105    23.573 f  ulogic/G0im17_i_11/O
                         net (fo=2, routed)           0.639    24.212    ulogic/G0im17_i_11_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I3_O)        0.105    24.317 r  ulogic/G0im17_i_8/O
                         net (fo=32, routed)          0.827    25.144    ulogic/G0im17_i_8_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I2_O)        0.105    25.249 f  ulogic/Nvom17_i_3/O
                         net (fo=2, routed)           1.043    26.292    ulogic/Nvom17_i_3_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.108    26.400 f  ulogic/V1pm17_i_2/O
                         net (fo=1, routed)           0.729    27.130    ulogic/V1pm17_i_2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.267    27.397 r  ulogic/V1pm17_i_1/O
                         net (fo=1, routed)           0.000    27.397    ulogic/L3j8v6
    SLICE_X37Y25         FDCE                                         r  ulogic/V1pm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.239    24.617    ulogic/FCLK
    SLICE_X37Y25         FDCE                                         r  ulogic/V1pm17_reg/C
                         clock pessimism              0.369    24.986    
                         clock uncertainty           -0.035    24.950    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.032    24.982    ulogic/V1pm17_reg
  -------------------------------------------------------------------
                         required time                         24.982    
                         arrival time                         -27.397    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 ulogic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Xomm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.407ns  (logic 5.806ns (25.911%)  route 16.601ns (74.089%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=6 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 24.624 - 20.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.399     5.050    ulogic/FCLK
    SLICE_X42Y16         FDCE                                         r  ulogic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.433     5.483 r  ulogic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.506     5.989    ulogic/p_1_in9_in[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.105     6.094 r  ulogic/HSIZED[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.094    ulogic/HSIZED[1]_INST_0_i_19_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.538 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.538    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.638 r  ulogic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.638    ulogic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.738 r  ulogic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.738    ulogic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.838 r  ulogic/HADDRD[14]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.838    ulogic/HADDRD[14]_INST_0_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.100 r  ulogic/HADDRD[18]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.503     7.603    ulogic/Z9zm17[19]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.582     8.185 r  ulogic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    ulogic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.283 r  ulogic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.283    ulogic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.463 f  ulogic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=14, routed)          0.986     9.448    ulogic/p_0_in1241_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.249     9.697 f  ulogic/HTRANSD[1]_INST_0_i_177/O
                         net (fo=16, routed)          1.378    11.075    ulogic/HTRANSD[1]_INST_0_i_177_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.180 f  ulogic/HTRANSD[1]_INST_0_i_650/O
                         net (fo=1, routed)           0.343    11.523    ulogic/HTRANSD[1]_INST_0_i_650_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.105    11.628 r  ulogic/HTRANSD[1]_INST_0_i_594/O
                         net (fo=1, routed)           0.415    12.043    ulogic/HTRANSD[1]_INST_0_i_594_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.148 r  ulogic/HTRANSD[1]_INST_0_i_468/O
                         net (fo=2, routed)           0.681    12.830    ulogic/HTRANSD[1]_INST_0_i_468_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.105    12.935 r  ulogic/HTRANSD[1]_INST_0_i_272/O
                         net (fo=1, routed)           0.000    12.935    ulogic/HTRANSD[1]_INST_0_i_272_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    13.113 r  ulogic/HTRANSD[1]_INST_0_i_116/O
                         net (fo=1, routed)           0.594    13.707    ulogic/HTRANSD[1]_INST_0_i_116_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.241    13.948 r  ulogic/HTRANSD[1]_INST_0_i_54/O
                         net (fo=11, routed)          1.269    15.217    ulogic/HTRANSD[1]_INST_0_i_54_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.105    15.322 f  ulogic/HTRANSD[1]_INST_0_i_27/O
                         net (fo=5, routed)           0.632    15.954    ulogic/HTRANSD[1]_INST_0_i_27_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.105    16.059 f  ulogic/HTRANSD[1]_INST_0_i_23/O
                         net (fo=7, routed)           0.567    16.626    ulogic/HTRANSD[1]_INST_0_i_23_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.105    16.731 r  ulogic/Dkgzz6_i_21/O
                         net (fo=1, routed)           0.426    17.157    ulogic/Dkgzz6_i_21_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.105    17.262 r  ulogic/Dkgzz6_i_20/O
                         net (fo=2, routed)           0.514    17.776    ulogic/Dkgzz6_i_20_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.105    17.881 f  ulogic/Xvyzz6_i_8/O
                         net (fo=2, routed)           0.546    18.427    ulogic/Xvyzz6_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.105    18.532 r  ulogic/Dkgzz6_i_16/O
                         net (fo=1, routed)           0.322    18.855    ulogic/Dkgzz6_i_16_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.105    18.960 r  ulogic/Dkgzz6_i_12/O
                         net (fo=2, routed)           0.366    19.326    ulogic/Dkgzz6_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.105    19.431 f  ulogic/Xvyzz6_i_4/O
                         net (fo=10, routed)          1.425    20.856    ulogic/Qodiw6
    SLICE_X68Y10         LUT5 (Prop_lut5_I2_O)        0.108    20.964 r  ulogic/Ng9oz6_i_5/O
                         net (fo=3, routed)           0.415    21.379    ulogic/Ng9oz6_i_5_n_0
    SLICE_X68Y8          LUT6 (Prop_lut6_I4_O)        0.267    21.646 f  ulogic/S5jnz6_i_5/O
                         net (fo=1, routed)           0.325    21.971    ulogic/S5jnz6_i_5_n_0
    SLICE_X69Y10         LUT6 (Prop_lut6_I5_O)        0.105    22.076 f  ulogic/S5jnz6_i_2/O
                         net (fo=6, routed)           0.411    22.487    ulogic/S5jnz6_i_2_n_0
    SLICE_X67Y12         LUT6 (Prop_lut6_I2_O)        0.105    22.592 r  ulogic/F1yf07_i_3/O
                         net (fo=96, routed)          0.876    23.468    ulogic/Vs9ov6
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.105    23.573 r  ulogic/G0im17_i_11/O
                         net (fo=2, routed)           0.639    24.212    ulogic/G0im17_i_11_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I3_O)        0.105    24.317 f  ulogic/G0im17_i_8/O
                         net (fo=32, routed)          1.085    25.402    ulogic/G0im17_i_8_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124    25.526 r  ulogic/Jxpm17_i_3/O
                         net (fo=2, routed)           0.773    26.298    ulogic/Jxpm17_i_3_n_0
    SLICE_X43Y14         LUT2 (Prop_lut2_I0_O)        0.288    26.586 r  ulogic/Xomm17_i_4/O
                         net (fo=1, routed)           0.603    27.190    ulogic/Xomm17_i_4_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I5_O)        0.267    27.457 r  ulogic/Xomm17_i_1/O
                         net (fo=1, routed)           0.000    27.457    ulogic/Byi8v6
    SLICE_X42Y17         FDCE                                         r  ulogic/Xomm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.246    24.624    ulogic/FCLK
    SLICE_X42Y17         FDCE                                         r  ulogic/Xomm17_reg/C
                         clock pessimism              0.400    25.024    
                         clock uncertainty           -0.035    24.988    
    SLICE_X42Y17         FDCE (Setup_fdce_C_D)        0.074    25.062    ulogic/Xomm17_reg
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                         -27.457    
  -------------------------------------------------------------------
                         slack                                 -2.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ulogic/J2uzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Lo0g07_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.689%)  route 0.231ns (64.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.586     1.696    ulogic/FCLK
    SLICE_X60Y49         FDCE                                         r  ulogic/J2uzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.128     1.824 r  ulogic/J2uzz6_reg/Q
                         net (fo=3, routed)           0.231     2.055    ulogic/J2uzz6
    SLICE_X58Y55         FDRE                                         r  ulogic/Lo0g07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.847     2.214    ulogic/FCLK
    SLICE_X58Y55         FDRE                                         r  ulogic/Lo0g07_reg/C
                         clock pessimism             -0.256     1.957    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.009     1.966    ulogic/Lo0g07_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ulogic/Kntzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/L90g07_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.670%)  route 0.252ns (66.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.586     1.696    ulogic/FCLK
    SLICE_X60Y49         FDCE                                         r  ulogic/Kntzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.128     1.824 r  ulogic/Kntzz6_reg/Q
                         net (fo=4, routed)           0.252     2.076    ulogic/Kntzz6
    SLICE_X61Y54         FDRE                                         r  ulogic/L90g07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.848     2.215    ulogic/FCLK
    SLICE_X61Y54         FDRE                                         r  ulogic/L90g07_reg/C
                         clock pessimism             -0.256     1.958    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.017     1.975    ulogic/L90g07_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ulogic/Lj6107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/U3oh07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.189ns (37.783%)  route 0.311ns (62.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.583     1.693    ulogic/FCLK
    SLICE_X57Y45         FDCE                                         r  ulogic/Lj6107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141     1.834 f  ulogic/Lj6107_reg/Q
                         net (fo=6, routed)           0.311     2.145    ulogic/Lj6107
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.048     2.193 r  ulogic/U3oh07_i_1/O
                         net (fo=1, routed)           0.000     2.193    ulogic/U3oh07_i_1_n_0
    SLICE_X58Y53         FDCE                                         r  ulogic/U3oh07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.847     2.214    ulogic/FCLK
    SLICE_X58Y53         FDCE                                         r  ulogic/U3oh07_reg/C
                         clock pessimism             -0.256     1.957    
    SLICE_X58Y53         FDCE (Hold_fdce_C_D)         0.133     2.090    ulogic/U3oh07_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ulogic/J2uzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ab0g07_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.012%)  route 0.260ns (66.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.586     1.696    ulogic/FCLK
    SLICE_X60Y49         FDCE                                         r  ulogic/J2uzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.128     1.824 r  ulogic/J2uzz6_reg/Q
                         net (fo=3, routed)           0.260     2.084    ulogic/J2uzz6
    SLICE_X61Y54         FDRE                                         r  ulogic/Ab0g07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.848     2.215    ulogic/FCLK
    SLICE_X61Y54         FDRE                                         r  ulogic/Ab0g07_reg/C
                         clock pessimism             -0.256     1.958    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.016     1.974    ulogic/Ab0g07_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ulogic/P8hoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Z3tzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.550%)  route 0.296ns (61.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.557     1.667    ulogic/FCLK
    SLICE_X41Y51         FDCE                                         r  ulogic/P8hoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.808 r  ulogic/P8hoz6_reg/Q
                         net (fo=3, routed)           0.296     2.105    ulogic/P8hoz6
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.150 r  ulogic/Z3tzz6_i_1/O
                         net (fo=1, routed)           0.000     2.150    ulogic/Y8yhw6
    SLICE_X39Y46         FDCE                                         r  ulogic/Z3tzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.829     2.196    ulogic/FCLK
    SLICE_X39Y46         FDCE                                         r  ulogic/Z3tzz6_reg/C
                         clock pessimism             -0.256     1.939    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.092     2.031    ulogic/Z3tzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ulogic/Kntzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Tf0g07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.226ns (47.006%)  route 0.255ns (52.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.586     1.696    ulogic/FCLK
    SLICE_X60Y49         FDCE                                         r  ulogic/Kntzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.128     1.824 f  ulogic/Kntzz6_reg/Q
                         net (fo=4, routed)           0.255     2.079    ulogic/Kntzz6
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.098     2.177 r  ulogic/Tf0g07_i_2/O
                         net (fo=1, routed)           0.000     2.177    ulogic/Eaziy6
    SLICE_X57Y53         FDCE                                         r  ulogic/Tf0g07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.847     2.214    ulogic/FCLK
    SLICE_X57Y53         FDCE                                         r  ulogic/Tf0g07_reg/C
                         clock pessimism             -0.256     1.957    
    SLICE_X57Y53         FDCE (Hold_fdce_C_D)         0.091     2.048    ulogic/Tf0g07_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ulogic/Tgszz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ijszz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.562     1.672    ulogic/FCLK
    SLICE_X39Y44         FDCE                                         r  ulogic/Tgszz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141     1.813 r  ulogic/Tgszz6_reg/Q
                         net (fo=2, routed)           0.066     1.879    ulogic/Tgszz6
    SLICE_X39Y44         FDCE                                         r  ulogic/Ijszz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.829     2.196    ulogic/FCLK
    SLICE_X39Y44         FDCE                                         r  ulogic/Ijszz6_reg/C
                         clock pessimism             -0.524     1.672    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.075     1.747    ulogic/Ijszz6_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ulogic/Oltzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Fi0g07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.038%)  route 0.284ns (68.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.586     1.696    ulogic/FCLK
    SLICE_X60Y49         FDCE                                         r  ulogic/Oltzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.128     1.824 r  ulogic/Oltzz6_reg/Q
                         net (fo=3, routed)           0.284     2.108    ulogic/Oltzz6
    SLICE_X57Y52         FDCE                                         r  ulogic/Fi0g07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.848     2.215    ulogic/FCLK
    SLICE_X57Y52         FDCE                                         r  ulogic/Fi0g07_reg/C
                         clock pessimism             -0.256     1.958    
    SLICE_X57Y52         FDCE (Hold_fdce_C_D)         0.017     1.975    ulogic/Fi0g07_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ulogic/Zlpoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Nopoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.562     1.672    ulogic/FCLK
    SLICE_X39Y44         FDCE                                         r  ulogic/Zlpoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141     1.813 r  ulogic/Zlpoz6_reg/Q
                         net (fo=2, routed)           0.066     1.879    ulogic/Zlpoz6
    SLICE_X39Y44         FDCE                                         r  ulogic/Nopoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.829     2.196    ulogic/FCLK
    SLICE_X39Y44         FDCE                                         r  ulogic/Nopoz6_reg/C
                         clock pessimism             -0.524     1.672    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.071     1.743    ulogic/Nopoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ulogic/Dp9m17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Or9m17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.583     1.693    ulogic/FCLK
    SLICE_X85Y55         FDRE                                         r  ulogic/Dp9m17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  ulogic/Dp9m17_reg/Q
                         net (fo=1, routed)           0.057     1.891    ulogic/Dp9m17
    SLICE_X84Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.936 r  ulogic/Or9m17_i_1/O
                         net (fo=1, routed)           0.000     1.936    ulogic/T8q7v6
    SLICE_X84Y55         FDRE                                         r  ulogic/Or9m17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.852     2.219    ulogic/FCLK
    SLICE_X84Y55         FDRE                                         r  ulogic/Or9m17_reg/C
                         clock pessimism             -0.512     1.706    
    SLICE_X84Y55         FDRE (Hold_fdre_C_D)         0.092     1.798    ulogic/Or9m17_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y13  DTCM/BRAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y2   ITCM/BRAM_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y12  DTCM/BRAM_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y7   ITCM/BRAM_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y11  DTCM/BRAM_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y6   ITCM/BRAM_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y4   ITCM/BRAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y5   ITCM/BRAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y5   ITCM/BRAM_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y4   ITCM/BRAM_reg_0_1/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y89  u_custom_apb_hdmi/memory_reg[533][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y88  u_custom_apb_hdmi/memory_reg[533][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y89  u_custom_apb_hdmi/memory_reg[534][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y88  u_custom_apb_hdmi/memory_reg[534][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y42  ulogic/A89h07_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y55  ulogic/Mpc917_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y43  ulogic/Mq6b17_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X68Y22  ulogic/Mqqg07_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y24  ulogic/Trr007_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y89  u_custom_apb_hdmi/memory_reg[535][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91  u_custom_apb_hdmi/memory_reg[541][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91  u_custom_apb_hdmi/memory_reg[542][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y59  AhbDtcm/buf_data_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y58  AhbDtcm/buf_data_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58  AhbDtcm/buf_data_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y5   ulogic/Abmm17_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y59  AhbDtcm/buf_hit_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y59  AhbDtcm/buf_pend_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y41  ulogic/Adsa17_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y58  AhbDtcm/buf_we_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_custom_apb_hdmi/instance_name/inst/clk_in1
  To Clock:  u_custom_apb_hdmi/instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_custom_apb_hdmi/instance_name/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_custom_apb_hdmi/instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clk
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 1.573ns (14.224%)  route 9.486ns (85.776%))
  Logic Levels:           7  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 14.866 - 13.474 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.610     1.612    u_custom_apb_hdmi/video_clk
    SLICE_X80Y129        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDRE (Prop_fdre_C_Q)         0.379     1.991 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__3/Q
                         net (fo=120, routed)         7.471     9.462    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__3_n_0
    SLICE_X44Y128        MUXF7 (Prop_muxf7_S_O)       0.227     9.689 r  u_custom_apb_hdmi/u_img2hdmi_i_680/O
                         net (fo=1, routed)           0.000     9.689    u_custom_apb_hdmi/u_img2hdmi_i_680_n_0
    SLICE_X44Y128        MUXF8 (Prop_muxf8_I1_O)      0.079     9.768 r  u_custom_apb_hdmi/u_img2hdmi_i_232/O
                         net (fo=1, routed)           0.630    10.398    u_custom_apb_hdmi/u_img2hdmi_i_232_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I5_O)        0.264    10.662 r  u_custom_apb_hdmi/u_img2hdmi_i_91/O
                         net (fo=1, routed)           0.000    10.662    u_custom_apb_hdmi/u_img2hdmi_i_91_n_0
    SLICE_X46Y126        MUXF7 (Prop_muxf7_I0_O)      0.173    10.835 r  u_custom_apb_hdmi/u_img2hdmi_i_30/O
                         net (fo=1, routed)           0.946    11.780    u_custom_apb_hdmi/u_img2hdmi_i_30_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I3_O)        0.241    12.021 r  u_custom_apb_hdmi/u_img2hdmi_i_10/O
                         net (fo=1, routed)           0.324    12.345    u_custom_apb_hdmi/u_img2hdmi_i_10_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I2_O)        0.105    12.450 r  u_custom_apb_hdmi/u_img2hdmi_i_1/O
                         net (fo=1, routed)           0.116    12.566    u_custom_apb_hdmi/u_img2hdmi/img_r[7]
    SLICE_X43Y110        LUT5 (Prop_lut5_I2_O)        0.105    12.671 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.671    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[7]_i_1_n_0
    SLICE_X43Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.390    14.866    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X43Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/C
                         clock pessimism              0.027    14.893    
                         clock uncertainty           -0.234    14.659    
    SLICE_X43Y110        FDRE (Setup_fdre_C_D)        0.030    14.689    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 1.587ns (17.309%)  route 7.582ns (82.691%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 14.861 - 13.474 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.673     1.675    u_custom_apb_hdmi/video_clk
    SLICE_X90Y109        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDRE (Prop_fdre_C_Q)         0.433     2.108 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__2/Q
                         net (fo=98, routed)          5.426     7.534    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__2_n_0
    SLICE_X40Y98         MUXF8 (Prop_muxf8_S_O)       0.224     7.758 r  u_custom_apb_hdmi/u_img2hdmi_i_469/O
                         net (fo=1, routed)           0.848     8.606    u_custom_apb_hdmi/u_img2hdmi_i_469_n_0
    SLICE_X45Y109        LUT6 (Prop_lut6_I0_O)        0.264     8.870 r  u_custom_apb_hdmi/u_img2hdmi_i_156/O
                         net (fo=1, routed)           0.000     8.870    u_custom_apb_hdmi/u_img2hdmi_i_156_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I1_O)      0.206     9.076 r  u_custom_apb_hdmi/u_img2hdmi_i_62/O
                         net (fo=1, routed)           0.674     9.750    u_custom_apb_hdmi/u_img2hdmi_i_62_n_0
    SLICE_X46Y122        LUT5 (Prop_lut5_I4_O)        0.250    10.000 r  u_custom_apb_hdmi/u_img2hdmi_i_19/O
                         net (fo=1, routed)           0.242    10.243    u_custom_apb_hdmi/u_img2hdmi_i_19_n_0
    SLICE_X49Y122        LUT5 (Prop_lut5_I0_O)        0.105    10.348 r  u_custom_apb_hdmi/u_img2hdmi_i_6/O
                         net (fo=1, routed)           0.391    10.739    u_custom_apb_hdmi/u_img2hdmi/img_r[2]
    SLICE_X49Y115        LUT5 (Prop_lut5_I2_O)        0.105    10.844 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.844    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[2]_i_1_n_0
    SLICE_X49Y115        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.385    14.861    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y115        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/C
                         clock pessimism              0.027    14.888    
                         clock uncertainty           -0.234    14.654    
    SLICE_X49Y115        FDRE (Setup_fdre_C_D)        0.032    14.686    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 1.653ns (17.903%)  route 7.580ns (82.097%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 14.865 - 13.474 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.610     1.612    u_custom_apb_hdmi/video_clk
    SLICE_X80Y129        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDRE (Prop_fdre_C_Q)         0.379     1.991 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__5/Q
                         net (fo=119, routed)         5.601     7.592    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__5_n_0
    SLICE_X35Y126        LUT6 (Prop_lut6_I2_O)        0.105     7.697 r  u_custom_apb_hdmi/u_img2hdmi_i_1756/O
                         net (fo=1, routed)           0.000     7.697    u_custom_apb_hdmi/u_img2hdmi_i_1756_n_0
    SLICE_X35Y126        MUXF7 (Prop_muxf7_I1_O)      0.182     7.879 r  u_custom_apb_hdmi/u_img2hdmi_i_798/O
                         net (fo=1, routed)           0.000     7.879    u_custom_apb_hdmi/u_img2hdmi_i_798_n_0
    SLICE_X35Y126        MUXF8 (Prop_muxf8_I1_O)      0.079     7.958 r  u_custom_apb_hdmi/u_img2hdmi_i_295/O
                         net (fo=1, routed)           0.982     8.940    u_custom_apb_hdmi/u_img2hdmi_i_295_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I3_O)        0.264     9.204 r  u_custom_apb_hdmi/u_img2hdmi_i_108/O
                         net (fo=1, routed)           0.000     9.204    u_custom_apb_hdmi/u_img2hdmi_i_108_n_0
    SLICE_X37Y117        MUXF7 (Prop_muxf7_I1_O)      0.182     9.386 r  u_custom_apb_hdmi/u_img2hdmi_i_38/O
                         net (fo=1, routed)           0.525     9.912    u_custom_apb_hdmi/u_img2hdmi_i_38_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.252    10.164 r  u_custom_apb_hdmi/u_img2hdmi_i_12/O
                         net (fo=1, routed)           0.116    10.279    u_custom_apb_hdmi/u_img2hdmi_i_12_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I2_O)        0.105    10.384 r  u_custom_apb_hdmi/u_img2hdmi_i_2/O
                         net (fo=1, routed)           0.356    10.740    u_custom_apb_hdmi/u_img2hdmi/img_r[6]
    SLICE_X45Y110        LUT5 (Prop_lut5_I2_O)        0.105    10.845 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.845    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[6]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.389    14.865    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X45Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/C
                         clock pessimism              0.027    14.892    
                         clock uncertainty           -0.234    14.658    
    SLICE_X45Y110        FDRE (Setup_fdre_C_D)        0.033    14.691    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 1.507ns (16.474%)  route 7.641ns (83.526%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 14.920 - 13.474 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.673     1.675    u_custom_apb_hdmi/video_clk
    SLICE_X91Y109        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y109        FDRE (Prop_fdre_C_Q)         0.379     2.054 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__1/Q
                         net (fo=98, routed)          5.552     7.606    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__1_n_0
    SLICE_X55Y90         MUXF8 (Prop_muxf8_S_O)       0.224     7.830 r  u_custom_apb_hdmi/u_img2hdmi_i_311/O
                         net (fo=1, routed)           0.743     8.573    u_custom_apb_hdmi/u_img2hdmi_i_311_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.264     8.837 r  u_custom_apb_hdmi/u_img2hdmi_i_113/O
                         net (fo=1, routed)           0.000     8.837    u_custom_apb_hdmi/u_img2hdmi_i_113_n_0
    SLICE_X55Y95         MUXF7 (Prop_muxf7_I0_O)      0.178     9.015 r  u_custom_apb_hdmi/u_img2hdmi_i_41/O
                         net (fo=1, routed)           0.704     9.720    u_custom_apb_hdmi/u_img2hdmi_i_41_n_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I4_O)        0.252     9.972 r  u_custom_apb_hdmi/u_img2hdmi_i_13/O
                         net (fo=1, routed)           0.520    10.491    u_custom_apb_hdmi/u_img2hdmi_i_13_n_0
    SLICE_X64Y110        LUT5 (Prop_lut5_I0_O)        0.105    10.596 r  u_custom_apb_hdmi/u_img2hdmi_i_3/O
                         net (fo=1, routed)           0.122    10.718    u_custom_apb_hdmi/u_img2hdmi/img_r[5]
    SLICE_X64Y110        LUT5 (Prop_lut5_I2_O)        0.105    10.823 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.823    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[5]_i_1_n_0
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.444    14.920    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.234    14.797    
    SLICE_X64Y110        FDRE (Setup_fdre_C_D)        0.030    14.827    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 1.573ns (18.042%)  route 7.146ns (81.958%))
  Logic Levels:           7  (LUT5=3 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 14.860 - 13.474 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.673     1.675    u_custom_apb_hdmi/video_clk
    SLICE_X91Y108        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDRE (Prop_fdre_C_Q)         0.379     2.054 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__1/Q
                         net (fo=120, routed)         5.377     7.431    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__1_n_0
    SLICE_X45Y104        MUXF7 (Prop_muxf7_S_O)       0.227     7.658 r  u_custom_apb_hdmi/u_img2hdmi_i_998/O
                         net (fo=1, routed)           0.000     7.658    u_custom_apb_hdmi/u_img2hdmi_i_998_n_0
    SLICE_X45Y104        MUXF8 (Prop_muxf8_I1_O)      0.079     7.737 r  u_custom_apb_hdmi/u_img2hdmi_i_407/O
                         net (fo=1, routed)           0.797     8.534    u_custom_apb_hdmi/u_img2hdmi_i_407_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I3_O)        0.264     8.798 r  u_custom_apb_hdmi/u_img2hdmi_i_139/O
                         net (fo=1, routed)           0.000     8.798    u_custom_apb_hdmi/u_img2hdmi_i_139_n_0
    SLICE_X46Y107        MUXF7 (Prop_muxf7_I0_O)      0.173     8.971 r  u_custom_apb_hdmi/u_img2hdmi_i_54/O
                         net (fo=1, routed)           0.651     9.622    u_custom_apb_hdmi/u_img2hdmi_i_54_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.241     9.863 r  u_custom_apb_hdmi/u_img2hdmi_i_17/O
                         net (fo=1, routed)           0.116     9.978    u_custom_apb_hdmi/u_img2hdmi_i_17_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I0_O)        0.105    10.083 r  u_custom_apb_hdmi/u_img2hdmi_i_5/O
                         net (fo=1, routed)           0.205    10.289    u_custom_apb_hdmi/u_img2hdmi/img_r[3]
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.105    10.394 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.394    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[3]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.384    14.860    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/C
                         clock pessimism              0.027    14.887    
                         clock uncertainty           -0.234    14.653    
    SLICE_X49Y117        FDRE (Setup_fdre_C_D)        0.032    14.685    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 1.550ns (18.437%)  route 6.857ns (81.563%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 14.920 - 13.474 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.665     1.667    u_custom_apb_hdmi/video_clk
    SLICE_X92Y119        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDRE (Prop_fdre_C_Q)         0.433     2.100 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__0/Q
                         net (fo=98, routed)          5.002     7.102    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep__0_n_0
    SLICE_X44Y122        MUXF8 (Prop_muxf8_S_O)       0.224     7.326 r  u_custom_apb_hdmi/u_img2hdmi_i_397/O
                         net (fo=1, routed)           0.856     8.182    u_custom_apb_hdmi/u_img2hdmi_i_397_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I0_O)        0.264     8.446 r  u_custom_apb_hdmi/u_img2hdmi_i_136/O
                         net (fo=1, routed)           0.000     8.446    u_custom_apb_hdmi/u_img2hdmi_i_136_n_0
    SLICE_X54Y115        MUXF7 (Prop_muxf7_I1_O)      0.178     8.624 r  u_custom_apb_hdmi/u_img2hdmi_i_52/O
                         net (fo=1, routed)           0.624     9.248    u_custom_apb_hdmi/u_img2hdmi_i_52_n_0
    SLICE_X62Y110        LUT6 (Prop_lut6_I5_O)        0.241     9.489 r  u_custom_apb_hdmi/u_img2hdmi_i_16/O
                         net (fo=1, routed)           0.125     9.615    u_custom_apb_hdmi/u_img2hdmi_i_16_n_0
    SLICE_X62Y110        LUT5 (Prop_lut5_I2_O)        0.105     9.720 r  u_custom_apb_hdmi/u_img2hdmi_i_4/O
                         net (fo=1, routed)           0.249     9.969    u_custom_apb_hdmi/u_img2hdmi/img_r[4]
    SLICE_X64Y110        LUT5 (Prop_lut5_I2_O)        0.105    10.074 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.074    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[4]_i_1_n_0
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.444    14.920    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.234    14.797    
    SLICE_X64Y110        FDRE (Setup_fdre_C_D)        0.032    14.829    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.825ns (22.619%)  route 6.244ns (77.381%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 14.913 - 13.474 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.665     1.667    u_custom_apb_hdmi/video_clk
    SLICE_X92Y119        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDRE (Prop_fdre_C_Q)         0.398     2.065 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]/Q
                         net (fo=129, routed)         4.396     6.461    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg__0[1]
    SLICE_X63Y119        LUT6 (Prop_lut6_I2_O)        0.232     6.693 r  u_custom_apb_hdmi/u_img2hdmi_i_2790/O
                         net (fo=1, routed)           0.000     6.693    u_custom_apb_hdmi/u_img2hdmi_i_2790_n_0
    SLICE_X63Y119        MUXF7 (Prop_muxf7_I1_O)      0.206     6.899 r  u_custom_apb_hdmi/u_img2hdmi_i_1315/O
                         net (fo=1, routed)           0.000     6.899    u_custom_apb_hdmi/u_img2hdmi_i_1315_n_0
    SLICE_X63Y119        MUXF8 (Prop_muxf8_I0_O)      0.085     6.984 r  u_custom_apb_hdmi/u_img2hdmi_i_578/O
                         net (fo=1, routed)           0.683     7.667    u_custom_apb_hdmi/u_img2hdmi_i_578_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.264     7.931 r  u_custom_apb_hdmi/u_img2hdmi_i_185/O
                         net (fo=1, routed)           0.000     7.931    u_custom_apb_hdmi/u_img2hdmi_i_185_n_0
    SLICE_X64Y123        MUXF7 (Prop_muxf7_I0_O)      0.178     8.109 r  u_custom_apb_hdmi/u_img2hdmi_i_77/O
                         net (fo=1, routed)           0.844     8.953    u_custom_apb_hdmi/u_img2hdmi_i_77_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.252     9.205 r  u_custom_apb_hdmi/u_img2hdmi_i_24/O
                         net (fo=1, routed)           0.205     9.410    u_custom_apb_hdmi/u_img2hdmi_i_24_n_0
    SLICE_X67Y119        LUT5 (Prop_lut5_I2_O)        0.105     9.515 r  u_custom_apb_hdmi/u_img2hdmi_i_8/O
                         net (fo=1, routed)           0.116     9.631    u_custom_apb_hdmi/u_img2hdmi/img_r[0]
    SLICE_X67Y119        LUT5 (Prop_lut5_I2_O)        0.105     9.736 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.736    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[0]_i_1_n_0
    SLICE_X67Y119        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.437    14.913    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X67Y119        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/C
                         clock pessimism              0.111    15.024    
                         clock uncertainty           -0.234    14.790    
    SLICE_X67Y119        FDRE (Setup_fdre_C_D)        0.033    14.823    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 1.565ns (21.178%)  route 5.825ns (78.822%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 14.913 - 13.474 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.665     1.667    u_custom_apb_hdmi/video_clk
    SLICE_X92Y119        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDRE (Prop_fdre_C_Q)         0.433     2.100 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep/Q
                         net (fo=98, routed)          3.796     5.896    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[3]_rep_n_0
    SLICE_X60Y125        MUXF8 (Prop_muxf8_S_O)       0.224     6.120 r  u_custom_apb_hdmi/u_img2hdmi_i_531/O
                         net (fo=1, routed)           0.853     6.973    u_custom_apb_hdmi/u_img2hdmi_i_531_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I3_O)        0.264     7.237 r  u_custom_apb_hdmi/u_img2hdmi_i_172/O
                         net (fo=1, routed)           0.000     7.237    u_custom_apb_hdmi/u_img2hdmi_i_172_n_0
    SLICE_X81Y124        MUXF7 (Prop_muxf7_I1_O)      0.182     7.419 r  u_custom_apb_hdmi/u_img2hdmi_i_70/O
                         net (fo=1, routed)           0.736     8.154    u_custom_apb_hdmi/u_img2hdmi_i_70_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.252     8.406 r  u_custom_apb_hdmi/u_img2hdmi_i_22/O
                         net (fo=1, routed)           0.220     8.626    u_custom_apb_hdmi/u_img2hdmi_i_22_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I2_O)        0.105     8.731 r  u_custom_apb_hdmi/u_img2hdmi_i_7/O
                         net (fo=1, routed)           0.221     8.952    u_custom_apb_hdmi/u_img2hdmi/img_r[1]
    SLICE_X85Y123        LUT5 (Prop_lut5_I2_O)        0.105     9.057 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.057    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[1]_i_1_n_0
    SLICE_X85Y123        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.437    14.913    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X85Y123        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/C
                         clock pessimism              0.111    15.024    
                         clock uncertainty           -0.234    14.790    
    SLICE_X85Y123        FDRE (Setup_fdre_C_D)        0.032    14.822    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.694ns (12.527%)  route 4.846ns (87.473%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 14.981 - 13.474 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.549     1.551    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.379     1.930 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/Q
                         net (fo=18, routed)          3.607     5.537    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X104Y143       LUT3 (Prop_lut3_I1_O)        0.105     5.642 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.563     6.206    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X104Y143       LUT6 (Prop_lut6_I5_O)        0.105     6.311 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.675     6.986    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X103Y143       LUT3 (Prop_lut3_I0_O)        0.105     7.091 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.091    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X103Y143       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.505    14.981    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X103Y143       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.027    15.008    
                         clock uncertainty           -0.234    14.774    
    SLICE_X103Y143       FDRE (Setup_fdre_C_D)        0.030    14.804    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clk rise@13.474ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.694ns (12.527%)  route 4.846ns (87.473%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 14.981 - 13.474 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.552     1.552    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.549     1.551    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.379     1.930 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/Q
                         net (fo=18, routed)          3.607     5.537    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X104Y143       LUT3 (Prop_lut3_I1_O)        0.105     5.642 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.563     6.206    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X104Y143       LUT6 (Prop_lut6_I5_O)        0.105     6.311 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.675     6.986    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X103Y143       LUT6 (Prop_lut6_I0_O)        0.105     7.091 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.091    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X103Y143       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     13.474    13.474 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.474 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386    14.859    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.944 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.399    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.476 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.505    14.981    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X103Y143       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.027    15.008    
                         clock uncertainty           -0.234    14.774    
    SLICE_X103Y143       FDRE (Setup_fdre_C_D)        0.032    14.806    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  7.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.708     0.710    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y126       FDPE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDPE (Prop_fdpe_C_Q)         0.141     0.851 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.906    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y126       FDPE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.981     0.983    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y126       FDPE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.273     0.710    
    SLICE_X113Y126       FDPE (Hold_fdpe_C_D)         0.075     0.785    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/video_active_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.688     0.690    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X96Y137        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDRE (Prop_fdre_C_Q)         0.164     0.854 r  u_custom_apb_hdmi/u_img2hdmi/video_active_d0_reg/Q
                         net (fo=1, routed)           0.055     0.909    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X96Y137        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.961     0.963    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X96Y137        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.273     0.690    
    SLICE_X96Y137        FDRE (Hold_fdre_C_D)         0.060     0.750    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/vs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.316%)  route 0.112ns (37.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.688     0.690    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X97Y137        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDRE (Prop_fdre_C_Q)         0.141     0.831 f  u_custom_apb_hdmi/u_img2hdmi/v_cnt_reg[0]/Q
                         net (fo=7, routed)           0.112     0.944    u_custom_apb_hdmi/u_img2hdmi/v_cnt_reg_n_0_[0]
    SLICE_X96Y137        LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  u_custom_apb_hdmi/u_img2hdmi/vs_reg_i_1/O
                         net (fo=1, routed)           0.000     0.989    u_custom_apb_hdmi/u_img2hdmi/vs_reg_i_1_n_0
    SLICE_X96Y137        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.961     0.963    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X96Y137        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/vs_reg_reg/C
                         clock pessimism             -0.260     0.703    
    SLICE_X96Y137        FDRE (Hold_fdre_C_D)         0.121     0.824    u_custom_apb_hdmi/u_img2hdmi/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.731%)  route 0.148ns (51.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.720     0.722    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y148       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y148       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.148     1.011    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y148       FDSE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.997     0.999    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y148       FDSE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.238     0.761    
    SLICE_X111Y148       FDSE (Hold_fdse_C_D)         0.070     0.831    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/active_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/region_1_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.460%)  route 0.103ns (35.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.690     0.692    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X97Y141        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/active_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141     0.833 f  u_custom_apb_hdmi/u_img2hdmi/active_x_reg[3]/Q
                         net (fo=2, routed)           0.103     0.936    u_custom_apb_hdmi/u_img2hdmi/active_x[3]
    SLICE_X95Y141        LUT5 (Prop_lut5_I4_O)        0.045     0.981 r  u_custom_apb_hdmi/u_img2hdmi/region_1_active_i_1/O
                         net (fo=1, routed)           0.000     0.981    u_custom_apb_hdmi/u_img2hdmi/region_1_active0
    SLICE_X95Y141        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/region_1_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.964     0.966    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X95Y141        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/region_1_active_reg/C
                         clock pessimism             -0.258     0.708    
    SLICE_X95Y141        FDRE (Hold_fdre_C_D)         0.092     0.800    u_custom_apb_hdmi/u_img2hdmi/region_1_active_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.234%)  route 0.104ns (35.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.717     0.719    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y139       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141     0.860 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.104     0.964    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X109Y140       LUT5 (Prop_lut5_I3_O)        0.045     1.009 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000     1.009    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X109Y140       FDSE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.992     0.994    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y140       FDSE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.258     0.736    
    SLICE_X109Y140       FDSE (Hold_fdse_C_D)         0.092     0.828    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.865%)  route 0.118ns (36.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.718     0.720    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y140       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y140       FDRE (Prop_fdre_C_Q)         0.164     0.884 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.118     1.002    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X110Y140       LUT5 (Prop_lut5_I3_O)        0.045     1.047 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.047    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X110Y140       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.995     0.997    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y140       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.238     0.759    
    SLICE_X110Y140       FDRE (Hold_fdre_C_D)         0.091     0.850    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.232%)  route 0.615ns (82.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.708     0.710    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y126       FDPE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDPE (Prop_fdpe_C_Q)         0.128     0.838 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.615     1.453    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/aRst
    OLOGIC_X1Y124        OSERDESE2                                    r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.980     0.982    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y124        OSERDESE2                                    r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.238     0.744    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.249    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.227ns (75.406%)  route 0.074ns (24.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.668     0.670    u_custom_apb_hdmi/video_clk
    SLICE_X80Y100        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.128     0.798 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]_rep__3/Q
                         net (fo=121, routed)         0.074     0.872    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]_rep__3_n_0
    SLICE_X80Y100        LUT2 (Prop_lut2_I0_O)        0.099     0.971 r  u_custom_apb_hdmi/rd_addr_img_rgb_ram[1]_rep_i_1__7/O
                         net (fo=1, routed)           0.000     0.971    u_custom_apb_hdmi/rd_addr_img_rgb_ram[1]_rep_i_1__7_n_0
    SLICE_X80Y100        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.941     0.943    u_custom_apb_hdmi/video_clk
    SLICE_X80Y100        FDRE                                         r  u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__7/C
                         clock pessimism             -0.273     0.670    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.092     0.762    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.693%)  route 0.167ns (47.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.597     0.597    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.719     0.721    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y144       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.167     1.029    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X108Y143       LUT6 (Prop_lut6_I3_O)        0.045     1.074 r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.074    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X108Y143       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.993     0.995    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y143       FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.258     0.737    
    SLICE_X108Y143       FDRE (Hold_fdre_C_D)         0.120     0.857    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clk
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y0    u_custom_apb_hdmi/instance_name/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y124    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y123    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y142    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y141    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y148    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y147    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y146    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y145    u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X82Y131    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]_rep__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X80Y129    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X82Y131    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X80Y129    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[1]_rep__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X90Y109    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X91Y108    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X91Y108    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X80Y129    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X80Y129    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X80Y129    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[2]_rep__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X90Y136    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X90Y136    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X90Y136    u_custom_apb_hdmi/rd_addr_img_rgb_ram_reg[0]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X45Y110    u_custom_apb_hdmi/u_img2hdmi/region_0_active_d0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X43Y110    u_custom_apb_hdmi/u_img2hdmi/region_1_active_d0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y148   u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y147   u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.737       6.237      SLICE_X110Y148   u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y148   u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.737       6.237      SLICE_X110Y148   u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/SerialClk
  To Clock:  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y124  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y123  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y142  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y141  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y148  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y147  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y146  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y145  u_custom_apb_hdmi/u_img2hdmi/rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_clk
  To Clock:  clk_out2_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_clk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y1    u_custom_apb_hdmi/instance_name/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clk
  To Clock:  clkfbout_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y3    u_custom_apb_hdmi/instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_video_clk

Setup :            8  Failing Endpoints,  Worst Slack       -9.306ns,  Total Violation      -73.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.306ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[153][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.834ns  (logic 1.643ns (33.986%)  route 3.191ns (66.014%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 661.596 - 660.211 ) 
    Source Clock Delay      (SCD):    5.256ns = ( 665.256 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.605   665.256    u_custom_apb_hdmi/PCLK
    SLICE_X60Y133        FDRE                                         r  u_custom_apb_hdmi/memory_reg[153][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.379   665.635 r  u_custom_apb_hdmi/memory_reg[153][3]/Q
                         net (fo=2, routed)           0.882   666.517    u_custom_apb_hdmi/memory_reg_n_0_[153][3]
    SLICE_X54Y135        LUT6 (Prop_lut6_I3_O)        0.105   666.622 r  u_custom_apb_hdmi/u_img2hdmi_i_2283/O
                         net (fo=1, routed)           0.000   666.622    u_custom_apb_hdmi/u_img2hdmi_i_2283_n_0
    SLICE_X54Y135        MUXF7 (Prop_muxf7_I0_O)      0.173   666.795 r  u_custom_apb_hdmi/u_img2hdmi_i_1062/O
                         net (fo=1, routed)           0.000   666.795    u_custom_apb_hdmi/u_img2hdmi_i_1062_n_0
    SLICE_X54Y135        MUXF8 (Prop_muxf8_I1_O)      0.074   666.869 r  u_custom_apb_hdmi/u_img2hdmi_i_439/O
                         net (fo=1, routed)           1.119   667.987    u_custom_apb_hdmi/u_img2hdmi_i_439_n_0
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.259   668.246 r  u_custom_apb_hdmi/u_img2hdmi_i_147/O
                         net (fo=1, routed)           0.000   668.246    u_custom_apb_hdmi/u_img2hdmi_i_147_n_0
    SLICE_X50Y119        MUXF7 (Prop_muxf7_I0_O)      0.201   668.447 r  u_custom_apb_hdmi/u_img2hdmi_i_58/O
                         net (fo=1, routed)           0.659   669.107    u_custom_apb_hdmi/u_img2hdmi_i_58_n_0
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.242   669.349 r  u_custom_apb_hdmi/u_img2hdmi_i_18/O
                         net (fo=1, routed)           0.326   669.675    u_custom_apb_hdmi/u_img2hdmi_i_18_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.105   669.780 r  u_custom_apb_hdmi/u_img2hdmi_i_5/O
                         net (fo=1, routed)           0.205   669.985    u_custom_apb_hdmi/u_img2hdmi/img_r[3]
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.105   670.090 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   670.090    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[3]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.384   661.597    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/C
                         clock pessimism              0.000   661.597    
                         clock uncertainty           -0.845   660.752    
    SLICE_X49Y117        FDRE (Setup_fdre_C_D)        0.032   660.784    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        660.784    
                         arrival time                        -670.090    
  -------------------------------------------------------------------
                         slack                                 -9.306    

Slack (VIOLATED) :        -9.233ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[60][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.881ns  (logic 1.703ns (34.887%)  route 3.178ns (65.113%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 661.656 - 660.211 ) 
    Source Clock Delay      (SCD):    5.193ns = ( 665.193 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.542   665.193    u_custom_apb_hdmi/PCLK
    SLICE_X38Y125        FDRE                                         r  u_custom_apb_hdmi/memory_reg[60][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.433   665.626 r  u_custom_apb_hdmi/memory_reg[60][5]/Q
                         net (fo=2, routed)           0.814   666.440    u_custom_apb_hdmi/memory_reg_n_0_[60][5]
    SLICE_X44Y123        LUT6 (Prop_lut6_I5_O)        0.105   666.545 r  u_custom_apb_hdmi/u_img2hdmi_i_1924/O
                         net (fo=1, routed)           0.000   666.545    u_custom_apb_hdmi/u_img2hdmi_i_1924_n_0
    SLICE_X44Y123        MUXF7 (Prop_muxf7_I1_O)      0.182   666.727 r  u_custom_apb_hdmi/u_img2hdmi_i_882/O
                         net (fo=1, routed)           0.000   666.727    u_custom_apb_hdmi/u_img2hdmi_i_882_n_0
    SLICE_X44Y123        MUXF8 (Prop_muxf8_I1_O)      0.079   666.806 r  u_custom_apb_hdmi/u_img2hdmi_i_341/O
                         net (fo=1, routed)           0.924   667.730    u_custom_apb_hdmi/u_img2hdmi_i_341_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I0_O)        0.264   667.994 r  u_custom_apb_hdmi/u_img2hdmi_i_121/O
                         net (fo=1, routed)           0.000   667.994    u_custom_apb_hdmi/u_img2hdmi_i_121_n_0
    SLICE_X49Y115        MUXF7 (Prop_muxf7_I0_O)      0.178   668.172 r  u_custom_apb_hdmi/u_img2hdmi_i_45/O
                         net (fo=1, routed)           0.989   669.161    u_custom_apb_hdmi/u_img2hdmi_i_45_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I5_O)        0.252   669.413 r  u_custom_apb_hdmi/u_img2hdmi_i_14/O
                         net (fo=1, routed)           0.329   669.742    u_custom_apb_hdmi/u_img2hdmi_i_14_n_0
    SLICE_X64Y110        LUT5 (Prop_lut5_I2_O)        0.105   669.847 r  u_custom_apb_hdmi/u_img2hdmi_i_3/O
                         net (fo=1, routed)           0.122   669.969    u_custom_apb_hdmi/u_img2hdmi/img_r[5]
    SLICE_X64Y110        LUT5 (Prop_lut5_I2_O)        0.105   670.074 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   670.074    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[5]_i_1_n_0
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.444   661.657    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/C
                         clock pessimism              0.000   661.657    
                         clock uncertainty           -0.845   660.812    
    SLICE_X64Y110        FDRE (Setup_fdre_C_D)        0.030   660.842    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        660.842    
                         arrival time                        -670.074    
  -------------------------------------------------------------------
                         slack                                 -9.233    

Slack (VIOLATED) :        -9.221ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[69][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.808ns  (logic 1.751ns (36.419%)  route 3.057ns (63.581%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 661.602 - 660.211 ) 
    Source Clock Delay      (SCD):    5.201ns = ( 665.201 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.550   665.201    u_custom_apb_hdmi/PCLK
    SLICE_X32Y118        FDRE                                         r  u_custom_apb_hdmi/memory_reg[69][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.433   665.634 r  u_custom_apb_hdmi/memory_reg[69][7]/Q
                         net (fo=2, routed)           0.794   666.427    u_custom_apb_hdmi/memory_reg_n_0_[69][7]
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.105   666.532 r  u_custom_apb_hdmi/u_img2hdmi_i_1566/O
                         net (fo=1, routed)           0.000   666.532    u_custom_apb_hdmi/u_img2hdmi_i_1566_n_0
    SLICE_X32Y119        MUXF7 (Prop_muxf7_I1_O)      0.206   666.738 r  u_custom_apb_hdmi/u_img2hdmi_i_703/O
                         net (fo=1, routed)           0.000   666.738    u_custom_apb_hdmi/u_img2hdmi_i_703_n_0
    SLICE_X32Y119        MUXF8 (Prop_muxf8_I0_O)      0.082   666.820 r  u_custom_apb_hdmi/u_img2hdmi_i_244/O
                         net (fo=1, routed)           0.805   667.625    u_custom_apb_hdmi/u_img2hdmi_i_244_n_0
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.259   667.884 r  u_custom_apb_hdmi/u_img2hdmi_i_94/O
                         net (fo=1, routed)           0.000   667.884    u_custom_apb_hdmi/u_img2hdmi_i_94_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I1_O)      0.206   668.090 r  u_custom_apb_hdmi/u_img2hdmi_i_31/O
                         net (fo=1, routed)           1.019   669.109    u_custom_apb_hdmi/u_img2hdmi_i_31_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.250   669.359 r  u_custom_apb_hdmi/u_img2hdmi_i_10/O
                         net (fo=1, routed)           0.324   669.683    u_custom_apb_hdmi/u_img2hdmi_i_10_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I2_O)        0.105   669.788 r  u_custom_apb_hdmi/u_img2hdmi_i_1/O
                         net (fo=1, routed)           0.116   669.904    u_custom_apb_hdmi/u_img2hdmi/img_r[7]
    SLICE_X43Y110        LUT5 (Prop_lut5_I2_O)        0.105   670.009 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000   670.009    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[7]_i_1_n_0
    SLICE_X43Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.390   661.603    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X43Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/C
                         clock pessimism              0.000   661.603    
                         clock uncertainty           -0.845   660.758    
    SLICE_X43Y110        FDRE (Setup_fdre_C_D)        0.030   660.788    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        660.788    
                         arrival time                        -670.009    
  -------------------------------------------------------------------
                         slack                                 -9.221    

Slack (VIOLATED) :        -9.188ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[266][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.889ns  (logic 1.718ns (35.143%)  route 3.171ns (64.857%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 661.602 - 660.211 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 665.089 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.438   665.089    u_custom_apb_hdmi/PCLK
    SLICE_X58Y89         FDRE                                         r  u_custom_apb_hdmi/memory_reg[266][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.433   665.522 r  u_custom_apb_hdmi/memory_reg[266][6]/Q
                         net (fo=2, routed)           1.017   666.539    u_custom_apb_hdmi/memory_reg_n_0_[266][6]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.105   666.643 r  u_custom_apb_hdmi/u_img2hdmi_i_1679/O
                         net (fo=1, routed)           0.000   666.643    u_custom_apb_hdmi/u_img2hdmi_i_1679_n_0
    SLICE_X56Y104        MUXF7 (Prop_muxf7_I0_O)      0.178   666.821 r  u_custom_apb_hdmi/u_img2hdmi_i_760/O
                         net (fo=1, routed)           0.000   666.821    u_custom_apb_hdmi/u_img2hdmi_i_760_n_0
    SLICE_X56Y104        MUXF8 (Prop_muxf8_I1_O)      0.079   666.900 r  u_custom_apb_hdmi/u_img2hdmi_i_276/O
                         net (fo=1, routed)           0.896   667.796    u_custom_apb_hdmi/u_img2hdmi_i_276_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.264   668.060 r  u_custom_apb_hdmi/u_img2hdmi_i_103/O
                         net (fo=1, routed)           0.000   668.060    u_custom_apb_hdmi/u_img2hdmi_i_103_n_0
    SLICE_X53Y110        MUXF7 (Prop_muxf7_I0_O)      0.199   668.259 r  u_custom_apb_hdmi/u_img2hdmi_i_36/O
                         net (fo=1, routed)           0.787   669.046    u_custom_apb_hdmi/u_img2hdmi_i_36_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I1_O)        0.250   669.296 r  u_custom_apb_hdmi/u_img2hdmi_i_12/O
                         net (fo=1, routed)           0.116   669.411    u_custom_apb_hdmi/u_img2hdmi_i_12_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I2_O)        0.105   669.516 r  u_custom_apb_hdmi/u_img2hdmi_i_2/O
                         net (fo=1, routed)           0.356   669.872    u_custom_apb_hdmi/u_img2hdmi/img_r[6]
    SLICE_X45Y110        LUT5 (Prop_lut5_I2_O)        0.105   669.977 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000   669.977    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[6]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.389   661.602    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X45Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/C
                         clock pessimism              0.000   661.602    
                         clock uncertainty           -0.845   660.757    
    SLICE_X45Y110        FDRE (Setup_fdre_C_D)        0.033   660.790    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        660.790    
                         arrival time                        -669.977    
  -------------------------------------------------------------------
                         slack                                 -9.188    

Slack (VIOLATED) :        -9.115ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[369][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.653ns  (logic 1.752ns (37.650%)  route 2.901ns (62.350%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 661.597 - 660.211 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 665.247 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.596   665.247    u_custom_apb_hdmi/PCLK
    SLICE_X62Y126        FDRE                                         r  u_custom_apb_hdmi/memory_reg[369][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDRE (Prop_fdre_C_Q)         0.433   665.680 r  u_custom_apb_hdmi/memory_reg[369][2]/Q
                         net (fo=2, routed)           0.794   666.474    u_custom_apb_hdmi/memory_reg_n_0_[369][2]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105   666.579 r  u_custom_apb_hdmi/u_img2hdmi_i_2449/O
                         net (fo=1, routed)           0.000   666.579    u_custom_apb_hdmi/u_img2hdmi_i_2449_n_0
    SLICE_X65Y119        MUXF7 (Prop_muxf7_I0_O)      0.199   666.778 r  u_custom_apb_hdmi/u_img2hdmi_i_1145/O
                         net (fo=1, routed)           0.000   666.778    u_custom_apb_hdmi/u_img2hdmi_i_1145_n_0
    SLICE_X65Y119        MUXF8 (Prop_muxf8_I0_O)      0.085   666.863 r  u_custom_apb_hdmi/u_img2hdmi_i_485/O
                         net (fo=1, routed)           0.677   667.540    u_custom_apb_hdmi/u_img2hdmi_i_485_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I0_O)        0.264   667.804 r  u_custom_apb_hdmi/u_img2hdmi_i_160/O
                         net (fo=1, routed)           0.000   667.804    u_custom_apb_hdmi/u_img2hdmi_i_160_n_0
    SLICE_X60Y116        MUXF7 (Prop_muxf7_I1_O)      0.206   668.010 r  u_custom_apb_hdmi/u_img2hdmi_i_64/O
                         net (fo=1, routed)           0.834   668.844    u_custom_apb_hdmi/u_img2hdmi_i_64_n_0
    SLICE_X49Y122        LUT6 (Prop_lut6_I1_O)        0.250   669.094 r  u_custom_apb_hdmi/u_img2hdmi_i_20/O
                         net (fo=1, routed)           0.205   669.299    u_custom_apb_hdmi/u_img2hdmi_i_20_n_0
    SLICE_X49Y122        LUT5 (Prop_lut5_I2_O)        0.105   669.404 r  u_custom_apb_hdmi/u_img2hdmi_i_6/O
                         net (fo=1, routed)           0.391   669.795    u_custom_apb_hdmi/u_img2hdmi/img_r[2]
    SLICE_X49Y115        LUT5 (Prop_lut5_I2_O)        0.105   669.900 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   669.900    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[2]_i_1_n_0
    SLICE_X49Y115        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.385   661.598    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y115        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/C
                         clock pessimism              0.000   661.598    
                         clock uncertainty           -0.845   660.753    
    SLICE_X49Y115        FDRE (Setup_fdre_C_D)        0.032   660.785    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        660.785    
                         arrival time                        -669.900    
  -------------------------------------------------------------------
                         slack                                 -9.115    

Slack (VIOLATED) :        -9.103ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[537][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.616ns  (logic 1.645ns (35.640%)  route 2.971ns (64.360%))
  Logic Levels:           8  (LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 661.649 - 660.211 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 665.324 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.673   665.324    u_custom_apb_hdmi/PCLK
    SLICE_X91Y103        FDRE                                         r  u_custom_apb_hdmi/memory_reg[537][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.379   665.703 r  u_custom_apb_hdmi/memory_reg[537][1]/Q
                         net (fo=2, routed)           0.771   666.474    u_custom_apb_hdmi/memory_reg_n_0_[537][1]
    SLICE_X85Y103        LUT6 (Prop_lut6_I3_O)        0.105   666.579 r  u_custom_apb_hdmi/u_img2hdmi_i_2571/O
                         net (fo=1, routed)           0.000   666.579    u_custom_apb_hdmi/u_img2hdmi_i_2571_n_0
    SLICE_X85Y103        MUXF7 (Prop_muxf7_I0_O)      0.178   666.757 r  u_custom_apb_hdmi/u_img2hdmi_i_1206/O
                         net (fo=1, routed)           0.000   666.757    u_custom_apb_hdmi/u_img2hdmi_i_1206_n_0
    SLICE_X85Y103        MUXF8 (Prop_muxf8_I1_O)      0.079   666.836 r  u_custom_apb_hdmi/u_img2hdmi_i_519/O
                         net (fo=1, routed)           0.794   667.630    u_custom_apb_hdmi/u_img2hdmi_i_519_n_0
    SLICE_X83Y106        LUT6 (Prop_lut6_I3_O)        0.264   667.894 r  u_custom_apb_hdmi/u_img2hdmi_i_169/O
                         net (fo=1, routed)           0.000   667.894    u_custom_apb_hdmi/u_img2hdmi_i_169_n_0
    SLICE_X83Y106        MUXF7 (Prop_muxf7_I0_O)      0.178   668.072 r  u_custom_apb_hdmi/u_img2hdmi_i_69/O
                         net (fo=1, routed)           0.696   668.768    u_custom_apb_hdmi/u_img2hdmi_i_69_n_0
    SLICE_X83Y122        LUT5 (Prop_lut5_I4_O)        0.252   669.020 r  u_custom_apb_hdmi/u_img2hdmi_i_21/O
                         net (fo=1, routed)           0.489   669.509    u_custom_apb_hdmi/u_img2hdmi_i_21_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I0_O)        0.105   669.614 r  u_custom_apb_hdmi/u_img2hdmi_i_7/O
                         net (fo=1, routed)           0.221   669.834    u_custom_apb_hdmi/u_img2hdmi/img_r[1]
    SLICE_X85Y123        LUT5 (Prop_lut5_I2_O)        0.105   669.939 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   669.939    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[1]_i_1_n_0
    SLICE_X85Y123        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.437   661.650    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X85Y123        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/C
                         clock pessimism              0.000   661.650    
                         clock uncertainty           -0.845   660.805    
    SLICE_X85Y123        FDRE (Setup_fdre_C_D)        0.032   660.837    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        660.837    
                         arrival time                        -669.939    
  -------------------------------------------------------------------
                         slack                                 -9.103    

Slack (VIOLATED) :        -9.020ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[288][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.548ns  (logic 1.726ns (37.950%)  route 2.822ns (62.050%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 661.656 - 660.211 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 665.316 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.665   665.316    u_custom_apb_hdmi/PCLK
    SLICE_X90Y115        FDRE                                         r  u_custom_apb_hdmi/memory_reg[288][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.433   665.749 r  u_custom_apb_hdmi/memory_reg[288][4]/Q
                         net (fo=2, routed)           0.839   666.588    u_custom_apb_hdmi/memory_reg_n_0_[288][4]
    SLICE_X83Y113        LUT6 (Prop_lut6_I5_O)        0.105   666.693 r  u_custom_apb_hdmi/u_img2hdmi_i_2053/O
                         net (fo=1, routed)           0.000   666.693    u_custom_apb_hdmi/u_img2hdmi_i_2053_n_0
    SLICE_X83Y113        MUXF7 (Prop_muxf7_I0_O)      0.199   666.892 r  u_custom_apb_hdmi/u_img2hdmi_i_947/O
                         net (fo=1, routed)           0.000   666.892    u_custom_apb_hdmi/u_img2hdmi_i_947_n_0
    SLICE_X83Y113        MUXF8 (Prop_muxf8_I0_O)      0.085   666.977 r  u_custom_apb_hdmi/u_img2hdmi_i_378/O
                         net (fo=1, routed)           0.631   667.608    u_custom_apb_hdmi/u_img2hdmi_i_378_n_0
    SLICE_X80Y113        LUT6 (Prop_lut6_I1_O)        0.264   667.872 r  u_custom_apb_hdmi/u_img2hdmi_i_131/O
                         net (fo=1, routed)           0.000   667.872    u_custom_apb_hdmi/u_img2hdmi_i_131_n_0
    SLICE_X80Y113        MUXF7 (Prop_muxf7_I0_O)      0.178   668.049 r  u_custom_apb_hdmi/u_img2hdmi_i_50/O
                         net (fo=1, routed)           0.978   669.027    u_custom_apb_hdmi/u_img2hdmi_i_50_n_0
    SLICE_X62Y110        LUT6 (Prop_lut6_I1_O)        0.252   669.279 r  u_custom_apb_hdmi/u_img2hdmi_i_16/O
                         net (fo=1, routed)           0.125   669.405    u_custom_apb_hdmi/u_img2hdmi_i_16_n_0
    SLICE_X62Y110        LUT5 (Prop_lut5_I2_O)        0.105   669.510 r  u_custom_apb_hdmi/u_img2hdmi_i_4/O
                         net (fo=1, routed)           0.249   669.759    u_custom_apb_hdmi/u_img2hdmi/img_r[4]
    SLICE_X64Y110        LUT5 (Prop_lut5_I2_O)        0.105   669.864 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   669.864    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[4]_i_1_n_0
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.444   661.657    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/C
                         clock pessimism              0.000   661.657    
                         clock uncertainty           -0.845   660.812    
    SLICE_X64Y110        FDRE (Setup_fdre_C_D)        0.032   660.844    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        660.844    
                         arrival time                        -669.864    
  -------------------------------------------------------------------
                         slack                                 -9.020    

Slack (VIOLATED) :        -8.997ns  (required time - arrival time)
  Source:                 u_custom_apb_hdmi/memory_reg[284][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_video_clk rise@660.211ns - clk rise@660.000ns)
  Data Path Delay:        4.520ns  (logic 1.619ns (35.819%)  route 2.901ns (64.182%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 661.649 - 660.211 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 665.315 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      660.000   660.000 r  
    K17                                               0.000   660.000 r  CLK50m (IN)
                         net (fo=0)                   0.000   660.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406   661.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160   663.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   663.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.664   665.315    u_custom_apb_hdmi/PCLK
    SLICE_X93Y131        FDRE                                         r  u_custom_apb_hdmi/memory_reg[284][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDRE (Prop_fdre_C_Q)         0.379   665.694 r  u_custom_apb_hdmi/memory_reg[284][0]/Q
                         net (fo=2, routed)           0.772   666.466    u_custom_apb_hdmi/memory_reg_n_0_[284][0]
    SLICE_X92Y131        LUT6 (Prop_lut6_I5_O)        0.105   666.571 r  u_custom_apb_hdmi/u_img2hdmi_i_2828/O
                         net (fo=1, routed)           0.000   666.571    u_custom_apb_hdmi/u_img2hdmi_i_2828_n_0
    SLICE_X92Y131        MUXF7 (Prop_muxf7_I1_O)      0.178   666.749 r  u_custom_apb_hdmi/u_img2hdmi_i_1334/O
                         net (fo=1, routed)           0.000   666.749    u_custom_apb_hdmi/u_img2hdmi_i_1334_n_0
    SLICE_X92Y131        MUXF8 (Prop_muxf8_I1_O)      0.074   666.823 r  u_custom_apb_hdmi/u_img2hdmi_i_587/O
                         net (fo=1, routed)           1.026   667.849    u_custom_apb_hdmi/u_img2hdmi_i_587_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.259   668.108 r  u_custom_apb_hdmi/u_img2hdmi_i_187/O
                         net (fo=1, routed)           0.000   668.108    u_custom_apb_hdmi/u_img2hdmi_i_187_n_0
    SLICE_X86Y124        MUXF7 (Prop_muxf7_I0_O)      0.173   668.281 r  u_custom_apb_hdmi/u_img2hdmi_i_78/O
                         net (fo=1, routed)           0.782   669.063    u_custom_apb_hdmi/u_img2hdmi_i_78_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.241   669.304 r  u_custom_apb_hdmi/u_img2hdmi_i_24/O
                         net (fo=1, routed)           0.205   669.509    u_custom_apb_hdmi/u_img2hdmi_i_24_n_0
    SLICE_X67Y119        LUT5 (Prop_lut5_I2_O)        0.105   669.614 r  u_custom_apb_hdmi/u_img2hdmi_i_8/O
                         net (fo=1, routed)           0.116   669.730    u_custom_apb_hdmi/u_img2hdmi/img_r[0]
    SLICE_X67Y119        LUT5 (Prop_lut5_I2_O)        0.105   669.835 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   669.835    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[0]_i_1_n_0
    SLICE_X67Y119        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                    660.211   660.211 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.211 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.386   661.596    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915   658.681 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   660.136    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   660.213 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         1.437   661.650    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X67Y119        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/C
                         clock pessimism              0.000   661.650    
                         clock uncertainty           -0.845   660.805    
    SLICE_X67Y119        FDRE (Setup_fdre_C_D)        0.033   660.838    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        660.838    
                         arrival time                        -669.835    
  -------------------------------------------------------------------
                         slack                                 -8.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[774][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.485ns (44.444%)  route 0.606ns (55.556%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.658     1.768    u_custom_apb_hdmi/PCLK
    SLICE_X65Y112        FDRE                                         r  u_custom_apb_hdmi/memory_reg[774][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  u_custom_apb_hdmi/memory_reg[774][0]/Q
                         net (fo=2, routed)           0.068     1.977    u_custom_apb_hdmi/memory_reg_n_0_[774][0]
    SLICE_X64Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.022 r  u_custom_apb_hdmi/u_img2hdmi_i_558/O
                         net (fo=1, routed)           0.000     2.022    u_custom_apb_hdmi/u_img2hdmi_i_558_n_0
    SLICE_X64Y112        MUXF7 (Prop_muxf7_I1_O)      0.074     2.096 r  u_custom_apb_hdmi/u_img2hdmi_i_179/O
                         net (fo=1, routed)           0.000     2.096    u_custom_apb_hdmi/u_img2hdmi_i_179_n_0
    SLICE_X64Y112        MUXF8 (Prop_muxf8_I0_O)      0.023     2.119 r  u_custom_apb_hdmi/u_img2hdmi_i_74/O
                         net (fo=1, routed)           0.325     2.444    u_custom_apb_hdmi/u_img2hdmi_i_74_n_0
    SLICE_X66Y116        LUT5 (Prop_lut5_I0_O)        0.112     2.556 r  u_custom_apb_hdmi/u_img2hdmi_i_23/O
                         net (fo=1, routed)           0.163     2.719    u_custom_apb_hdmi/u_img2hdmi_i_23_n_0
    SLICE_X67Y119        LUT5 (Prop_lut5_I0_O)        0.045     2.764 r  u_custom_apb_hdmi/u_img2hdmi_i_8/O
                         net (fo=1, routed)           0.051     2.815    u_custom_apb_hdmi/u_img2hdmi/img_r[0]
    SLICE_X67Y119        LUT5 (Prop_lut5_I2_O)        0.045     2.860 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.860    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[0]_i_1_n_0
    SLICE_X67Y119        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.926     0.928    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X67Y119        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.845     1.773    
    SLICE_X67Y119        FDRE (Hold_fdre_C_D)         0.092     1.865    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[782][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.472ns (40.405%)  route 0.696ns (59.595%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.636     1.746    u_custom_apb_hdmi/PCLK
    SLICE_X49Y108        FDRE                                         r  u_custom_apb_hdmi/memory_reg[782][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  u_custom_apb_hdmi/memory_reg[782][3]/Q
                         net (fo=2, routed)           0.181     2.068    u_custom_apb_hdmi/memory_reg_n_0_[782][3]
    SLICE_X49Y106        LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  u_custom_apb_hdmi/u_img2hdmi_i_404/O
                         net (fo=1, routed)           0.000     2.113    u_custom_apb_hdmi/u_img2hdmi_i_404_n_0
    SLICE_X49Y106        MUXF7 (Prop_muxf7_I1_O)      0.065     2.178 r  u_custom_apb_hdmi/u_img2hdmi_i_138/O
                         net (fo=1, routed)           0.000     2.178    u_custom_apb_hdmi/u_img2hdmi_i_138_n_0
    SLICE_X49Y106        MUXF8 (Prop_muxf8_I1_O)      0.019     2.197 r  u_custom_apb_hdmi/u_img2hdmi_i_53/O
                         net (fo=1, routed)           0.385     2.582    u_custom_apb_hdmi/u_img2hdmi_i_53_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I0_O)        0.112     2.694 r  u_custom_apb_hdmi/u_img2hdmi_i_17/O
                         net (fo=1, routed)           0.050     2.744    u_custom_apb_hdmi/u_img2hdmi_i_17_n_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I0_O)        0.045     2.789 r  u_custom_apb_hdmi/u_img2hdmi_i_5/O
                         net (fo=1, routed)           0.081     2.870    u_custom_apb_hdmi/u_img2hdmi/img_r[3]
    SLICE_X49Y117        LUT5 (Prop_lut5_I2_O)        0.045     2.915 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.915    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[3]_i_1_n_0
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.904     0.906    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y117        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.845     1.751    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.092     1.843    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[777][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.469ns (39.188%)  route 0.728ns (60.812%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.659     1.769    u_custom_apb_hdmi/PCLK
    SLICE_X59Y103        FDRE                                         r  u_custom_apb_hdmi/memory_reg[777][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  u_custom_apb_hdmi/memory_reg[777][5]/Q
                         net (fo=2, routed)           0.111     2.021    u_custom_apb_hdmi/memory_reg_n_0_[777][5]
    SLICE_X56Y102        LUT6 (Prop_lut6_I3_O)        0.045     2.066 r  u_custom_apb_hdmi/u_img2hdmi_i_299/O
                         net (fo=1, routed)           0.000     2.066    u_custom_apb_hdmi/u_img2hdmi_i_299_n_0
    SLICE_X56Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     2.128 r  u_custom_apb_hdmi/u_img2hdmi_i_110/O
                         net (fo=1, routed)           0.000     2.128    u_custom_apb_hdmi/u_img2hdmi_i_110_n_0
    SLICE_X56Y102        MUXF8 (Prop_muxf8_I1_O)      0.019     2.147 r  u_custom_apb_hdmi/u_img2hdmi_i_39/O
                         net (fo=1, routed)           0.327     2.474    u_custom_apb_hdmi/u_img2hdmi_i_39_n_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I0_O)        0.112     2.586 r  u_custom_apb_hdmi/u_img2hdmi_i_13/O
                         net (fo=1, routed)           0.235     2.820    u_custom_apb_hdmi/u_img2hdmi_i_13_n_0
    SLICE_X64Y110        LUT5 (Prop_lut5_I0_O)        0.045     2.865 r  u_custom_apb_hdmi/u_img2hdmi_i_3/O
                         net (fo=1, routed)           0.056     2.921    u_custom_apb_hdmi/u_img2hdmi/img_r[5]
    SLICE_X64Y110        LUT5 (Prop_lut5_I2_O)        0.045     2.966 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.966    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[5]_i_1_n_0
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.934     0.936    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.845     1.781    
    SLICE_X64Y110        FDRE (Hold_fdre_C_D)         0.091     1.872    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[778][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.469ns (37.976%)  route 0.766ns (62.024%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.659     1.769    u_custom_apb_hdmi/PCLK
    SLICE_X59Y103        FDRE                                         r  u_custom_apb_hdmi/memory_reg[778][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  u_custom_apb_hdmi/memory_reg[778][4]/Q
                         net (fo=2, routed)           0.121     2.032    u_custom_apb_hdmi/memory_reg_n_0_[778][4]
    SLICE_X61Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.077 r  u_custom_apb_hdmi/u_img2hdmi_i_351/O
                         net (fo=1, routed)           0.000     2.077    u_custom_apb_hdmi/u_img2hdmi_i_351_n_0
    SLICE_X61Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     2.139 r  u_custom_apb_hdmi/u_img2hdmi_i_124/O
                         net (fo=1, routed)           0.000     2.139    u_custom_apb_hdmi/u_img2hdmi_i_124_n_0
    SLICE_X61Y104        MUXF8 (Prop_muxf8_I1_O)      0.019     2.158 r  u_custom_apb_hdmi/u_img2hdmi_i_46/O
                         net (fo=1, routed)           0.382     2.539    u_custom_apb_hdmi/u_img2hdmi_i_46_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I0_O)        0.112     2.651 r  u_custom_apb_hdmi/u_img2hdmi_i_15/O
                         net (fo=1, routed)           0.145     2.796    u_custom_apb_hdmi/u_img2hdmi_i_15_n_0
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.045     2.841 r  u_custom_apb_hdmi/u_img2hdmi_i_4/O
                         net (fo=1, routed)           0.118     2.959    u_custom_apb_hdmi/u_img2hdmi/img_r[4]
    SLICE_X64Y110        LUT5 (Prop_lut5_I2_O)        0.045     3.004 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.004    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[4]_i_1_n_0
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.934     0.936    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X64Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.845     1.781    
    SLICE_X64Y110        FDRE (Hold_fdre_C_D)         0.092     1.873    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[770][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.482ns (38.053%)  route 0.785ns (61.947%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.638     1.748    u_custom_apb_hdmi/PCLK
    SLICE_X43Y103        FDRE                                         r  u_custom_apb_hdmi/memory_reg[770][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  u_custom_apb_hdmi/memory_reg[770][7]/Q
                         net (fo=2, routed)           0.155     2.044    u_custom_apb_hdmi/memory_reg_n_0_[770][7]
    SLICE_X43Y105        LUT6 (Prop_lut6_I1_O)        0.045     2.089 r  u_custom_apb_hdmi/u_img2hdmi_i_193/O
                         net (fo=1, routed)           0.000     2.089    u_custom_apb_hdmi/u_img2hdmi_i_193_n_0
    SLICE_X43Y105        MUXF7 (Prop_muxf7_I0_O)      0.071     2.160 r  u_custom_apb_hdmi/u_img2hdmi_i_81/O
                         net (fo=1, routed)           0.000     2.160    u_custom_apb_hdmi/u_img2hdmi_i_81_n_0
    SLICE_X43Y105        MUXF8 (Prop_muxf8_I0_O)      0.023     2.183 r  u_custom_apb_hdmi/u_img2hdmi_i_25/O
                         net (fo=1, routed)           0.346     2.529    u_custom_apb_hdmi/u_img2hdmi_i_25_n_0
    SLICE_X35Y108        LUT5 (Prop_lut5_I0_O)        0.112     2.641 r  u_custom_apb_hdmi/u_img2hdmi_i_9/O
                         net (fo=1, routed)           0.234     2.875    u_custom_apb_hdmi/u_img2hdmi_i_9_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I0_O)        0.045     2.920 r  u_custom_apb_hdmi/u_img2hdmi_i_1/O
                         net (fo=1, routed)           0.050     2.970    u_custom_apb_hdmi/u_img2hdmi/img_r[7]
    SLICE_X43Y110        LUT5 (Prop_lut5_I2_O)        0.045     3.015 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.015    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[7]_i_1_n_0
    SLICE_X43Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.910     0.912    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X43Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.845     1.757    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.091     1.848    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[780][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.472ns (36.532%)  route 0.820ns (63.468%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.638     1.748    u_custom_apb_hdmi/PCLK
    SLICE_X39Y105        FDRE                                         r  u_custom_apb_hdmi/memory_reg[780][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  u_custom_apb_hdmi/memory_reg[780][6]/Q
                         net (fo=2, routed)           0.141     2.031    u_custom_apb_hdmi/memory_reg_n_0_[780][6]
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.076 r  u_custom_apb_hdmi/u_img2hdmi_i_248/O
                         net (fo=1, routed)           0.000     2.076    u_custom_apb_hdmi/u_img2hdmi_i_248_n_0
    SLICE_X36Y105        MUXF7 (Prop_muxf7_I1_O)      0.064     2.140 r  u_custom_apb_hdmi/u_img2hdmi_i_96/O
                         net (fo=1, routed)           0.000     2.140    u_custom_apb_hdmi/u_img2hdmi_i_96_n_0
    SLICE_X36Y105        MUXF8 (Prop_muxf8_I1_O)      0.019     2.159 r  u_custom_apb_hdmi/u_img2hdmi_i_32/O
                         net (fo=1, routed)           0.323     2.482    u_custom_apb_hdmi/u_img2hdmi_i_32_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I0_O)        0.113     2.595 r  u_custom_apb_hdmi/u_img2hdmi_i_11/O
                         net (fo=1, routed)           0.189     2.784    u_custom_apb_hdmi/u_img2hdmi_i_11_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I0_O)        0.045     2.829 r  u_custom_apb_hdmi/u_img2hdmi_i_2/O
                         net (fo=1, routed)           0.167     2.996    u_custom_apb_hdmi/u_img2hdmi/img_r[6]
    SLICE_X45Y110        LUT5 (Prop_lut5_I2_O)        0.045     3.041 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.041    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[6]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.910     0.912    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X45Y110        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.845     1.757    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.092     1.849    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[779][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.469ns (35.062%)  route 0.869ns (64.938%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.664     1.774    u_custom_apb_hdmi/PCLK
    SLICE_X87Y109        FDRE                                         r  u_custom_apb_hdmi/memory_reg[779][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.141     1.915 r  u_custom_apb_hdmi/memory_reg[779][1]/Q
                         net (fo=2, routed)           0.116     2.032    u_custom_apb_hdmi/memory_reg_n_0_[779][1]
    SLICE_X87Y110        LUT6 (Prop_lut6_I0_O)        0.045     2.077 r  u_custom_apb_hdmi/u_img2hdmi_i_507/O
                         net (fo=1, routed)           0.000     2.077    u_custom_apb_hdmi/u_img2hdmi_i_507_n_0
    SLICE_X87Y110        MUXF7 (Prop_muxf7_I0_O)      0.062     2.139 r  u_custom_apb_hdmi/u_img2hdmi_i_166/O
                         net (fo=1, routed)           0.000     2.139    u_custom_apb_hdmi/u_img2hdmi_i_166_n_0
    SLICE_X87Y110        MUXF8 (Prop_muxf8_I1_O)      0.019     2.158 r  u_custom_apb_hdmi/u_img2hdmi_i_67/O
                         net (fo=1, routed)           0.416     2.574    u_custom_apb_hdmi/u_img2hdmi_i_67_n_0
    SLICE_X83Y122        LUT5 (Prop_lut5_I0_O)        0.112     2.686 r  u_custom_apb_hdmi/u_img2hdmi_i_21/O
                         net (fo=1, routed)           0.236     2.921    u_custom_apb_hdmi/u_img2hdmi_i_21_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I0_O)        0.045     2.966 r  u_custom_apb_hdmi/u_img2hdmi_i_7/O
                         net (fo=1, routed)           0.101     3.067    u_custom_apb_hdmi/u_img2hdmi/img_r[1]
    SLICE_X85Y123        LUT5 (Prop_lut5_I2_O)        0.045     3.112 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.112    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[1]_i_1_n_0
    SLICE_X85Y123        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.925     0.927    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X85Y123        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.845     1.772    
    SLICE_X85Y123        FDRE (Hold_fdre_C_D)         0.092     1.864    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 u_custom_apb_hdmi/memory_reg[778][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.469ns (33.797%)  route 0.919ns (66.203%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.635     1.745    u_custom_apb_hdmi/PCLK
    SLICE_X49Y110        FDRE                                         r  u_custom_apb_hdmi/memory_reg[778][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  u_custom_apb_hdmi/memory_reg[778][2]/Q
                         net (fo=2, routed)           0.123     2.009    u_custom_apb_hdmi/memory_reg_n_0_[778][2]
    SLICE_X47Y110        LUT6 (Prop_lut6_I1_O)        0.045     2.054 r  u_custom_apb_hdmi/u_img2hdmi_i_455/O
                         net (fo=1, routed)           0.000     2.054    u_custom_apb_hdmi/u_img2hdmi_i_455_n_0
    SLICE_X47Y110        MUXF7 (Prop_muxf7_I0_O)      0.062     2.116 r  u_custom_apb_hdmi/u_img2hdmi_i_152/O
                         net (fo=1, routed)           0.000     2.116    u_custom_apb_hdmi/u_img2hdmi_i_152_n_0
    SLICE_X47Y110        MUXF8 (Prop_muxf8_I1_O)      0.019     2.135 r  u_custom_apb_hdmi/u_img2hdmi_i_60/O
                         net (fo=1, routed)           0.498     2.634    u_custom_apb_hdmi/u_img2hdmi_i_60_n_0
    SLICE_X46Y122        LUT5 (Prop_lut5_I0_O)        0.112     2.746 r  u_custom_apb_hdmi/u_img2hdmi_i_19/O
                         net (fo=1, routed)           0.112     2.858    u_custom_apb_hdmi/u_img2hdmi_i_19_n_0
    SLICE_X49Y122        LUT5 (Prop_lut5_I0_O)        0.045     2.903 r  u_custom_apb_hdmi/u_img2hdmi_i_6/O
                         net (fo=1, routed)           0.185     3.088    u_custom_apb_hdmi/u_img2hdmi/img_r[2]
    SLICE_X49Y115        LUT5 (Prop_lut5_I2_O)        0.045     3.133 r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.133    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg[2]_i_1_n_0
    SLICE_X49Y115        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.864     0.864    u_custom_apb_hdmi/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  u_custom_apb_hdmi/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    u_custom_apb_hdmi/instance_name/inst/clk_out1_video_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_custom_apb_hdmi/instance_name/inst/clkout1_buf/O
                         net (fo=251, routed)         0.906     0.908    u_custom_apb_hdmi/u_img2hdmi/video_clk
    SLICE_X49Y115        FDRE                                         r  u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.845     1.753    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.092     1.845    u_custom_apb_hdmi/u_img2hdmi/rgb_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  1.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Cgsg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.484ns (6.667%)  route 6.776ns (93.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 24.735 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.476    12.352    ulogic/Hvsg07_i_2_n_0
    SLICE_X99Y30         FDCE                                         f  ulogic/Cgsg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.357    24.735    ulogic/FCLK
    SLICE_X99Y30         FDCE                                         r  ulogic/Cgsg07_reg/C
                         clock pessimism              0.273    25.008    
                         clock uncertainty           -0.035    24.972    
    SLICE_X99Y30         FDCE (Recov_fdce_C_CLR)     -0.331    24.641    ulogic/Cgsg07_reg
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Hisg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.484ns (6.667%)  route 6.776ns (93.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 24.735 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.476    12.352    ulogic/Hvsg07_i_2_n_0
    SLICE_X99Y30         FDCE                                         f  ulogic/Hisg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.357    24.735    ulogic/FCLK
    SLICE_X99Y30         FDCE                                         r  ulogic/Hisg07_reg/C
                         clock pessimism              0.273    25.008    
                         clock uncertainty           -0.035    24.972    
    SLICE_X99Y30         FDCE (Recov_fdce_C_CLR)     -0.331    24.641    ulogic/Hisg07_reg
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Jsxg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.484ns (6.667%)  route 6.776ns (93.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 24.735 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.476    12.352    ulogic/Hvsg07_i_2_n_0
    SLICE_X99Y30         FDCE                                         f  ulogic/Jsxg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.357    24.735    ulogic/FCLK
    SLICE_X99Y30         FDCE                                         r  ulogic/Jsxg07_reg/C
                         clock pessimism              0.273    25.008    
                         clock uncertainty           -0.035    24.972    
    SLICE_X99Y30         FDCE (Recov_fdce_C_CLR)     -0.331    24.641    ulogic/Jsxg07_reg
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Sbsg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.484ns (6.667%)  route 6.776ns (93.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 24.735 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.476    12.352    ulogic/Hvsg07_i_2_n_0
    SLICE_X99Y30         FDCE                                         f  ulogic/Sbsg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.357    24.735    ulogic/FCLK
    SLICE_X99Y30         FDCE                                         r  ulogic/Sbsg07_reg/C
                         clock pessimism              0.273    25.008    
                         clock uncertainty           -0.035    24.972    
    SLICE_X99Y30         FDCE (Recov_fdce_C_CLR)     -0.331    24.641    ulogic/Sbsg07_reg
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.384ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/M3fg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 0.484ns (6.685%)  route 6.756ns (93.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 24.736 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.456    12.332    ulogic/Hvsg07_i_2_n_0
    SLICE_X94Y31         FDCE                                         f  ulogic/M3fg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.358    24.736    ulogic/FCLK
    SLICE_X94Y31         FDCE                                         r  ulogic/M3fg07_reg/C
                         clock pessimism              0.273    25.009    
                         clock uncertainty           -0.035    24.973    
    SLICE_X94Y31         FDCE (Recov_fdce_C_CLR)     -0.258    24.715    ulogic/M3fg07_reg
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 12.384    

Slack (MET) :             12.384ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Oyrg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 0.484ns (6.685%)  route 6.756ns (93.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 24.736 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.456    12.332    ulogic/Hvsg07_i_2_n_0
    SLICE_X94Y31         FDCE                                         f  ulogic/Oyrg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.358    24.736    ulogic/FCLK
    SLICE_X94Y31         FDCE                                         r  ulogic/Oyrg07_reg/C
                         clock pessimism              0.273    25.009    
                         clock uncertainty           -0.035    24.973    
    SLICE_X94Y31         FDCE (Recov_fdce_C_CLR)     -0.258    24.715    ulogic/Oyrg07_reg
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 12.384    

Slack (MET) :             12.384ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Xdsg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 0.484ns (6.685%)  route 6.756ns (93.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 24.736 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.456    12.332    ulogic/Hvsg07_i_2_n_0
    SLICE_X94Y31         FDCE                                         f  ulogic/Xdsg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.358    24.736    ulogic/FCLK
    SLICE_X94Y31         FDCE                                         r  ulogic/Xdsg07_reg/C
                         clock pessimism              0.273    25.009    
                         clock uncertainty           -0.035    24.973    
    SLICE_X94Y31         FDCE (Recov_fdce_C_CLR)     -0.258    24.715    ulogic/Xdsg07_reg
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 12.384    

Slack (MET) :             12.432ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Smvnz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.484ns (6.800%)  route 6.634ns (93.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 24.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.104     7.575    ulogic/Ik2nz6
    SLICE_X70Y30         LUT3 (Prop_lut3_I0_O)        0.105     7.680 f  ulogic/R2e917_i_2/O
                         net (fo=575, routed)         4.529    12.209    ulogic/R2e917_i_2_n_0
    SLICE_X26Y51         FDCE                                         f  ulogic/Smvnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.272    24.650    ulogic/FCLK
    SLICE_X26Y51         FDCE                                         r  ulogic/Smvnz6_reg/C
                         clock pessimism              0.285    24.935    
                         clock uncertainty           -0.035    24.900    
    SLICE_X26Y51         FDCE (Recov_fdce_C_CLR)     -0.258    24.642    ulogic/Smvnz6_reg
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                 12.432    

Slack (MET) :             12.571ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Vifg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.484ns (6.938%)  route 6.492ns (93.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 24.732 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.192    12.068    ulogic/Hvsg07_i_2_n_0
    SLICE_X95Y28         FDCE                                         f  ulogic/Vifg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.354    24.732    ulogic/FCLK
    SLICE_X95Y28         FDCE                                         r  ulogic/Vifg07_reg/C
                         clock pessimism              0.273    25.005    
                         clock uncertainty           -0.035    24.969    
    SLICE_X95Y28         FDCE (Recov_fdce_C_CLR)     -0.331    24.638    ulogic/Vifg07_reg
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                 12.571    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Bafg07_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.484ns (6.909%)  route 6.521ns (93.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 24.735 - 20.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.441     5.092    ulogic/FCLK
    SLICE_X65Y62         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.379     5.471 r  ulogic/Ik2nz6_reg/Q
                         net (fo=20, routed)          2.300     7.771    ulogic/Ik2nz6
    SLICE_X71Y30         LUT3 (Prop_lut3_I2_O)        0.105     7.876 f  ulogic/Hvsg07_i_2/O
                         net (fo=115, routed)         4.221    12.097    ulogic/Hvsg07_i_2_n_0
    SLICE_X94Y30         FDCE                                         f  ulogic/Bafg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       1.357    24.735    ulogic/FCLK
    SLICE_X94Y30         FDCE                                         r  ulogic/Bafg07_reg/C
                         clock pessimism              0.273    25.008    
                         clock uncertainty           -0.035    24.972    
    SLICE_X94Y30         FDCE (Recov_fdce_C_CLR)     -0.258    24.714    ulogic/Bafg07_reg
  -------------------------------------------------------------------
                         required time                         24.714    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                 12.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Dbgzz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.354%)  route 0.407ns (68.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.582     1.692    ulogic/FCLK
    SLICE_X71Y33         FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.833 r  ulogic/Vbd917_reg/Q
                         net (fo=13, routed)          0.176     2.009    ulogic/Vbd917
    SLICE_X71Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.054 f  ulogic/Klgg07_i_2/O
                         net (fo=115, routed)         0.231     2.285    ulogic/Klgg07_i_2_n_0
    SLICE_X62Y35         FDCE                                         f  ulogic/Dbgzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.848     2.215    ulogic/FCLK
    SLICE_X62Y35         FDCE                                         r  ulogic/Dbgzz6_reg/C
                         clock pessimism             -0.490     1.725    
    SLICE_X62Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.658    ulogic/Dbgzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Degzz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.354%)  route 0.407ns (68.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.582     1.692    ulogic/FCLK
    SLICE_X71Y33         FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.833 r  ulogic/Vbd917_reg/Q
                         net (fo=13, routed)          0.176     2.009    ulogic/Vbd917
    SLICE_X71Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.054 f  ulogic/Klgg07_i_2/O
                         net (fo=115, routed)         0.231     2.285    ulogic/Klgg07_i_2_n_0
    SLICE_X62Y35         FDCE                                         f  ulogic/Degzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.848     2.215    ulogic/FCLK
    SLICE_X62Y35         FDCE                                         r  ulogic/Degzz6_reg/C
                         clock pessimism             -0.490     1.725    
    SLICE_X62Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.658    ulogic/Degzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 ulogic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Vnb917_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.510%)  route 0.404ns (68.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.579     1.689    ulogic/FCLK
    SLICE_X68Y30         FDCE                                         r  ulogic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.141     1.830 r  ulogic/Ql2nz6_reg/Q
                         net (fo=12, routed)          0.191     2.021    ulogic/Ql2nz6
    SLICE_X70Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.066 f  ulogic/S3ooz6_i_2/O
                         net (fo=115, routed)         0.213     2.279    ulogic/S3ooz6_i_2_n_0
    SLICE_X79Y26         FDCE                                         f  ulogic/Vnb917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.842     2.209    ulogic/FCLK
    SLICE_X79Y26         FDCE                                         r  ulogic/Vnb917_reg/C
                         clock pessimism             -0.490     1.719    
    SLICE_X79Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    ulogic/Vnb917_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 ulogic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Vza917_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.510%)  route 0.404ns (68.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.579     1.689    ulogic/FCLK
    SLICE_X68Y30         FDCE                                         r  ulogic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.141     1.830 r  ulogic/Ql2nz6_reg/Q
                         net (fo=12, routed)          0.191     2.021    ulogic/Ql2nz6
    SLICE_X70Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.066 f  ulogic/S3ooz6_i_2/O
                         net (fo=115, routed)         0.213     2.279    ulogic/S3ooz6_i_2_n_0
    SLICE_X79Y26         FDCE                                         f  ulogic/Vza917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.842     2.209    ulogic/FCLK
    SLICE_X79Y26         FDCE                                         r  ulogic/Vza917_reg/C
                         clock pessimism             -0.490     1.719    
    SLICE_X79Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    ulogic/Vza917_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Klgg07_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.660%)  route 0.401ns (68.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.582     1.692    ulogic/FCLK
    SLICE_X71Y33         FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.833 r  ulogic/Vbd917_reg/Q
                         net (fo=13, routed)          0.176     2.009    ulogic/Vbd917
    SLICE_X71Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.054 f  ulogic/Klgg07_i_2/O
                         net (fo=115, routed)         0.225     2.279    ulogic/Klgg07_i_2_n_0
    SLICE_X75Y27         FDCE                                         f  ulogic/Klgg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.842     2.209    ulogic/FCLK
    SLICE_X75Y27         FDCE                                         r  ulogic/Klgg07_reg/C
                         clock pessimism             -0.490     1.719    
    SLICE_X75Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    ulogic/Klgg07_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Lrj917_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.263%)  route 0.409ns (68.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.582     1.692    ulogic/FCLK
    SLICE_X71Y33         FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.833 r  ulogic/Vbd917_reg/Q
                         net (fo=13, routed)          0.204     2.037    ulogic/Vbd917
    SLICE_X67Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.082 f  ulogic/Lrj917_i_3/O
                         net (fo=4, routed)           0.205     2.287    ulogic/Lrj917_i_3_n_0
    SLICE_X67Y33         FDCE                                         f  ulogic/Lrj917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.846     2.213    ulogic/FCLK
    SLICE_X67Y33         FDCE                                         r  ulogic/Lrj917_reg/C
                         clock pessimism             -0.490     1.723    
    SLICE_X67Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.631    ulogic/Lrj917_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 ulogic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Qogu07_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.579     1.689    ulogic/FCLK
    SLICE_X68Y30         FDCE                                         r  ulogic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.141     1.830 r  ulogic/Ql2nz6_reg/Q
                         net (fo=12, routed)          0.191     2.021    ulogic/Ql2nz6
    SLICE_X70Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.066 f  ulogic/S3ooz6_i_2/O
                         net (fo=115, routed)         0.217     2.283    ulogic/S3ooz6_i_2_n_0
    SLICE_X78Y26         FDCE                                         f  ulogic/Qogu07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.842     2.209    ulogic/FCLK
    SLICE_X78Y26         FDCE                                         r  ulogic/Qogu07_reg/C
                         clock pessimism             -0.490     1.719    
    SLICE_X78Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    ulogic/Qogu07_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hresp_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.273%)  route 0.618ns (74.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.556     1.666    CLK50m_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.164     1.830 r  cpuresetn_reg/Q
                         net (fo=28, routed)          0.440     2.270    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/HRESETn
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.315 f  u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_i_2/O
                         net (fo=2, routed)           0.178     2.493    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_i_2_n_0
    SLICE_X52Y53         FDCE                                         f  u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hresp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.820     2.187    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/HCLK
    SLICE_X52Y53         FDCE                                         r  u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hresp_reg[0]/C
                         clock pessimism             -0.261     1.925    
    SLICE_X52Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.833    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hresp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.273%)  route 0.618ns (74.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.556     1.666    CLK50m_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.164     1.830 r  cpuresetn_reg/Q
                         net (fo=28, routed)          0.440     2.270    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/HRESETn
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.315 f  u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_i_2/O
                         net (fo=2, routed)           0.178     2.493    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_i_2_n_0
    SLICE_X52Y53         FDPE                                         f  u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.820     2.187    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/HCLK
    SLICE_X52Y53         FDPE                                         r  u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_reg/C
                         clock pessimism             -0.261     1.925    
    SLICE_X52Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.830    u_L1_AHBMatrix/u_l1_ahbdecoders2/u_L1_AHBMatrix_default_slave/i_hreadyout_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ulogic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/B4moz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.913%)  route 0.416ns (69.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.579     1.689    ulogic/FCLK
    SLICE_X68Y30         FDCE                                         r  ulogic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDCE (Prop_fdce_C_Q)         0.141     1.830 r  ulogic/Ql2nz6_reg/Q
                         net (fo=12, routed)          0.199     2.029    ulogic/Ql2nz6
    SLICE_X70Y30         LUT3 (Prop_lut3_I2_O)        0.045     2.074 f  ulogic/R2e917_i_2/O
                         net (fo=575, routed)         0.217     2.291    ulogic/R2e917_i_2_n_0
    SLICE_X67Y29         FDCE                                         f  ulogic/B4moz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=11514, routed)       0.842     2.209    ulogic/FCLK
    SLICE_X67Y29         FDCE                                         r  ulogic/B4moz6_reg/C
                         clock pessimism             -0.490     1.719    
    SLICE_X67Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    ulogic/B4moz6_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.664    





