// Seed: 2361153980
module module_0;
  supply1 [-1 : 1] id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_4 = 32'd98,
    parameter id_6 = 32'd88
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic ["" : id_4] id_5 = 1;
  logic [id_1 : 1  -  id_4] _id_6;
  ;
  integer id_7;
  always @(*) begin : LABEL_0
    id_7 = id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [1 : id_1] id_8;
  wire id_9;
  logic [id_6 : 1] id_10;
  timeunit 1ps;
  wire id_11;
endmodule
