{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543078351109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543078351109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 11:52:30 2018 " "Processing started: Sat Nov 24 11:52:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543078351109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543078351109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543078351109 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543078351765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output1-compor " "Found design unit 1: output1-compor" {  } { { "output1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352343 ""} { "Info" "ISGN_ENTITY_NAME" "1 output1 " "Found entity 1: output1" {  } { { "output1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input1-compor " "Found design unit 1: input1-compor" {  } { { "input1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/input1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352343 ""} { "Info" "ISGN_ENTITY_NAME" "1 input1 " "Found entity 1: input1" {  } { { "input1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/input1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressDecoder-compor " "Found design unit 1: addressDecoder-compor" {  } { { "addressDecoder.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/addressDecoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressDecoder " "Found entity 1: addressDecoder" {  } { { "addressDecoder.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/addressDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1543078352374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/IR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_1-behavior " "Found design unit 1: ShiftLeft2_1-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_1 " "Found entity 1: ShiftLeft2_1" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-behavior " "Found design unit 1: ALUControl-behavior" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ALUControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newstate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewState-behavioral " "Found design unit 1: NewState-behavioral" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewState " "Found entity 1: NewState" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-behavior " "Found design unit 1: reg32bit-behavior" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_2-behavior " "Found design unit 1: ShiftLeft2_2-behavior" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_2 " "Found entity 1: ShiftLeft2_2" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/ShiftLeft2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3jump-case_arch2 " "Found design unit 1: mux3jump-case_arch2" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3jump " "Found entity 1: mux3jump" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/mux3jump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestCU-behavior " "Found design unit 1: TestCU-behavior" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestCU " "Found entity 1: TestCU" {  } { { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryV2-behavior " "Found design unit 1: memoryV2-behavior" {  } { { "memoryV2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memoryV2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryV2 " "Found entity 1: memoryV2" {  } { { "memoryV2.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/memoryV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32biten.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32biten.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bitEN-behavior " "Found design unit 1: reg32bitEN-behavior" {  } { { "reg32bitEN.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bitEN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352452 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bitEN " "Found entity 1: reg32bitEN" {  } { { "reg32bitEN.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/reg32bitEN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputTest-compor " "Found design unit 1: outputTest-compor" {  } { { "outputTest.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/outputTest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352452 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputTest " "Found entity 1: outputTest" {  } { { "outputTest.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/outputTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078352452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078352452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543078352530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALUCOMP " "Elaborating entity \"alu\" for hierarchy \"alu:ALUCOMP\"" {  } { { "MultiCycle.vhd" "ALUCOMP" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352577 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543078352593 "|MultiCycle|alu:ALUCOMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUXB " "Elaborating entity \"mux\" for hierarchy \"mux:MUXB\"" {  } { { "MultiCycle.vhd" "MUXB" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXA " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXA\"" {  } { { "MultiCycle.vhd" "MUXA" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:REGFILE\"" {  } { { "MultiCycle.vhd" "REGFILE" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:MUXRegDst " "Elaborating entity \"mux3\" for hierarchy \"mux3:MUXRegDst\"" {  } { { "MultiCycle.vhd" "MUXRegDst" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:INSTREG " "Elaborating entity \"IR\" for hierarchy \"IR:INSTREG\"" {  } { { "MultiCycle.vhd" "INSTREG" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryV2 memoryV2:MEM " "Elaborating entity \"memoryV2\" for hierarchy \"memoryV2:MEM\"" {  } { { "MultiCycle.vhd" "MEM" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PROGCOUNT " "Elaborating entity \"PC\" for hierarchy \"PC:PROGCOUNT\"" {  } { { "MultiCycle.vhd" "PROGCOUNT" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CONTROLU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CONTROLU\"" {  } { { "MultiCycle.vhd" "CONTROLU" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352624 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(99) " "VHDL Process Statement warning at controlUnit.vhd(99): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543078352624 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(125) " "VHDL Process Statement warning at controlUnit.vhd(125): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543078352624 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_st controlUnit.vhd(31) " "VHDL Process Statement warning at controlUnit.vhd(31): inferring latch(es) for signal or variable \"nxt_st\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543078352624 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[0\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[0\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543078352624 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[1\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[1\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543078352624 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[2\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[2\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543078352624 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[3\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[3\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543078352624 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCONTRL " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCONTRL\"" {  } { { "MultiCycle.vhd" "ALUCONTRL" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewState NewState:NEWST " "Elaborating entity \"NewState\" for hierarchy \"NewState:NEWST\"" {  } { { "MultiCycle.vhd" "NEWST" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit reg32bit:MDR " "Elaborating entity \"reg32bit\" for hierarchy \"reg32bit:MDR\"" {  } { { "MultiCycle.vhd" "MDR" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SNGEXT " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SNGEXT\"" {  } { { "MultiCycle.vhd" "SNGEXT" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_1 ShiftLeft2_1:UPSLF " "Elaborating entity \"ShiftLeft2_1\" for hierarchy \"ShiftLeft2_1:UPSLF\"" {  } { { "MultiCycle.vhd" "UPSLF" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_2 ShiftLeft2_2:DOWNSLF " "Elaborating entity \"ShiftLeft2_2\" for hierarchy \"ShiftLeft2_2:DOWNSLF\"" {  } { { "MultiCycle.vhd" "DOWNSLF" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3jump mux3jump:JUMPMUX " "Elaborating entity \"mux3jump\" for hierarchy \"mux3jump:JUMPMUX\"" {  } { { "MultiCycle.vhd" "JUMPMUX" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressDecoder addressDecoder:ADDRDEC " "Elaborating entity \"addressDecoder\" for hierarchy \"addressDecoder:ADDRDEC\"" {  } { { "MultiCycle.vhd" "ADDRDEC" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bitEN reg32bitEN:REG7SEG " "Elaborating entity \"reg32bitEN\" for hierarchy \"reg32bitEN:REG7SEG\"" {  } { { "MultiCycle.vhd" "REG7SEG" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output1 output1:SEG7WR " "Elaborating entity \"output1\" for hierarchy \"output1:SEG7WR\"" {  } { { "MultiCycle.vhd" "SEG7WR" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input1 input1:KEYBOARD " "Elaborating entity \"input1\" for hierarchy \"input1:KEYBOARD\"" {  } { { "MultiCycle.vhd" "KEYBOARD" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078352671 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memoryV2:MEM\|MEM_rtl_0 " "Inferred dual-clock RAM node \"memoryV2:MEM\|MEM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1543078352921 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registerFile:REGFILE\|MEM " "RAM logic \"registerFile:REGFILE\|MEM\" is uninferred due to inappropriate RAM size" {  } { { "registerFile.vhd" "MEM" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/registerFile.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1543078352921 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1543078352921 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoryV2:MEM\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoryV2:MEM\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11 " "Parameter NUMWORDS_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 11 " "Parameter NUMWORDS_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif " "Parameter INIT_FILE set to db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543078353437 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543078353437 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543078353437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoryV2:MEM\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"memoryV2:MEM\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoryV2:MEM\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"memoryV2:MEM\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11 " "Parameter \"NUMWORDS_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 11 " "Parameter \"NUMWORDS_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MultiCycle.ram0_memoryV2_5d453a49.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543078353530 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543078353530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uji1 " "Found entity 1: altsyncram_uji1" {  } { { "db/altsyncram_uji1.tdf" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/db/altsyncram_uji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543078353624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543078353624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[3\] " "Latch controlUnit:CONTROLU\|nxt_st\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543078353983 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543078353983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[2\] " "Latch controlUnit:CONTROLU\|nxt_st\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543078353983 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543078353983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[0\] " "Latch controlUnit:CONTROLU\|nxt_st\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543078353983 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543078353983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[1\] " "Latch controlUnit:CONTROLU\|nxt_st\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543078353983 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543078353983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543078356045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543078356045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1376 " "Implemented 1376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543078356186 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543078356186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1258 " "Implemented 1258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543078356186 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543078356186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543078356186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543078356248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 11:52:36 2018 " "Processing ended: Sat Nov 24 11:52:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543078356248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543078356248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543078356248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543078356248 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus II Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543078356873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543078357498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543078357498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 11:52:37 2018 " "Processing started: Sat Nov 24 11:52:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543078357498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543078357498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543078357498 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543078357639 ""}
{ "Info" "0" "" "Project  = MultiCycle" {  } {  } 0 0 "Project  = MultiCycle" 0 0 "Fitter" 0 0 1543078357639 ""}
{ "Info" "0" "" "Revision = MultiCycle" {  } {  } 0 0 "Revision = MultiCycle" 0 0 "Fitter" 0 0 1543078357639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543078357779 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MultiCycle EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MultiCycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543078357811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543078357842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543078357842 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543078357982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543078357998 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543078358420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543078358420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543078358420 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543078358420 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 2257 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543078358420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 2258 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543078358420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 2259 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543078358420 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543078358420 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543078358420 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 86 " "No exact pin location assignment(s) for 68 pins of 86 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[0\] " "Pin ActDir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[0] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[1\] " "Pin ActDir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[1] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[2\] " "Pin ActDir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[2] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[3\] " "Pin ActDir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[3] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[4\] " "Pin ActDir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[4] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[5\] " "Pin ActDir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[5] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[6\] " "Pin ActDir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[6] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[7\] " "Pin ActDir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[7] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[8\] " "Pin ActDir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[8] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[9\] " "Pin ActDir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[9] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[10\] " "Pin ActDir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[10] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[11\] " "Pin ActDir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[11] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[12\] " "Pin ActDir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[12] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[13\] " "Pin ActDir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[13] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[14\] " "Pin ActDir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[14] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[15\] " "Pin ActDir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[15] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[16\] " "Pin ActDir\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[16] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[17\] " "Pin ActDir\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[17] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[18\] " "Pin ActDir\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[18] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[19\] " "Pin ActDir\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[19] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[20\] " "Pin ActDir\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[20] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[21\] " "Pin ActDir\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[21] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[22\] " "Pin ActDir\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[22] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[23\] " "Pin ActDir\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[23] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[24\] " "Pin ActDir\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[24] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[25\] " "Pin ActDir\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[25] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[26\] " "Pin ActDir\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[26] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[27\] " "Pin ActDir\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[27] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[28\] " "Pin ActDir\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[28] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[29\] " "Pin ActDir\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[29] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[30\] " "Pin ActDir\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[30] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ActDir\[31\] " "Pin ActDir\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ActDir[31] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ActDir[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[0\] " "Pin nextIns\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[0] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[1\] " "Pin nextIns\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[1] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[2\] " "Pin nextIns\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[2] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[3\] " "Pin nextIns\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[3] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[4\] " "Pin nextIns\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[4] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[5\] " "Pin nextIns\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[5] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[6\] " "Pin nextIns\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[6] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[7\] " "Pin nextIns\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[7] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[8\] " "Pin nextIns\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[8] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[9\] " "Pin nextIns\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[9] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[10\] " "Pin nextIns\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[10] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[11\] " "Pin nextIns\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[11] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[12\] " "Pin nextIns\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[12] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[13\] " "Pin nextIns\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[13] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[14\] " "Pin nextIns\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[14] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[15\] " "Pin nextIns\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[15] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[16\] " "Pin nextIns\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[16] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[17\] " "Pin nextIns\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[17] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[18\] " "Pin nextIns\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[18] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[19\] " "Pin nextIns\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[19] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[20\] " "Pin nextIns\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[20] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[21\] " "Pin nextIns\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[21] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[22\] " "Pin nextIns\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[22] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[23\] " "Pin nextIns\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[23] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[24\] " "Pin nextIns\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[24] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[25\] " "Pin nextIns\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[25] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[26\] " "Pin nextIns\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[26] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[27\] " "Pin nextIns\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[27] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[28\] " "Pin nextIns\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[28] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[29\] " "Pin nextIns\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[29] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[30\] " "Pin nextIns\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[30] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[31\] " "Pin nextIns\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[31] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[0\] " "Pin sts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[0] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[1\] " "Pin sts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[1] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[2\] " "Pin sts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[2] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[3\] " "Pin sts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[3] } } } { "MultiCycle.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543078358513 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543078358513 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543078358717 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiCycle.sdc " "Synopsys Design Constraints File file not found: 'MultiCycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543078358717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543078358717 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543078358732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:CONTROLU\|nxt_st\[1\]~6  " "Automatically promoted node controlUnit:CONTROLU\|nxt_st\[1\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543078358795 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTROLU|nxt_st[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 1758 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543078358795 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543078358951 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543078358951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543078358951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543078358951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543078358951 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543078358951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543078358951 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543078358967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543078358967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543078358967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543078358967 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 0 68 0 " "Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 0 input, 68 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543078358967 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543078358967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543078358967 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 10 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 33 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543078358967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543078358967 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543078358967 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543078359013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543078360263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543078360841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543078360857 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543078365340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543078365340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543078365574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543078369089 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543078369089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543078371198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543078371198 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543078371198 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.83 " "Total time spent on timing analysis during the Fitter is 3.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543078371245 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543078371245 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "75 " "Found 75 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7exit\[0\] 0 " "Pin \"seg7exit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7exit\[1\] 0 " "Pin \"seg7exit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7exit\[2\] 0 " "Pin \"seg7exit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7exit\[3\] 0 " "Pin \"seg7exit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7exit\[4\] 0 " "Pin \"seg7exit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7exit\[5\] 0 " "Pin \"seg7exit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7exit\[6\] 0 " "Pin \"seg7exit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[0\] 0 " "Pin \"ActDir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[1\] 0 " "Pin \"ActDir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[2\] 0 " "Pin \"ActDir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[3\] 0 " "Pin \"ActDir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[4\] 0 " "Pin \"ActDir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[5\] 0 " "Pin \"ActDir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[6\] 0 " "Pin \"ActDir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[7\] 0 " "Pin \"ActDir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[8\] 0 " "Pin \"ActDir\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[9\] 0 " "Pin \"ActDir\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[10\] 0 " "Pin \"ActDir\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[11\] 0 " "Pin \"ActDir\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[12\] 0 " "Pin \"ActDir\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[13\] 0 " "Pin \"ActDir\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[14\] 0 " "Pin \"ActDir\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[15\] 0 " "Pin \"ActDir\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[16\] 0 " "Pin \"ActDir\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[17\] 0 " "Pin \"ActDir\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[18\] 0 " "Pin \"ActDir\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[19\] 0 " "Pin \"ActDir\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[20\] 0 " "Pin \"ActDir\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[21\] 0 " "Pin \"ActDir\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[22\] 0 " "Pin \"ActDir\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[23\] 0 " "Pin \"ActDir\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[24\] 0 " "Pin \"ActDir\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[25\] 0 " "Pin \"ActDir\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[26\] 0 " "Pin \"ActDir\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[27\] 0 " "Pin \"ActDir\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[28\] 0 " "Pin \"ActDir\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[29\] 0 " "Pin \"ActDir\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[30\] 0 " "Pin \"ActDir\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ActDir\[31\] 0 " "Pin \"ActDir\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[0\] 0 " "Pin \"nextIns\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[1\] 0 " "Pin \"nextIns\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[2\] 0 " "Pin \"nextIns\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[3\] 0 " "Pin \"nextIns\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[4\] 0 " "Pin \"nextIns\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[5\] 0 " "Pin \"nextIns\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[6\] 0 " "Pin \"nextIns\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[7\] 0 " "Pin \"nextIns\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[8\] 0 " "Pin \"nextIns\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[9\] 0 " "Pin \"nextIns\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[10\] 0 " "Pin \"nextIns\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[11\] 0 " "Pin \"nextIns\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[12\] 0 " "Pin \"nextIns\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[13\] 0 " "Pin \"nextIns\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[14\] 0 " "Pin \"nextIns\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[15\] 0 " "Pin \"nextIns\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[16\] 0 " "Pin \"nextIns\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[17\] 0 " "Pin \"nextIns\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[18\] 0 " "Pin \"nextIns\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[19\] 0 " "Pin \"nextIns\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[20\] 0 " "Pin \"nextIns\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[21\] 0 " "Pin \"nextIns\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[22\] 0 " "Pin \"nextIns\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[23\] 0 " "Pin \"nextIns\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[24\] 0 " "Pin \"nextIns\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[25\] 0 " "Pin \"nextIns\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[26\] 0 " "Pin \"nextIns\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[27\] 0 " "Pin \"nextIns\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[28\] 0 " "Pin \"nextIns\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[29\] 0 " "Pin \"nextIns\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[30\] 0 " "Pin \"nextIns\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[31\] 0 " "Pin \"nextIns\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[0\] 0 " "Pin \"sts\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[1\] 0 " "Pin \"sts\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[2\] 0 " "Pin \"sts\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[3\] 0 " "Pin \"sts\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543078371276 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1543078371276 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543078371698 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543078371792 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543078372229 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543078372526 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543078372541 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543078372635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output_files/MultiCycle.fit.smsg " "Generated suppressed messages file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output_files/MultiCycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543078372807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543078373198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 11:52:53 2018 " "Processing ended: Sat Nov 24 11:52:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543078373198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543078373198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543078373198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543078373198 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 22 s " "Quartus II Flow was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543078373838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543078374197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543078374197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 11:52:54 2018 " "Processing started: Sat Nov 24 11:52:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543078374197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543078374197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543078374197 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MultiCycle.vho\", \"MultiCycle_fast.vho MultiCycle_vhd.sdo MultiCycle_vhd_fast.sdo C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/ simulation " "Generated files \"MultiCycle.vho\", \"MultiCycle_fast.vho\", \"MultiCycle_vhd.sdo\" and \"MultiCycle_vhd_fast.sdo\" in directory \"C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1543078375150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543078375228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 11:52:55 2018 " "Processing ended: Sat Nov 24 11:52:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543078375228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543078375228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543078375228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543078375228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 22 s " "Quartus II Flow was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543078375853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543078376259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543078376259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 11:52:55 2018 " "Processing started: Sat Nov 24 11:52:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543078376259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543078376259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MultiCycle MultiCycle " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MultiCycle MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543078376259 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui MultiCycle MultiCycle " "Quartus(args): --block_on_gui MultiCycle MultiCycle" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1543078376259 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1543078376400 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1543078376509 ""}
{ "Warning" "0" "" "Warning: File MultiCycle_run_msim_gate_vhdl.do already exists - backing up current file as MultiCycle_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File MultiCycle_run_msim_gate_vhdl.do already exists - backing up current file as MultiCycle_run_msim_gate_vhdl.do.bak11" 0 0 "Quartus II" 0 0 1543078376587 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" {  } { { "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" "0" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1543078376587 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do MultiCycle_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do MultiCycle_run_msim_gate_vhdl.do " 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{MultiCycle.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{MultiCycle.vho\}" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_components" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity MultiCycle" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity MultiCycle" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of MultiCycle" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of MultiCycle" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.multicycle" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.multicycle" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.multicycle " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.multicycle " 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.multicycle(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.multicycle(structure)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_block(block_arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_block(block_arch)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_register(reg_arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_register(reg_arch)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity." 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" {  } {  } 0 0 "ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/clk \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/clk \\" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/rst \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/rst \\" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/key \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/key \\" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/seg7exit \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/seg7exit \\" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/ActDir \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/ActDir \\" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/nextIns \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/nextIns \\" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/sts" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/sts" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/multicycle/clk 1 0, 0 \{50 ps\} -r 100" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/multicycle/clk 1 0, 0 \{50 ps\} -r 100" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/multicycle/rst 0 0" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/multicycle/rst 0 0" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/multicycle/key 001000000 0" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/multicycle/key 001000000 0" 0 0 "Quartus II" 0 0 1543079163638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/multicycle/rst 1 0" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/multicycle/rst 1 0" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/multicycle/rst 0 0" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/multicycle/rst 0 0" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1543079163654 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1543079163763 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" {  } { { "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" "0" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1543079163763 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 25 s " "Quartus II Flow was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543079164326 ""}
