@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/source/UartRX.v":49:14:49:28|Removing user instance uart_rx_inst.UartClk_0[2:0] because it is equivalent to instance uart_rx_inst.UartClk_2[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/source/UartRX.v":47:3:47:8|Removing sequential instance uart_rx_inst.UartClk_1[2:0] because it is equivalent to instance uart_rx_inst.UartClk[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/source/CIC.sv":79:24:79:33|Removing user instance cic_cosine_inst.un2_count[11:0] because it is equivalent to instance cic_sine_inst.un2_count[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/source/CIC.sv":64:2:64:10|Removing sequential instance cic_cosine_inst.count[11:0] because it is equivalent to instance cic_sine_inst.count[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/source/CIC.sv":64:2:64:10|Removing sequential instance cic_cosine_inst.valid_comb because it is equivalent to instance cic_sine_inst.valid_comb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT246 :"/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/source/PLL.v":54:12:54:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock PLL|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_inst.clk_80mhz.
