

================================================================
== Vitis HLS Report for 'mm_Pipeline_4'
================================================================
* Date:           Thu Nov 30 16:20:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         3|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      43|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      48|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      48|     117|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U222  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_21_fu_212_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond5_fu_206_p2        |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          16|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |AB_port_blk_n_W                   |   9|          2|    1|          2|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    7|         14|
    |loop_index_fu_72                  |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   17|         34|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_22_reg_331                  |   3|   0|    3|          0|
    |exitcond5_reg_287                 |   1|   0|    1|          0|
    |loop_index_fu_72                  |   7|   0|    7|          0|
    |tmp_reg_341                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  48|   0|   48|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  mm_Pipeline_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  mm_Pipeline_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  mm_Pipeline_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  mm_Pipeline_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  mm_Pipeline_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  mm_Pipeline_4|  return value|
|m_axi_AB_port_AWVALID   |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWREADY   |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWADDR    |  out|   64|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWID      |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWLEN     |  out|   32|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWSIZE    |  out|    3|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWBURST   |  out|    2|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWLOCK    |  out|    2|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWCACHE   |  out|    4|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWPROT    |  out|    3|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWQOS     |  out|    4|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWREGION  |  out|    4|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_AWUSER    |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_WVALID    |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_WREADY    |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_WDATA     |  out|   32|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_WSTRB     |  out|    4|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_WLAST     |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_WID       |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_WUSER     |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARVALID   |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARREADY   |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARADDR    |  out|   64|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARID      |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARLEN     |  out|   32|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARSIZE    |  out|    3|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARBURST   |  out|    2|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARLOCK    |  out|    2|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARCACHE   |  out|    4|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARPROT    |  out|    3|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARQOS     |  out|    4|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARREGION  |  out|    4|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_ARUSER    |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RVALID    |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RREADY    |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RDATA     |   in|   32|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RLAST     |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RID       |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RFIFONUM  |   in|    9|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RUSER     |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_RRESP     |   in|    2|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_BVALID    |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_BREADY    |  out|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_BRESP     |   in|    2|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_BID       |   in|    1|       m_axi|        AB_port|       pointer|
|m_axi_AB_port_BUSER     |   in|    1|       m_axi|        AB_port|       pointer|
|sext_ln53               |   in|   62|     ap_none|      sext_ln53|        scalar|
|AB_buff_address0        |  out|    3|   ap_memory|        AB_buff|         array|
|AB_buff_ce0             |  out|    1|   ap_memory|        AB_buff|         array|
|AB_buff_q0              |   in|   32|   ap_memory|        AB_buff|         array|
|AB_buff_1_address0      |  out|    3|   ap_memory|      AB_buff_1|         array|
|AB_buff_1_ce0           |  out|    1|   ap_memory|      AB_buff_1|         array|
|AB_buff_1_q0            |   in|   32|   ap_memory|      AB_buff_1|         array|
|AB_buff_2_address0      |  out|    3|   ap_memory|      AB_buff_2|         array|
|AB_buff_2_ce0           |  out|    1|   ap_memory|      AB_buff_2|         array|
|AB_buff_2_q0            |   in|   32|   ap_memory|      AB_buff_2|         array|
|AB_buff_3_address0      |  out|    3|   ap_memory|      AB_buff_3|         array|
|AB_buff_3_ce0           |  out|    1|   ap_memory|      AB_buff_3|         array|
|AB_buff_3_q0            |   in|   32|   ap_memory|      AB_buff_3|         array|
|AB_buff_4_address0      |  out|    3|   ap_memory|      AB_buff_4|         array|
|AB_buff_4_ce0           |  out|    1|   ap_memory|      AB_buff_4|         array|
|AB_buff_4_q0            |   in|   32|   ap_memory|      AB_buff_4|         array|
|AB_buff_5_address0      |  out|    3|   ap_memory|      AB_buff_5|         array|
|AB_buff_5_ce0           |  out|    1|   ap_memory|      AB_buff_5|         array|
|AB_buff_5_q0            |   in|   32|   ap_memory|      AB_buff_5|         array|
|AB_buff_6_address0      |  out|    3|   ap_memory|      AB_buff_6|         array|
|AB_buff_6_ce0           |  out|    1|   ap_memory|      AB_buff_6|         array|
|AB_buff_6_q0            |   in|   32|   ap_memory|      AB_buff_6|         array|
|AB_buff_7_address0      |  out|    3|   ap_memory|      AB_buff_7|         array|
|AB_buff_7_ce0           |  out|    1|   ap_memory|      AB_buff_7|         array|
|AB_buff_7_q0            |   in|   32|   ap_memory|      AB_buff_7|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln53_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln53"   --->   Operation 7 'read' 'sext_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln53_cast = sext i62 %sext_ln53_read"   --->   Operation 8 'sext' 'sext_ln53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %loop_index"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index_load = load i7 %loop_index"   --->   Operation 12 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.81ns)   --->   "%exitcond5 = icmp_eq  i7 %loop_index_load, i7 64"   --->   Operation 13 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%empty_21 = add i7 %loop_index_load, i7 1"   --->   Operation 14 'add' 'empty_21' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %loop_index_load, i32 3, i32 5"   --->   Operation 16 'partselect' 'tmp_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_cast53 = zext i3 %tmp_2"   --->   Operation 17 'zext' 'p_cast53' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%AB_buff_addr = getelementptr i32 %AB_buff, i64 0, i64 %p_cast53"   --->   Operation 18 'getelementptr' 'AB_buff_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%AB_buff_1_addr = getelementptr i32 %AB_buff_1, i64 0, i64 %p_cast53"   --->   Operation 19 'getelementptr' 'AB_buff_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%AB_buff_2_addr = getelementptr i32 %AB_buff_2, i64 0, i64 %p_cast53"   --->   Operation 20 'getelementptr' 'AB_buff_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%AB_buff_3_addr = getelementptr i32 %AB_buff_3, i64 0, i64 %p_cast53"   --->   Operation 21 'getelementptr' 'AB_buff_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%AB_buff_4_addr = getelementptr i32 %AB_buff_4, i64 0, i64 %p_cast53"   --->   Operation 22 'getelementptr' 'AB_buff_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%AB_buff_5_addr = getelementptr i32 %AB_buff_5, i64 0, i64 %p_cast53"   --->   Operation 23 'getelementptr' 'AB_buff_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%AB_buff_6_addr = getelementptr i32 %AB_buff_6, i64 0, i64 %p_cast53"   --->   Operation 24 'getelementptr' 'AB_buff_6_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AB_buff_7_addr = getelementptr i32 %AB_buff_7, i64 0, i64 %p_cast53"   --->   Operation 25 'getelementptr' 'AB_buff_7_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_22 = trunc i7 %loop_index_load"   --->   Operation 26 'trunc' 'empty_22' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%AB_buff_load = load i3 %AB_buff_addr"   --->   Operation 27 'load' 'AB_buff_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%AB_buff_1_load = load i3 %AB_buff_1_addr"   --->   Operation 28 'load' 'AB_buff_1_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%AB_buff_2_load = load i3 %AB_buff_2_addr"   --->   Operation 29 'load' 'AB_buff_2_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%AB_buff_3_load = load i3 %AB_buff_3_addr"   --->   Operation 30 'load' 'AB_buff_3_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%AB_buff_4_load = load i3 %AB_buff_4_addr"   --->   Operation 31 'load' 'AB_buff_4_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%AB_buff_5_load = load i3 %AB_buff_5_addr"   --->   Operation 32 'load' 'AB_buff_5_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 33 [2/2] (0.67ns)   --->   "%AB_buff_6_load = load i3 %AB_buff_6_addr"   --->   Operation 33 'load' 'AB_buff_6_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%AB_buff_7_load = load i3 %AB_buff_7_addr"   --->   Operation 34 'load' 'AB_buff_7_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 %empty_21, i7 %loop_index"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond5)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_port"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%AB_port_addr = getelementptr i32 %AB_port, i64 %sext_ln53_cast" [gemm.cc:53]   --->   Operation 37 'getelementptr' 'AB_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%AB_buff_load = load i3 %AB_buff_addr"   --->   Operation 40 'load' 'AB_buff_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%AB_buff_1_load = load i3 %AB_buff_1_addr"   --->   Operation 41 'load' 'AB_buff_1_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%AB_buff_2_load = load i3 %AB_buff_2_addr"   --->   Operation 42 'load' 'AB_buff_2_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%AB_buff_3_load = load i3 %AB_buff_3_addr"   --->   Operation 43 'load' 'AB_buff_3_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%AB_buff_4_load = load i3 %AB_buff_4_addr"   --->   Operation 44 'load' 'AB_buff_4_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/2] (0.67ns)   --->   "%AB_buff_5_load = load i3 %AB_buff_5_addr"   --->   Operation 45 'load' 'AB_buff_5_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%AB_buff_6_load = load i3 %AB_buff_6_addr"   --->   Operation 46 'load' 'AB_buff_6_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%AB_buff_7_load = load i3 %AB_buff_7_addr"   --->   Operation 47 'load' 'AB_buff_7_load' <Predicate = (!exitcond5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %AB_buff_load, i32 %AB_buff_1_load, i32 %AB_buff_2_load, i32 %AB_buff_3_load, i32 %AB_buff_4_load, i32 %AB_buff_5_load, i32 %AB_buff_6_load, i32 %AB_buff_7_load, i3 %empty_22"   --->   Operation 48 'mux' 'tmp' <Predicate = (!exitcond5)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [1/1] (7.30ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %AB_port_addr, i32 %tmp, i4 15" [gemm.cc:53]   --->   Operation 49 'write' 'write_ln53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AB_buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB_buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB_buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB_buff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB_buff_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB_buff_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index        (alloca           ) [ 0100]
sext_ln53_read    (read             ) [ 0000]
sext_ln53_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index_load   (load             ) [ 0000]
exitcond5         (icmp             ) [ 0110]
empty_21          (add              ) [ 0000]
br_ln0            (br               ) [ 0000]
tmp_2             (partselect       ) [ 0000]
p_cast53          (zext             ) [ 0000]
AB_buff_addr      (getelementptr    ) [ 0110]
AB_buff_1_addr    (getelementptr    ) [ 0110]
AB_buff_2_addr    (getelementptr    ) [ 0110]
AB_buff_3_addr    (getelementptr    ) [ 0110]
AB_buff_4_addr    (getelementptr    ) [ 0110]
AB_buff_5_addr    (getelementptr    ) [ 0110]
AB_buff_6_addr    (getelementptr    ) [ 0110]
AB_buff_7_addr    (getelementptr    ) [ 0110]
empty_22          (trunc            ) [ 0110]
store_ln0         (store            ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
AB_port_addr      (getelementptr    ) [ 0101]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
AB_buff_load      (load             ) [ 0000]
AB_buff_1_load    (load             ) [ 0000]
AB_buff_2_load    (load             ) [ 0000]
AB_buff_3_load    (load             ) [ 0000]
AB_buff_4_load    (load             ) [ 0000]
AB_buff_5_load    (load             ) [ 0000]
AB_buff_6_load    (load             ) [ 0000]
AB_buff_7_load    (load             ) [ 0000]
tmp               (mux              ) [ 0101]
write_ln53        (write            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln53">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AB_buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AB_buff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB_buff_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AB_buff_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AB_buff_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AB_buff_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AB_buff_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_buff_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="loop_index_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln53_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="62" slack="0"/>
<pin id="78" dir="0" index="1" bw="62" slack="0"/>
<pin id="79" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln53_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln53_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="0" index="2" bw="32" slack="1"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="AB_buff_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="AB_buff_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_1_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="AB_buff_2_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_2_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="AB_buff_3_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_3_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="AB_buff_4_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_4_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="AB_buff_5_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_5_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="AB_buff_6_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_6_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="AB_buff_7_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_buff_7_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_1_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_2_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_3_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_4_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_5_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_6_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_buff_7_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln53_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="62" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="loop_index_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_21_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="4" slack="0"/>
<pin id="223" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_cast53_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast53/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_22_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="AB_port_addr_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="1"/>
<pin id="252" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_port_addr/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="32" slack="0"/>
<pin id="260" dir="0" index="5" bw="32" slack="0"/>
<pin id="261" dir="0" index="6" bw="32" slack="0"/>
<pin id="262" dir="0" index="7" bw="32" slack="0"/>
<pin id="263" dir="0" index="8" bw="32" slack="0"/>
<pin id="264" dir="0" index="9" bw="3" slack="1"/>
<pin id="265" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="loop_index_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="282" class="1005" name="sext_ln53_cast_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln53_cast "/>
</bind>
</comp>

<comp id="287" class="1005" name="exitcond5_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="AB_buff_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="1"/>
<pin id="293" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="AB_buff_1_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_1_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="AB_buff_2_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="1"/>
<pin id="303" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_2_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="AB_buff_3_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="1"/>
<pin id="308" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_3_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="AB_buff_4_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="1"/>
<pin id="313" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_4_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="AB_buff_5_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_5_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="AB_buff_6_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_6_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="AB_buff_7_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="AB_buff_7_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="empty_22_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="336" class="1005" name="AB_port_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AB_port_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="70" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="90" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="97" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="104" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="111" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="118" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="125" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="132" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="139" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="76" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="203" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="239"><net_src comp="228" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="243"><net_src comp="203" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="212" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="267"><net_src comp="146" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="268"><net_src comp="152" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="269"><net_src comp="158" pin="3"/><net_sink comp="254" pin=3"/></net>

<net id="270"><net_src comp="164" pin="3"/><net_sink comp="254" pin=4"/></net>

<net id="271"><net_src comp="170" pin="3"/><net_sink comp="254" pin=5"/></net>

<net id="272"><net_src comp="176" pin="3"/><net_sink comp="254" pin=6"/></net>

<net id="273"><net_src comp="182" pin="3"/><net_sink comp="254" pin=7"/></net>

<net id="274"><net_src comp="188" pin="3"/><net_sink comp="254" pin=8"/></net>

<net id="278"><net_src comp="72" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="285"><net_src comp="194" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="290"><net_src comp="206" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="90" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="299"><net_src comp="97" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="304"><net_src comp="104" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="309"><net_src comp="111" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="314"><net_src comp="118" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="319"><net_src comp="125" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="324"><net_src comp="132" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="329"><net_src comp="139" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="334"><net_src comp="240" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="254" pin=9"/></net>

<net id="339"><net_src comp="249" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="344"><net_src comp="254" pin="10"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB_port | {3 }
 - Input state : 
	Port: mm_Pipeline_4 : AB_port | {}
	Port: mm_Pipeline_4 : sext_ln53 | {1 }
	Port: mm_Pipeline_4 : AB_buff | {1 2 }
	Port: mm_Pipeline_4 : AB_buff_1 | {1 2 }
	Port: mm_Pipeline_4 : AB_buff_2 | {1 2 }
	Port: mm_Pipeline_4 : AB_buff_3 | {1 2 }
	Port: mm_Pipeline_4 : AB_buff_4 | {1 2 }
	Port: mm_Pipeline_4 : AB_buff_5 | {1 2 }
	Port: mm_Pipeline_4 : AB_buff_6 | {1 2 }
	Port: mm_Pipeline_4 : AB_buff_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_load : 1
		exitcond5 : 2
		empty_21 : 2
		br_ln0 : 3
		tmp_2 : 2
		p_cast53 : 3
		AB_buff_addr : 4
		AB_buff_1_addr : 4
		AB_buff_2_addr : 4
		AB_buff_3_addr : 4
		AB_buff_4_addr : 4
		AB_buff_5_addr : 4
		AB_buff_6_addr : 4
		AB_buff_7_addr : 4
		empty_22 : 2
		AB_buff_load : 5
		AB_buff_1_load : 5
		AB_buff_2_load : 5
		AB_buff_3_load : 5
		AB_buff_4_load : 5
		AB_buff_5_load : 5
		AB_buff_6_load : 5
		AB_buff_7_load : 5
		store_ln0 : 3
	State 2
		tmp : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |         tmp_fu_254        |    0    |    43   |
|----------|---------------------------|---------|---------|
|    add   |      empty_21_fu_212      |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond5_fu_206     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln53_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln53_write_fu_82  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln53_cast_fu_194   |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_2_fu_218       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      p_cast53_fu_228      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      empty_22_fu_240      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    67   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|AB_buff_1_addr_reg_296|    3   |
|AB_buff_2_addr_reg_301|    3   |
|AB_buff_3_addr_reg_306|    3   |
|AB_buff_4_addr_reg_311|    3   |
|AB_buff_5_addr_reg_316|    3   |
|AB_buff_6_addr_reg_321|    3   |
|AB_buff_7_addr_reg_326|    3   |
| AB_buff_addr_reg_291 |    3   |
| AB_port_addr_reg_336 |   32   |
|   empty_22_reg_331   |    3   |
|   exitcond5_reg_287  |    1   |
|  loop_index_reg_275  |    7   |
|sext_ln53_cast_reg_282|   64   |
|      tmp_reg_341     |   32   |
+----------------------+--------+
|         Total        |   163  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_176 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   163  |   139  |
+-----------+--------+--------+--------+
