#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Sep 21 15:18:26 2021
# Process ID: 1555
# Current directory: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/matmul/xsim_script.tcl}
# Log file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.log
# Journal file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/matmul/xsim_script.tcl
# xsim {matmul} -autoloadwcfg -tclbatch {matmul.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source matmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_stream_group [add_wave_group out_stream(axis) -into $coutputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TLAST -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TSTRB -into $out_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TKEEP -into $out_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TREADY -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TVALID -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TDATA -into $out_stream_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BRESP -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RRESP -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RDATA -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARADDR -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WSTRB -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WDATA -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_stream_group [add_wave_group in_stream(axis) -into $cinputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TLAST -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TSTRB -into $in_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TKEEP -into $in_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TREADY -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TVALID -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TDATA -into $in_stream_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_done -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_ready -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_stream_group [add_wave_group out_stream(axis) -into $tbcoutputgroup]
## add_wave /apatb_matmul_top/out_stream_TLAST -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TSTRB -into $tb_out_stream_group -radix hex
## add_wave /apatb_matmul_top/out_stream_TKEEP -into $tb_out_stream_group -radix hex
## add_wave /apatb_matmul_top/out_stream_TREADY -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TVALID -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TDATA -into $tb_out_stream_group -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_matmul_top/control_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_stream_group [add_wave_group in_stream(axis) -into $tbcinputgroup]
## add_wave /apatb_matmul_top/in_stream_TLAST -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TSTRB -into $tb_in_stream_group -radix hex
## add_wave /apatb_matmul_top/in_stream_TKEEP -into $tb_in_stream_group -radix hex
## add_wave /apatb_matmul_top/in_stream_TREADY -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TVALID -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TDATA -into $tb_in_stream_group -radix hex
## save_wave_config matmul.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11195 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11235 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11275 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11275 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11315 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11315 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11355 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11365 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11395 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11405 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11445 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11445 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11485 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11485 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11525 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11535 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11565 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11575 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11615 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11615 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11655 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11655 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11695 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11735 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12465 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12505 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12545 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12545 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12585 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12585 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12625 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12625 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12665 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12665 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12705 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12705 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12745 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12745 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12785 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12785 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12825 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12825 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12865 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12865 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12905 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12905 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12945 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12945 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12985 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13025 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "13325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 13365 ns : File "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul.autotb.v" Line 406
## quit
INFO: [Common 17-206] Exiting xsim at Tue Sep 21 15:18:37 2021...
