INFO-FLOW: Workspace /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1 opened at Sun Feb 25 00:52:44 PST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.33 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.19 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.31 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.67 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.93 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.14 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./grayscaler/solution1/directives.tcl 
Execute     set_directive_top -name grayscale_accel2 grayscale_accel2 
INFO: [HLS 200-1510] Running: set_directive_top -name grayscale_accel2 grayscale_accel2 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 103.699 MB.
INFO: [HLS 200-10] Analyzing design file '../../src/grayscaler/grayscaler.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../../src/grayscaler/grayscaler.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ../../src/grayscaler/grayscaler.cpp -foptimization-record-file=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.grayscaler.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I../../Vitis_Libraries/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.grayscaler.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.grayscaler.cpp.err.log 
Command       ap_eval done; 0.43 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top grayscale_accel2 -name=grayscale_accel2 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/.systemc_flag -fix-errors /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/all.directive.json -fix-errors /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.41 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang-tidy.grayscaler.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang-tidy.grayscaler.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang-tidy.grayscaler.pp.0.cpp.err.log 
Command         ap_eval done; 2.21 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.49 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xilinx-dataflow-lawyer.grayscaler.pp.0.cpp.diag.yml /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xilinx-dataflow-lawyer.grayscaler.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xilinx-dataflow-lawyer.grayscaler.pp.0.cpp.err.log 
Command       ap_eval done; 1.17 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1165:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1438:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1448:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../../src/grayscaler/grayscaler.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../../src/grayscaler/grayscaler.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.grayscaler.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.pp.0.cpp -I../../Vitis_Libraries/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.grayscaler.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.grayscaler.pp.0.cpp.err.log 
Command       ap_eval done; 1.08 sec.
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:667:87
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:687:60
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1255:102
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1565:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.77 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.57 seconds; current allocated memory: 105.973 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscaler.g.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.0.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.19 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.93 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.93 sec.
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=grayscale_accel2 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=grayscale_accel2 -reflow-float-conversion -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.07 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=grayscale_accel2 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=grayscale_accel2 -mllvm -hls-db-dir -mllvm /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.lto.bc > /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.49 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::stream()' into 'hls::stream<ap_uint<24>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 2>::stream()' into 'xf::cv::Mat<9, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<9, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'hls::stream<ap_uint<8>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 2>::stream()' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::Axi2AxiStream(ap_uint<64>*, hls::stream<ap_uint<64>, 0>&, ap_uint<21>&)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1029:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read(ap_uint<64>&)' into 'hls::stream<ap_uint<64>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::write(ap_uint<24> const&)' into 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<24>, 2>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<24>, 2>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1088:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::Axi2Mat(ap_uint<64>*, hls::stream<ap_uint<24>, 2>&, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::read(ap_uint<24>&)' into 'hls::stream<ap_uint<24>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::read()' into 'xf::cv::Mat<9, 1080, 1920, 1, 2>::read(int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:669:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::write(int, ap_uint<8>)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:689:10)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xf::cv::xfrgb2gray<9, 0, 1080, 1920, 1, 9, 1, 1036800>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4776:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1354:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1339:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<64>, 0>&, ap_uint<64>*, ap_uint<19>&)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1407:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::Mat2Axi(hls::stream<ap_uint<8>, 2>&, ap_uint<64>*, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443:42)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::Mat(int, int)' into 'grayscale_accel2' (../../src/grayscaler/grayscaler.cpp:38:45)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat(int, int)' into 'grayscale_accel2' (../../src/grayscaler/grayscaler.cpp:39:48)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_4772_1' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4772:32) in function 'xf::cv::xfrgb2gray<9, 0, 1080, 1920, 1, 9, 1, 1036800>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4772:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:147:23) in function 'ExtractUYVYPixels<9>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:147:23)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::Array2xfMat(ap_uint<64>*, xf::cv::Mat<9, 1080, 1920, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<64, 9, 1080, 1920, 1>(ap_uint<64>*, xf::cv::Mat<9, 1080, 1920, 1, 2>&, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:524:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 2>::read(int)' into 'void xf::cv::xfrgb2gray<9, 0, 1080, 1920, 1, 9, 1, 1036800>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'void ExtractUYVYPixels<9>(StreamType<9>::name, ap_uint<8>*)' into 'void xf::cv::xfrgb2gray<9, 0, 1080, 1920, 1, 9, 1, 1036800>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xf::cv::xfrgb2gray<9, 0, 1080, 1920, 1, 9, 1, 1036800>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::write(int, ap_uint<8>)' into 'void xf::cv::xfrgb2gray<9, 0, 1080, 1920, 1, 9, 1, 1036800>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xfrgb2gray<9, 0, 1080, 1920, 1, 9, 1, 1036800>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' into 'void xf::cv::rgb2gray<9, 0, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4786:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<64>*, int)' into 'void xf::cv::xfMat2Array<64, 0, 1080, 1920, 1, 1>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<64>*, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:514:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'grayscale_accel2' (../../src/grayscaler/grayscaler.cpp:24:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'grayscale_accel2' (../../src/grayscaler/grayscaler.cpp:24:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'MMIterInLoop1'(../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9) has been inferred on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'MMIterOutLoop2'(../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402:9) has been inferred on port 'gmem2' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint.1s' into 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<24>, 2>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::rgb2gray<9, 0, 1080, 1920, 1>(xf::cv::Mat<9, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint.36s' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint.36s' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.01 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.3 seconds; current allocated memory: 107.499 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 107.501 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top grayscale_accel2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.0.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 118.530 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.1.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.2 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 134.907 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.g.1.bc to /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.o.1.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'ldata' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'grayscale_accel2' (../../src/grayscaler/grayscaler.cpp:20)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::Axi2Mat' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160:5), detected/extracted 6 process function(s): 
	 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::Axi2Mat.entry5'
	 'xf::cv::MMIter<64, 9, 1080, 1920, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIter<64, 9, 1080, 1920, 1, 2>::addrbound'
	 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::Axi2Mat_Block_.split26_proc'
	 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::AxiStream2MatStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::Mat2AxiStream' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1372:9), detected/extracted 2 process function(s): 
	 'xf::cv::MMIter<64, 0, 1080, 1920, 1, 2>::last_blk_pxl_width11'
	 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::Mat2Axi' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443:5), detected/extracted 5 process function(s): 
	 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::Mat2Axi.entry14'
	 'xf::cv::MMIter<64, 0, 1080, 1920, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::Mat2Axi_Block_.split35_proc'
	 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'grayscale_accel2' (../../src/grayscaler/grayscaler.cpp:20), detected/extracted 4 process function(s): 
	 'Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19'
	 'xf::cv::Array2xfMat<64, 9, 1080, 1920, 1>'
	 'xf::cv::rgb2gray<9, 0, 1080, 1920, 1>'
	 'xf::cv::xfMat2Array<64, 0, 1080, 1920, 1, 1>'.
Command         transform done; 0.65 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) in function 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085:25) to (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092:13) in function 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::AxiStream2MatStream'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1083:40) to (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104:17) in function 'xf::cv::MMIterIn<64, 9, 1080, 1920, 1, 2>::AxiStream2MatStream'... converting 3 basic blocks.
Command         transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 171.899 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.o.2.bc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319:28) in function 'xf::cv::MMIterOut<64, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream'.
WARNING: [HLS 200-1449] Process Axi2AxiStream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Mat2AxiStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process Array2xfMat<64, 9, 1080, 1920, 1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 1.2 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 368.711 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.89 sec.
Command     elaborate done; 18.76 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'grayscale_accel2' ...
Execute       ap_set_top_model grayscale_accel2 
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19' to 'Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry3' to 'Axi2Mat_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry5' to 'Axi2Mat_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat_Block_.split26_proc' to 'Axi2Mat_Block_split26_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<64, 9, 1080, 1920, 1>' to 'Array2xfMat_64_9_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rgb2gray<9, 0, 1080, 1920, 1>' to 'rgb2gray_9_0_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi.entry14' to 'Mat2Axi_entry14'.
WARNING: [SYN 201-103] Legalizing function name 'addrbound.1' to 'addrbound_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi_Block_.split35_proc' to 'Mat2Axi_Block_split35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<64, 0, 1080, 1920, 1, 1>' to 'xfMat2Array_64_0_1080_1920_1_1_s'.
Execute       get_model_list grayscale_accel2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model grayscale_accel2 
Execute       preproc_iomode -model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
Execute       preproc_iomode -model Mat2Axi 
Execute       preproc_iomode -model AxiStream2Axi 
Execute       preproc_iomode -model Mat2AxiStream 
Execute       preproc_iomode -model MatStream2AxiStream 
Execute       preproc_iomode -model last_blk_pxl_width11 
Execute       preproc_iomode -model Mat2Axi_Block_.split35_proc 
Execute       preproc_iomode -model addrbound.1 
Execute       preproc_iomode -model Mat2Axi.entry14 
Execute       preproc_iomode -model rgb2gray<9, 0, 1080, 1920, 1> 
Execute       preproc_iomode -model Array2xfMat<64, 9, 1080, 1920, 1> 
Execute       preproc_iomode -model Axi2Mat 
Execute       preproc_iomode -model AxiStream2MatStream 
Execute       preproc_iomode -model Axi2AxiStream 
Execute       preproc_iomode -model Axi2Mat_Block_.split26_proc 
Execute       preproc_iomode -model addrbound 
Execute       preproc_iomode -model last_blk_pxl_width 
Execute       preproc_iomode -model Axi2Mat.entry5 
Execute       preproc_iomode -model Axi2Mat.entry3 
Execute       preproc_iomode -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
Execute       get_model_list grayscale_accel2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 Axi2Mat.entry3 Axi2Mat.entry5 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 1080, 1920, 1>} {rgb2gray<9, 0, 1080, 1920, 1>} Mat2Axi.entry14 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width11 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 1080, 1920, 1, 1>} grayscale_accel2
INFO-FLOW: Configuring Module : Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 ...
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
Execute       apply_spec_resource_limit Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
INFO-FLOW: Configuring Module : Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       apply_spec_resource_limit Axi2Mat.entry3 
INFO-FLOW: Configuring Module : Axi2Mat.entry5 ...
Execute       set_default_model Axi2Mat.entry5 
Execute       apply_spec_resource_limit Axi2Mat.entry5 
INFO-FLOW: Configuring Module : last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       apply_spec_resource_limit last_blk_pxl_width 
INFO-FLOW: Configuring Module : addrbound ...
Execute       set_default_model addrbound 
Execute       apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Axi2Mat_Block_.split26_proc ...
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       apply_spec_resource_limit Axi2Mat_Block_.split26_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       apply_spec_resource_limit AxiStream2MatStream 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<64, 9, 1080, 1920, 1> ...
Execute       set_default_model Array2xfMat<64, 9, 1080, 1920, 1> 
Execute       apply_spec_resource_limit Array2xfMat<64, 9, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : rgb2gray<9, 0, 1080, 1920, 1> ...
Execute       set_default_model rgb2gray<9, 0, 1080, 1920, 1> 
Execute       apply_spec_resource_limit rgb2gray<9, 0, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : Mat2Axi.entry14 ...
Execute       set_default_model Mat2Axi.entry14 
Execute       apply_spec_resource_limit Mat2Axi.entry14 
INFO-FLOW: Configuring Module : addrbound.1 ...
Execute       set_default_model addrbound.1 
Execute       apply_spec_resource_limit addrbound.1 
INFO-FLOW: Configuring Module : Mat2Axi_Block_.split35_proc ...
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       apply_spec_resource_limit Mat2Axi_Block_.split35_proc 
INFO-FLOW: Configuring Module : last_blk_pxl_width11 ...
Execute       set_default_model last_blk_pxl_width11 
Execute       apply_spec_resource_limit last_blk_pxl_width11 
INFO-FLOW: Configuring Module : MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       apply_spec_resource_limit MatStream2AxiStream 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<64, 0, 1080, 1920, 1, 1> ...
Execute       set_default_model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
Execute       apply_spec_resource_limit xfMat2Array<64, 0, 1080, 1920, 1, 1> 
INFO-FLOW: Configuring Module : grayscale_accel2 ...
Execute       set_default_model grayscale_accel2 
Execute       apply_spec_resource_limit grayscale_accel2 
INFO-FLOW: Model list for preprocess: Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 Axi2Mat.entry3 Axi2Mat.entry5 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 1080, 1920, 1>} {rgb2gray<9, 0, 1080, 1920, 1>} Mat2Axi.entry14 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width11 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 1080, 1920, 1, 1>} grayscale_accel2
INFO-FLOW: Preprocessing Module: Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 ...
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
Execute       cdfg_preprocess -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
Execute       rtl_gen_preprocess Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       cdfg_preprocess -model Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry5 ...
Execute       set_default_model Axi2Mat.entry5 
Execute       cdfg_preprocess -model Axi2Mat.entry5 
Execute       rtl_gen_preprocess Axi2Mat.entry5 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       cdfg_preprocess -model last_blk_pxl_width 
Execute       rtl_gen_preprocess last_blk_pxl_width 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute       set_default_model addrbound 
Execute       cdfg_preprocess -model addrbound 
Execute       rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Axi2Mat_Block_.split26_proc ...
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       cdfg_preprocess -model Axi2Mat_Block_.split26_proc 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split26_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       cdfg_preprocess -model Axi2AxiStream 
Execute       rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       cdfg_preprocess -model AxiStream2MatStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       cdfg_preprocess -model Axi2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<64, 9, 1080, 1920, 1> ...
Execute       set_default_model Array2xfMat<64, 9, 1080, 1920, 1> 
Execute       cdfg_preprocess -model Array2xfMat<64, 9, 1080, 1920, 1> 
Execute       rtl_gen_preprocess Array2xfMat<64, 9, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: rgb2gray<9, 0, 1080, 1920, 1> ...
Execute       set_default_model rgb2gray<9, 0, 1080, 1920, 1> 
Execute       cdfg_preprocess -model rgb2gray<9, 0, 1080, 1920, 1> 
Execute       rtl_gen_preprocess rgb2gray<9, 0, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: Mat2Axi.entry14 ...
Execute       set_default_model Mat2Axi.entry14 
Execute       cdfg_preprocess -model Mat2Axi.entry14 
Execute       rtl_gen_preprocess Mat2Axi.entry14 
INFO-FLOW: Preprocessing Module: addrbound.1 ...
Execute       set_default_model addrbound.1 
Execute       cdfg_preprocess -model addrbound.1 
Execute       rtl_gen_preprocess addrbound.1 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_.split35_proc ...
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       cdfg_preprocess -model Mat2Axi_Block_.split35_proc 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split35_proc 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width11 ...
Execute       set_default_model last_blk_pxl_width11 
Execute       cdfg_preprocess -model last_blk_pxl_width11 
Execute       rtl_gen_preprocess last_blk_pxl_width11 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       cdfg_preprocess -model MatStream2AxiStream 
Execute       rtl_gen_preprocess MatStream2AxiStream 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       cdfg_preprocess -model Mat2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       cdfg_preprocess -model AxiStream2Axi 
Execute       rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       cdfg_preprocess -model Mat2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<64, 0, 1080, 1920, 1, 1> ...
Execute       set_default_model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
Execute       cdfg_preprocess -model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
Execute       rtl_gen_preprocess xfMat2Array<64, 0, 1080, 1920, 1, 1> 
INFO-FLOW: Preprocessing Module: grayscale_accel2 ...
Execute       set_default_model grayscale_accel2 
Execute       cdfg_preprocess -model grayscale_accel2 
Execute       rtl_gen_preprocess grayscale_accel2 
INFO-FLOW: Model list for synthesis: Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 Axi2Mat.entry3 Axi2Mat.entry5 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 1080, 1920, 1>} {rgb2gray<9, 0, 1080, 1920, 1>} Mat2Axi.entry14 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width11 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 1080, 1920, 1, 1>} grayscale_accel2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
Execute       schedule -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 369.230 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19.
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
Execute       bind -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.449 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry3 
Execute       schedule -model Axi2Mat.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.514 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry3.
Execute       set_default_model Axi2Mat.entry3 
Execute       bind -model Axi2Mat.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.597 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry5 
Execute       schedule -model Axi2Mat.entry5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.668 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry5.
Execute       set_default_model Axi2Mat.entry5 
Execute       bind -model Axi2Mat.entry5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.817 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width 
Execute       schedule -model last_blk_pxl_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.854 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.
Execute       set_default_model last_blk_pxl_width 
Execute       bind -model last_blk_pxl_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.945 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound 
Execute       schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 370.031 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute       set_default_model addrbound 
Execute       bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 370.183 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_Block_split26_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       schedule -model Axi2Mat_Block_.split26_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 370.244 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat_Block_.split26_proc.
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       bind -model Axi2Mat_Block_.split26_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 370.275 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat_Block_.split26_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream 
Execute       schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterInLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 370.414 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute       set_default_model Axi2AxiStream 
Execute       bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 370.615 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2MatStream 
Execute       schedule -model AxiStream2MatStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 371.136 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream.
Execute       set_default_model AxiStream2MatStream 
Execute       bind -model AxiStream2MatStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 371.771 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat 
Execute       schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO last_blk_width_c (from last_blk_pxl_width_U0 to AxiStream2MatStream_U0) to 6 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 371.928 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute       set_default_model Axi2Mat 
Execute       bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 372.224 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_64_9_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2xfMat<64, 9, 1080, 1920, 1> 
Execute       schedule -model Array2xfMat<64, 9, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 372.302 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<64, 9, 1080, 1920, 1>.
Execute       set_default_model Array2xfMat<64, 9, 1080, 1920, 1> 
Execute       bind -model Array2xfMat<64, 9, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 372.460 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<64, 9, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb2gray_9_0_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rgb2gray<9, 0, 1080, 1920, 1> 
Execute       schedule -model rgb2gray<9, 0, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln852_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln852_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln852) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'columnloop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'columnloop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 372.664 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling rgb2gray<9, 0, 1080, 1920, 1>.
Execute       set_default_model rgb2gray<9, 0, 1080, 1920, 1> 
Execute       bind -model rgb2gray<9, 0, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 372.981 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding rgb2gray<9, 0, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_entry14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi.entry14 
Execute       schedule -model Mat2Axi.entry14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 373.059 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.entry14.
Execute       set_default_model Mat2Axi.entry14 
Execute       bind -model Mat2Axi.entry14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.192 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.entry14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound.1 
Execute       schedule -model addrbound.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.276 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.1.
Execute       set_default_model addrbound.1 
Execute       bind -model addrbound.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.378 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.bind.adb -f 
INFO-FLOW: Finish binding addrbound.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_split35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       schedule -model Mat2Axi_Block_.split35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.406 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_.split35_proc.
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       bind -model Mat2Axi_Block_.split35_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.439 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_.split35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width11 
Execute       schedule -model last_blk_pxl_width11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.537 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width11.
Execute       set_default_model last_blk_pxl_width11 
Execute       bind -model last_blk_pxl_width11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.668 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream 
Execute       schedule -model MatStream2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 373.929 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream.
Execute       set_default_model MatStream2AxiStream 
Execute       bind -model MatStream2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 374.268 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AxiStream 
Execute       schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.336 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute       set_default_model Mat2AxiStream 
Execute       bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.492 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi 
Execute       schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.659 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute       set_default_model AxiStream2Axi 
Execute       bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.870 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi 
Execute       schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.985 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute       set_default_model Mat2Axi 
Execute       bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 375.199 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_64_0_1080_1920_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
Execute       schedule -model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 375.265 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<64, 0, 1080, 1920, 1, 1>.
Execute       set_default_model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
Execute       bind -model xfMat2Array<64, 0, 1080, 1920, 1, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 375.413 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<64, 0, 1080, 1920, 1, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grayscale_accel2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model grayscale_accel2 
Execute       schedule -model grayscale_accel2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 375.562 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.sched.adb -f 
INFO-FLOW: Finish scheduling grayscale_accel2.
Execute       set_default_model grayscale_accel2 
Execute       bind -model grayscale_accel2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 375.915 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.bind.adb -f 
INFO-FLOW: Finish binding grayscale_accel2.
Execute       get_model_list grayscale_accel2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry5 
Execute       rtl_gen_preprocess last_blk_pxl_width 
Execute       rtl_gen_preprocess addrbound 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split26_proc 
Execute       rtl_gen_preprocess Axi2AxiStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
Execute       rtl_gen_preprocess Axi2Mat 
Execute       rtl_gen_preprocess Array2xfMat<64, 9, 1080, 1920, 1> 
Execute       rtl_gen_preprocess rgb2gray<9, 0, 1080, 1920, 1> 
Execute       rtl_gen_preprocess Mat2Axi.entry14 
Execute       rtl_gen_preprocess addrbound.1 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split35_proc 
Execute       rtl_gen_preprocess last_blk_pxl_width11 
Execute       rtl_gen_preprocess MatStream2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
Execute       rtl_gen_preprocess AxiStream2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
Execute       rtl_gen_preprocess xfMat2Array<64, 0, 1080, 1920, 1, 1> 
Execute       rtl_gen_preprocess grayscale_accel2 
INFO-FLOW: Model list for RTL generation: Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 Axi2Mat.entry3 Axi2Mat.entry5 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 1080, 1920, 1>} {rgb2gray<9, 0, 1080, 1920, 1>} Mat2Axi.entry14 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width11 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 1080, 1920, 1, 1>} grayscale_accel2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 376.258 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19 
Execute       gen_rtl Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19 
Execute       syn_report -csynth -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.adb 
Execute       gen_tb_info Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry3 -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 376.873 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Axi2Mat_entry3 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Axi2Mat_entry3 
Execute       syn_report -csynth -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_entry3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_entry3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry3 -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.adb 
Execute       gen_tb_info Axi2Mat.entry3 -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry5 -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 377.390 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry5 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Axi2Mat_entry5 
Execute       gen_rtl Axi2Mat.entry5 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Axi2Mat_entry5 
Execute       syn_report -csynth -model Axi2Mat.entry5 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_entry5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry5 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_entry5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry5 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry5 -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.adb 
Execute       gen_tb_info Axi2Mat.entry5 -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 377.898 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_last_blk_pxl_width 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_last_blk_pxl_width 
Execute       syn_report -csynth -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/last_blk_pxl_width_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/last_blk_pxl_width_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.adb 
Execute       gen_tb_info last_blk_pxl_width -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_27s_27s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 378.333 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_addrbound 
Execute       gen_rtl addrbound -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_addrbound 
Execute       syn_report -csynth -model addrbound -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/addrbound_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/addrbound_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.adb 
Execute       gen_tb_info addrbound -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_Block_split26_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat_Block_.split26_proc -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_Block_split26_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 378.980 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat_Block_.split26_proc -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Axi2Mat_Block_split26_proc 
Execute       gen_rtl Axi2Mat_Block_.split26_proc -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Axi2Mat_Block_split26_proc 
Execute       syn_report -csynth -model Axi2Mat_Block_.split26_proc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_Block_split26_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat_Block_.split26_proc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_Block_split26_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat_Block_.split26_proc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat_Block_.split26_proc -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.adb 
Execute       gen_tb_info Axi2Mat_Block_.split26_proc -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2AxiStream -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 379.646 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Axi2AxiStream 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Axi2AxiStream 
Execute       syn_report -csynth -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2AxiStream -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.adb 
Execute       gen_tb_info Axi2AxiStream -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2MatStream -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 381.345 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_AxiStream2MatStream 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_AxiStream2MatStream 
Execute       syn_report -csynth -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/AxiStream2MatStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/AxiStream2MatStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -model AxiStream2MatStream -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.adb 
Execute       gen_tb_info AxiStream2MatStream -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 384.854 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Axi2Mat 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Axi2Mat 
Execute       syn_report -csynth -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Axi2Mat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model Axi2Mat -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.adb 
Execute       gen_tb_info Axi2Mat -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_64_9_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Array2xfMat<64, 9, 1080, 1920, 1> -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_64_9_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 386.259 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2xfMat<64, 9, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Array2xfMat_64_9_1080_1920_1_s 
Execute       gen_rtl Array2xfMat<64, 9, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Array2xfMat_64_9_1080_1920_1_s 
Execute       syn_report -csynth -model Array2xfMat<64, 9, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Array2xfMat_64_9_1080_1920_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Array2xfMat<64, 9, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Array2xfMat_64_9_1080_1920_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Array2xfMat<64, 9, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model Array2xfMat<64, 9, 1080, 1920, 1> -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.adb 
Execute       gen_tb_info Array2xfMat<64, 9, 1080, 1920, 1> -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2gray_9_0_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rgb2gray<9, 0, 1080, 1920, 1> -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_13ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_15ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2gray_9_0_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 387.161 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl rgb2gray<9, 0, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_rgb2gray_9_0_1080_1920_1_s 
Execute       gen_rtl rgb2gray<9, 0, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_rgb2gray_9_0_1080_1920_1_s 
Execute       syn_report -csynth -model rgb2gray<9, 0, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/rgb2gray_9_0_1080_1920_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rgb2gray<9, 0, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/rgb2gray_9_0_1080_1920_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rgb2gray<9, 0, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rgb2gray<9, 0, 1080, 1920, 1> -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.adb 
Execute       gen_tb_info rgb2gray<9, 0, 1080, 1920, 1> -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_entry14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi.entry14 -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_entry14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 388.235 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi.entry14 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Mat2Axi_entry14 
Execute       gen_rtl Mat2Axi.entry14 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Mat2Axi_entry14 
Execute       syn_report -csynth -model Mat2Axi.entry14 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2Axi_entry14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi.entry14 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2Axi_entry14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi.entry14 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi.entry14 -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.adb 
Execute       gen_tb_info Mat2Axi.entry14 -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound.1 -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 388.866 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound.1 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_addrbound_1 
Execute       gen_rtl addrbound.1 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_addrbound_1 
Execute       syn_report -csynth -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/addrbound_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/addrbound_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound.1 -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.adb 
Execute       gen_tb_info addrbound.1 -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_split35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi_Block_.split35_proc -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_split35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.339 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi_Block_.split35_proc -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Mat2Axi_Block_split35_proc 
Execute       gen_rtl Mat2Axi_Block_.split35_proc -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Mat2Axi_Block_split35_proc 
Execute       syn_report -csynth -model Mat2Axi_Block_.split35_proc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2Axi_Block_split35_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi_Block_.split35_proc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2Axi_Block_split35_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi_Block_.split35_proc -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi_Block_.split35_proc -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.adb 
Execute       gen_tb_info Mat2Axi_Block_.split35_proc -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width11 -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 389.732 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width11 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_last_blk_pxl_width11 
Execute       gen_rtl last_blk_pxl_width11 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_last_blk_pxl_width11 
Execute       syn_report -csynth -model last_blk_pxl_width11 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/last_blk_pxl_width11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width11 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/last_blk_pxl_width11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width11 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width11 -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.adb 
Execute       gen_tb_info last_blk_pxl_width11 -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MatStream2AxiStream -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 390.652 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_MatStream2AxiStream 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_MatStream2AxiStream 
Execute       syn_report -csynth -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/MatStream2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/MatStream2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MatStream2AxiStream -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.adb 
Execute       gen_tb_info MatStream2AxiStream -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AxiStream -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 392.251 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Mat2AxiStream 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Mat2AxiStream 
Execute       syn_report -csynth -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2AxiStream -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.adb 
Execute       gen_tb_info Mat2AxiStream -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2Axi -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 393.046 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_AxiStream2Axi 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_AxiStream2Axi 
Execute       syn_report -csynth -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/AxiStream2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/AxiStream2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AxiStream2Axi -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.adb 
Execute       gen_tb_info AxiStream2Axi -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 394.558 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_Mat2Axi 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_Mat2Axi 
Execute       syn_report -csynth -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/Mat2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.adb 
Execute       gen_tb_info Mat2Axi -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_64_0_1080_1920_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfMat2Array<64, 0, 1080, 1920, 1, 1> -top_prefix grayscale_accel2_ -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_64_0_1080_1920_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 395.722 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2Array<64, 0, 1080, 1920, 1, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2_xfMat2Array_64_0_1080_1920_1_1_s 
Execute       gen_rtl xfMat2Array<64, 0, 1080, 1920, 1, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2_xfMat2Array_64_0_1080_1920_1_1_s 
Execute       syn_report -csynth -model xfMat2Array<64, 0, 1080, 1920, 1, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/xfMat2Array_64_0_1080_1920_1_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xfMat2Array<64, 0, 1080, 1920, 1, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/xfMat2Array_64_0_1080_1920_1_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xfMat2Array<64, 0, 1080, 1920, 1, 1> -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xfMat2Array<64, 0, 1080, 1920, 1, 1> -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.adb 
Execute       gen_tb_info xfMat2Array<64, 0, 1080, 1920, 1, 1> -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grayscale_accel2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model grayscale_accel2 -top_prefix  -sub_prefix grayscale_accel2_ -mg_file /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'grayscale_accel2/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'grayscale_accel2/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'grayscale_accel2/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'grayscale_accel2/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'grayscale_accel2/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'grayscale_accel2/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'grayscale_accel2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'grayscale_accel2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 397.676 MB.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       gen_rtl grayscale_accel2 -istop -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/vhdl/grayscale_accel2 
Execute       gen_rtl grayscale_accel2 -istop -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/verilog/grayscale_accel2 
Execute       syn_report -csynth -model grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/grayscale_accel2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/grayscale_accel2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model grayscale_accel2 -f -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.adb 
Execute       gen_tb_info grayscale_accel2 -p /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2 
Execute       export_constraint_db -f -tool general -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.constraint.tcl 
Execute       syn_report -designview -model grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.design.xml 
Command       syn_report done; 0.25 sec.
Execute       syn_report -csynthDesign -model grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model grayscale_accel2 -o /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks grayscale_accel2 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain grayscale_accel2 
INFO-FLOW: Model list for RTL component generation: Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19 Axi2Mat.entry3 Axi2Mat.entry5 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 1080, 1920, 1>} {rgb2gray<9, 0, 1080, 1920, 1>} Mat2Axi.entry14 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width11 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 1080, 1920, 1, 1>} grayscale_accel2
INFO-FLOW: Handling components in module [Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry3] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry5] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_mul_27s_27s_27_1_1.
INFO-FLOW: Append model grayscale_accel2_mul_27s_27s_27_1_1
INFO-FLOW: Handling components in module [Axi2Mat_Block_split26_proc] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_mul_32s_32s_32_2_1.
INFO-FLOW: Append model grayscale_accel2_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_fifo_w64_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w64_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w64_d4_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w64_d4_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w4_d6_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w4_d6_S
INFO-FLOW: Found component grayscale_accel2_fifo_w21_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w21_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d4_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d4_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d4_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d4_S
INFO-FLOW: Found component grayscale_accel2_fifo_w21_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w21_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w64_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w64_d2_S
INFO-FLOW: Found component grayscale_accel2_start_for_Axi2Mat_entry5_U0.
INFO-FLOW: Append model grayscale_accel2_start_for_Axi2Mat_entry5_U0
INFO-FLOW: Found component grayscale_accel2_start_for_addrbound_U0.
INFO-FLOW: Append model grayscale_accel2_start_for_addrbound_U0
INFO-FLOW: Found component grayscale_accel2_start_for_AxiStream2MatStream_U0.
INFO-FLOW: Append model grayscale_accel2_start_for_AxiStream2MatStream_U0
INFO-FLOW: Handling components in module [Array2xfMat_64_9_1080_1920_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [rgb2gray_9_0_1080_1920_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_mul_mul_8ns_15ns_22_4_1.
INFO-FLOW: Append model grayscale_accel2_mul_mul_8ns_15ns_22_4_1
INFO-FLOW: Found component grayscale_accel2_mac_muladd_8ns_13ns_22ns_22_4_1.
INFO-FLOW: Append model grayscale_accel2_mac_muladd_8ns_13ns_22ns_22_4_1
INFO-FLOW: Found component grayscale_accel2_mac_muladd_8ns_16ns_22ns_23_4_1.
INFO-FLOW: Append model grayscale_accel2_mac_muladd_8ns_16ns_22ns_23_4_1
INFO-FLOW: Handling components in module [Mat2Axi_entry14] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound_1] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_mul_22s_22s_22_1_1.
INFO-FLOW: Append model grayscale_accel2_mul_22s_22s_22_1_1
INFO-FLOW: Handling components in module [Mat2Axi_Block_split35_proc] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width11] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model grayscale_accel2_mul_32ns_32ns_64_2_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_fifo_w4_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w4_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_fifo_w64_d4_S_x.
INFO-FLOW: Append model grayscale_accel2_fifo_w64_d4_S_x
INFO-FLOW: Found component grayscale_accel2_fifo_w22_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w22_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x0.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x0
INFO-FLOW: Found component grayscale_accel2_fifo_w22_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w22_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x0.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x0
INFO-FLOW: Found component grayscale_accel2_fifo_w19_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w19_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w19_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w19_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w64_d2_S_x.
INFO-FLOW: Append model grayscale_accel2_fifo_w64_d2_S_x
INFO-FLOW: Found component grayscale_accel2_start_for_addrbound_1_U0.
INFO-FLOW: Append model grayscale_accel2_start_for_addrbound_1_U0
INFO-FLOW: Found component grayscale_accel2_start_for_Mat2AxiStream_U0.
INFO-FLOW: Append model grayscale_accel2_start_for_Mat2AxiStream_U0
INFO-FLOW: Handling components in module [xfMat2Array_64_0_1080_1920_1_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [grayscale_accel2] ... 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x1.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x1.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d4_S_x.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d4_S_x
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d4_S_x.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d4_S_x
INFO-FLOW: Found component grayscale_accel2_fifo_w64_d2_S_x0.
INFO-FLOW: Append model grayscale_accel2_fifo_w64_d2_S_x0
INFO-FLOW: Found component grayscale_accel2_fifo_w64_d4_S_x0.
INFO-FLOW: Append model grayscale_accel2_fifo_w64_d4_S_x0
INFO-FLOW: Found component grayscale_accel2_fifo_w24_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w24_d2_S
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x1.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: Found component grayscale_accel2_fifo_w32_d2_S_x1.
INFO-FLOW: Append model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: Found component grayscale_accel2_fifo_w8_d2_S.
INFO-FLOW: Append model grayscale_accel2_fifo_w8_d2_S
INFO-FLOW: Found component grayscale_accel2_start_for_xfMat2Array_64_0_1080_1920_1_1_U0.
INFO-FLOW: Append model grayscale_accel2_start_for_xfMat2Array_64_0_1080_1920_1_1_U0
INFO-FLOW: Found component grayscale_accel2_start_for_rgb2gray_9_0_1080_1920_1_U0.
INFO-FLOW: Append model grayscale_accel2_start_for_rgb2gray_9_0_1080_1920_1_U0
INFO-FLOW: Found component grayscale_accel2_control_s_axi.
INFO-FLOW: Append model grayscale_accel2_control_s_axi
INFO-FLOW: Found component grayscale_accel2_gmem1_m_axi.
INFO-FLOW: Append model grayscale_accel2_gmem1_m_axi
INFO-FLOW: Found component grayscale_accel2_gmem2_m_axi.
INFO-FLOW: Append model grayscale_accel2_gmem2_m_axi
INFO-FLOW: Append model Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19
INFO-FLOW: Append model Axi2Mat_entry3
INFO-FLOW: Append model Axi2Mat_entry5
INFO-FLOW: Append model last_blk_pxl_width
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Axi2Mat_Block_split26_proc
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model AxiStream2MatStream
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_64_9_1080_1920_1_s
INFO-FLOW: Append model rgb2gray_9_0_1080_1920_1_s
INFO-FLOW: Append model Mat2Axi_entry14
INFO-FLOW: Append model addrbound_1
INFO-FLOW: Append model Mat2Axi_Block_split35_proc
INFO-FLOW: Append model last_blk_pxl_width11
INFO-FLOW: Append model MatStream2AxiStream
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_64_0_1080_1920_1_1_s
INFO-FLOW: Append model grayscale_accel2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: grayscale_accel2_mul_27s_27s_27_1_1 grayscale_accel2_mul_32s_32s_32_2_1 grayscale_accel2_fifo_w64_d2_S grayscale_accel2_fifo_w32_d2_S grayscale_accel2_fifo_w32_d2_S grayscale_accel2_fifo_w64_d4_S grayscale_accel2_fifo_w32_d2_S grayscale_accel2_fifo_w32_d2_S grayscale_accel2_fifo_w4_d6_S grayscale_accel2_fifo_w21_d2_S grayscale_accel2_fifo_w32_d4_S grayscale_accel2_fifo_w32_d4_S grayscale_accel2_fifo_w21_d2_S grayscale_accel2_fifo_w64_d2_S grayscale_accel2_start_for_Axi2Mat_entry5_U0 grayscale_accel2_start_for_addrbound_U0 grayscale_accel2_start_for_AxiStream2MatStream_U0 grayscale_accel2_mul_mul_8ns_15ns_22_4_1 grayscale_accel2_mac_muladd_8ns_13ns_22ns_22_4_1 grayscale_accel2_mac_muladd_8ns_16ns_22ns_23_4_1 grayscale_accel2_mul_22s_22s_22_1_1 grayscale_accel2_mul_32ns_32ns_64_2_1 grayscale_accel2_fifo_w4_d2_S grayscale_accel2_fifo_w32_d2_S_x grayscale_accel2_fifo_w32_d2_S_x grayscale_accel2_fifo_w64_d4_S_x grayscale_accel2_fifo_w22_d2_S grayscale_accel2_fifo_w32_d2_S_x0 grayscale_accel2_fifo_w22_d2_S grayscale_accel2_fifo_w32_d2_S_x0 grayscale_accel2_fifo_w19_d2_S grayscale_accel2_fifo_w19_d2_S grayscale_accel2_fifo_w64_d2_S_x grayscale_accel2_start_for_addrbound_1_U0 grayscale_accel2_start_for_Mat2AxiStream_U0 grayscale_accel2_fifo_w32_d2_S_x1 grayscale_accel2_fifo_w32_d2_S_x1 grayscale_accel2_fifo_w32_d4_S_x grayscale_accel2_fifo_w32_d4_S_x grayscale_accel2_fifo_w64_d2_S_x0 grayscale_accel2_fifo_w64_d4_S_x0 grayscale_accel2_fifo_w24_d2_S grayscale_accel2_fifo_w32_d2_S_x1 grayscale_accel2_fifo_w32_d2_S_x1 grayscale_accel2_fifo_w8_d2_S grayscale_accel2_start_for_xfMat2Array_64_0_1080_1920_1_1_U0 grayscale_accel2_start_for_rgb2gray_9_0_1080_1920_1_U0 grayscale_accel2_control_s_axi grayscale_accel2_gmem1_m_axi grayscale_accel2_gmem2_m_axi Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19 Axi2Mat_entry3 Axi2Mat_entry5 last_blk_pxl_width addrbound Axi2Mat_Block_split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat Array2xfMat_64_9_1080_1920_1_s rgb2gray_9_0_1080_1920_1_s Mat2Axi_entry14 addrbound_1 Mat2Axi_Block_split35_proc last_blk_pxl_width11 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi xfMat2Array_64_0_1080_1920_1_1_s grayscale_accel2
INFO-FLOW: To file: write model grayscale_accel2_mul_27s_27s_27_1_1
INFO-FLOW: To file: write model grayscale_accel2_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model grayscale_accel2_fifo_w64_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w64_d4_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w4_d6_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w21_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d4_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d4_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w21_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w64_d2_S
INFO-FLOW: To file: write model grayscale_accel2_start_for_Axi2Mat_entry5_U0
INFO-FLOW: To file: write model grayscale_accel2_start_for_addrbound_U0
INFO-FLOW: To file: write model grayscale_accel2_start_for_AxiStream2MatStream_U0
INFO-FLOW: To file: write model grayscale_accel2_mul_mul_8ns_15ns_22_4_1
INFO-FLOW: To file: write model grayscale_accel2_mac_muladd_8ns_13ns_22ns_22_4_1
INFO-FLOW: To file: write model grayscale_accel2_mac_muladd_8ns_16ns_22ns_23_4_1
INFO-FLOW: To file: write model grayscale_accel2_mul_22s_22s_22_1_1
INFO-FLOW: To file: write model grayscale_accel2_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model grayscale_accel2_fifo_w4_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x
INFO-FLOW: To file: write model grayscale_accel2_fifo_w64_d4_S_x
INFO-FLOW: To file: write model grayscale_accel2_fifo_w22_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model grayscale_accel2_fifo_w22_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model grayscale_accel2_fifo_w19_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w19_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w64_d2_S_x
INFO-FLOW: To file: write model grayscale_accel2_start_for_addrbound_1_U0
INFO-FLOW: To file: write model grayscale_accel2_start_for_Mat2AxiStream_U0
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d4_S_x
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d4_S_x
INFO-FLOW: To file: write model grayscale_accel2_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model grayscale_accel2_fifo_w64_d4_S_x0
INFO-FLOW: To file: write model grayscale_accel2_fifo_w24_d2_S
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model grayscale_accel2_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model grayscale_accel2_fifo_w8_d2_S
INFO-FLOW: To file: write model grayscale_accel2_start_for_xfMat2Array_64_0_1080_1920_1_1_U0
INFO-FLOW: To file: write model grayscale_accel2_start_for_rgb2gray_9_0_1080_1920_1_U0
INFO-FLOW: To file: write model grayscale_accel2_control_s_axi
INFO-FLOW: To file: write model grayscale_accel2_gmem1_m_axi
INFO-FLOW: To file: write model grayscale_accel2_gmem2_m_axi
INFO-FLOW: To file: write model Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19
INFO-FLOW: To file: write model Axi2Mat_entry3
INFO-FLOW: To file: write model Axi2Mat_entry5
INFO-FLOW: To file: write model last_blk_pxl_width
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Axi2Mat_Block_split26_proc
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model AxiStream2MatStream
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_64_9_1080_1920_1_s
INFO-FLOW: To file: write model rgb2gray_9_0_1080_1920_1_s
INFO-FLOW: To file: write model Mat2Axi_entry14
INFO-FLOW: To file: write model addrbound_1
INFO-FLOW: To file: write model Mat2Axi_Block_split35_proc
INFO-FLOW: To file: write model last_blk_pxl_width11
INFO-FLOW: To file: write model MatStream2AxiStream
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_64_0_1080_1920_1_1_s
INFO-FLOW: To file: write model grayscale_accel2
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): grayscale_accel2
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'grayscale_accel2_mul_27s_27s_27_1_1_Multiplier_0'
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'grayscale_accel2_mul_32s_32s_32_2_1_Multiplier_1'
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c1_U(grayscale_accel2_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c2_U(grayscale_accel2_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c3_U(grayscale_accel2_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c_U(grayscale_accel2_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(grayscale_accel2_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(grayscale_accel2_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_c_U(grayscale_accel2_fifo_w4_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(grayscale_accel2_fifo_w21_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c14_U(grayscale_accel2_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c15_U(grayscale_accel2_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(grayscale_accel2_fifo_w21_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(grayscale_accel2_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Axi2Mat_entry5_U0_U(grayscale_accel2_start_for_Axi2Mat_entry5_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound_U0_U(grayscale_accel2_start_for_addrbound_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2MatStream_U0_U(grayscale_accel2_start_for_AxiStream2MatStream_U0)' using Shift Registers.
Command       ap_source done; 0.28 sec.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'grayscale_accel2_mul_22s_22s_22_1_1_Multiplier_2'
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'grayscale_accel2_mul_32ns_32ns_64_2_1_Multiplier_3'
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(grayscale_accel2_fifo_w4_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_i_U(grayscale_accel2_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_i_U(grayscale_accel2_fifo_w32_d2_S_x)' using Shift Registers.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(grayscale_accel2_fifo_w64_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(grayscale_accel2_fifo_w22_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c12_U(grayscale_accel2_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(grayscale_accel2_fifo_w22_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c13_U(grayscale_accel2_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(grayscale_accel2_fifo_w19_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(grayscale_accel2_fifo_w19_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(grayscale_accel2_fifo_w64_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound_1_U0_U(grayscale_accel2_start_for_addrbound_1_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AxiStream_U0_U(grayscale_accel2_start_for_Mat2AxiStream_U0)' using Shift Registers.
Command       ap_source done; 0.21 sec.
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c_U(grayscale_accel2_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c_U(grayscale_accel2_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_mat_rows_c_U(grayscale_accel2_fifo_w32_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_mat_cols_c_U(grayscale_accel2_fifo_w32_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_c_U(grayscale_accel2_fifo_w64_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(grayscale_accel2_fifo_w64_d4_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_data_U(grayscale_accel2_fifo_w24_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c9_U(grayscale_accel2_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c10_U(grayscale_accel2_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_mat_data_U(grayscale_accel2_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_64_0_1080_1920_1_1_U0_U(grayscale_accel2_start_for_xfMat2Array_64_0_1080_1920_1_1_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rgb2gray_9_0_1080_1920_1_U0_U(grayscale_accel2_start_for_rgb2gray_9_0_1080_1920_1_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.37 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=grayscale_accel2 xml_exists=0
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.constraint.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=71 #gSsdmPorts=0
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.dataonly.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.dataonly.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.constraint.tcl 
Execute       sc_get_clocks grayscale_accel2 
Execute       source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.95 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.18 seconds; current allocated memory: 409.351 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for grayscale_accel2.
INFO: [VLOG 209-307] Generating Verilog RTL for grayscale_accel2.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model grayscale_accel2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 8.66 sec.
Command   csynth_design done; 27.43 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.68 seconds. CPU system time: 1.57 seconds. Elapsed time: 27.43 seconds; current allocated memory: 412.128 MB.
Command ap_source done; 29.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1 opened at Sun Feb 25 00:53:31 PST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.25 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.19 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       add_library done; 0.33 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.61 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.84 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./grayscaler/solution1/directives.tcl 
Execute     set_directive_top -name grayscale_accel2 grayscale_accel2 
INFO: [HLS 200-1510] Running: set_directive_top -name grayscale_accel2 grayscale_accel2 
INFO-FLOW: Setting directive 'TOP' name=grayscale_accel2 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): grayscale_accel2
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=grayscale_accel2 xml_exists=1
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to grayscale_accel2
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc19.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_entry5.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Array2xfMat_64_9_1080_1920_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/rgb2gray_9_0_1080_1920_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_entry14.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/last_blk_pxl_width11.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/xfMat2Array_64_0_1080_1920_1_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to grayscale_accel2
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.constraint.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.dataonly.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.compgen.dataonly.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=grayscale_accel2
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=grayscale_accel2
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.constraint.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/grayscale_accel2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/soc/Documents/canny-approximate-compute/IP/vitis_hls_projects/grayscaler.vhlsprj/grayscaler/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s grayscaler/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file grayscaler/solution1/impl/export.zip
Command   export_design done; 18.79 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.85 seconds. CPU system time: 4.03 seconds. Elapsed time: 18.79 seconds; current allocated memory: 114.914 MB.
Command ap_source done; 20.81 sec.
Execute cleanup_all 
