// Seed: 1311019224
module module_0;
  id_1(
      id_2, 1, -1'h0
  );
  wire id_3;
  assign module_2.id_14 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5
);
  assign id_0 = 1;
  wire id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2,
    output wire id_3,
    input uwire id_4,
    input tri0 void id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri1 id_9,
    id_21,
    output tri1 id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    output tri1 id_14,
    output supply1 id_15,
    output wor id_16,
    input wor id_17,
    input wor id_18,
    output tri0 id_19
);
  module_0 modCall_1 ();
endmodule
