[INF:CM0023] Creating log file ../../build/tests/Attributes/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<385> s<384> l<1>
n<> u<1> t<Module_keyword> p<28> s<2> l<1>
n<bar> u<2> t<StringConst> p<28> s<27> l<1>
n<clk> u<3> t<StringConst> p<6> s<5> l<1>
n<> u<4> t<Constant_bit_select> p<5> l<1>
n<> u<5> t<Constant_select> p<6> c<4> l<1>
n<> u<6> t<Port_reference> p<7> c<3> l<1>
n<> u<7> t<Port_expression> p<8> c<6> l<1>
n<> u<8> t<Port> p<27> c<7> s<14> l<1>
n<rst> u<9> t<StringConst> p<12> s<11> l<1>
n<> u<10> t<Constant_bit_select> p<11> l<1>
n<> u<11> t<Constant_select> p<12> c<10> l<1>
n<> u<12> t<Port_reference> p<13> c<9> l<1>
n<> u<13> t<Port_expression> p<14> c<12> l<1>
n<> u<14> t<Port> p<27> c<13> s<20> l<1>
n<inp> u<15> t<StringConst> p<18> s<17> l<1>
n<> u<16> t<Constant_bit_select> p<17> l<1>
n<> u<17> t<Constant_select> p<18> c<16> l<1>
n<> u<18> t<Port_reference> p<19> c<15> l<1>
n<> u<19> t<Port_expression> p<20> c<18> l<1>
n<> u<20> t<Port> p<27> c<19> s<26> l<1>
n<out> u<21> t<StringConst> p<24> s<23> l<1>
n<> u<22> t<Constant_bit_select> p<23> l<1>
n<> u<23> t<Constant_select> p<24> c<22> l<1>
n<> u<24> t<Port_reference> p<25> c<21> l<1>
n<> u<25> t<Port_expression> p<26> c<24> l<1>
n<> u<26> t<Port> p<27> c<25> l<1>
n<> u<27> t<List_of_ports> p<28> c<8> l<1>
n<> u<28> t<Module_nonansi_header> p<117> c<1> s<36> l<1>
n<> u<29> t<NetType_Wire> p<31> s<30> l<2>
n<> u<30> t<Data_type_or_implicit> p<31> l<2>
n<> u<31> t<Net_port_type> p<34> c<29> s<33> l<2>
n<clk> u<32> t<StringConst> p<33> l<2>
n<> u<33> t<List_of_port_identifiers> p<34> c<32> l<2>
n<> u<34> t<Input_declaration> p<35> c<31> l<2>
n<> u<35> t<Port_declaration> p<36> c<34> l<2>
n<> u<36> t<Module_item> p<117> c<35> s<44> l<2>
n<> u<37> t<NetType_Wire> p<39> s<38> l<3>
n<> u<38> t<Data_type_or_implicit> p<39> l<3>
n<> u<39> t<Net_port_type> p<42> c<37> s<41> l<3>
n<rst> u<40> t<StringConst> p<41> l<3>
n<> u<41> t<List_of_port_identifiers> p<42> c<40> l<3>
n<> u<42> t<Input_declaration> p<43> c<39> l<3>
n<> u<43> t<Port_declaration> p<44> c<42> l<3>
n<> u<44> t<Module_item> p<117> c<43> s<52> l<3>
n<> u<45> t<NetType_Wire> p<47> s<46> l<4>
n<> u<46> t<Data_type_or_implicit> p<47> l<4>
n<> u<47> t<Net_port_type> p<50> c<45> s<49> l<4>
n<inp> u<48> t<StringConst> p<49> l<4>
n<> u<49> t<List_of_port_identifiers> p<50> c<48> l<4>
n<> u<50> t<Input_declaration> p<51> c<47> l<4>
n<> u<51> t<Port_declaration> p<52> c<50> l<4>
n<> u<52> t<Module_item> p<117> c<51> s<61> l<4>
n<> u<53> t<IntVec_TypeReg> p<54> l<5>
n<> u<54> t<Data_type> p<55> c<53> l<5>
n<> u<55> t<Data_type_or_implicit> p<56> c<54> l<5>
n<> u<56> t<Net_port_type> p<59> c<55> s<58> l<5>
n<out> u<57> t<StringConst> p<58> l<5>
n<> u<58> t<List_of_port_identifiers> p<59> c<57> l<5>
n<> u<59> t<Output_declaration> p<60> c<56> l<5>
n<> u<60> t<Port_declaration> p<61> c<59> l<5>
n<> u<61> t<Module_item> p<117> c<60> s<116> l<5>
n<> u<62> t<AlwaysKeywd_Always> p<112> s<111> l<7>
n<> u<63> t<Edge_Posedge> p<68> s<67> l<7>
n<clk> u<64> t<StringConst> p<65> l<7>
n<> u<65> t<Primary_literal> p<66> c<64> l<7>
n<> u<66> t<Primary> p<67> c<65> l<7>
n<> u<67> t<Expression> p<68> c<66> l<7>
n<> u<68> t<Event_expression> p<69> c<63> l<7>
n<> u<69> t<Event_control> p<70> c<68> l<7>
n<> u<70> t<Procedural_timing_control> p<109> c<69> s<108> l<7>
n<rst> u<71> t<StringConst> p<72> l<8>
n<> u<72> t<Primary_literal> p<73> c<71> l<8>
n<> u<73> t<Primary> p<74> c<72> l<8>
n<> u<74> t<Expression> p<75> c<73> l<8>
n<> u<75> t<Expression_or_cond_pattern> p<76> c<74> l<8>
n<> u<76> t<Cond_predicate> p<105> c<75> s<89> l<8>
n<out> u<77> t<StringConst> p<78> l<8>
n<> u<78> t<Hierarchical_identifier> p<81> c<77> s<80> l<8>
n<> u<79> t<Bit_select> p<80> l<8>
n<> u<80> t<Select> p<81> c<79> l<8>
n<> u<81> t<Variable_lvalue> p<86> c<78> s<85> l<8>
n<1'd0> u<82> t<IntConst> p<83> l<8>
n<> u<83> t<Primary_literal> p<84> c<82> l<8>
n<> u<84> t<Primary> p<85> c<83> l<8>
n<> u<85> t<Expression> p<86> c<84> l<8>
n<> u<86> t<Nonblocking_assignment> p<87> c<81> l<8>
n<> u<87> t<Statement_item> p<88> c<86> l<8>
n<> u<88> t<Statement> p<89> c<87> l<8>
n<> u<89> t<Statement_or_null> p<105> c<88> s<104> l<8>
n<out> u<90> t<StringConst> p<91> l<9>
n<> u<91> t<Hierarchical_identifier> p<94> c<90> s<93> l<9>
n<> u<92> t<Bit_select> p<93> l<9>
n<> u<93> t<Select> p<94> c<92> l<9>
n<> u<94> t<Variable_lvalue> p<101> c<91> s<100> l<9>
n<inp> u<95> t<StringConst> p<96> l<9>
n<> u<96> t<Primary_literal> p<97> c<95> l<9>
n<> u<97> t<Primary> p<98> c<96> l<9>
n<> u<98> t<Expression> p<100> c<97> l<9>
n<> u<99> t<Unary_Tilda> p<100> s<98> l<9>
n<> u<100> t<Expression> p<101> c<99> l<9>
n<> u<101> t<Nonblocking_assignment> p<102> c<94> l<9>
n<> u<102> t<Statement_item> p<103> c<101> l<9>
n<> u<103> t<Statement> p<104> c<102> l<9>
n<> u<104> t<Statement_or_null> p<105> c<103> l<9>
n<> u<105> t<Conditional_statement> p<106> c<76> l<8>
n<> u<106> t<Statement_item> p<107> c<105> l<8>
n<> u<107> t<Statement> p<108> c<106> l<8>
n<> u<108> t<Statement_or_null> p<109> c<107> l<8>
n<> u<109> t<Procedural_timing_control_statement> p<110> c<70> l<7>
n<> u<110> t<Statement_item> p<111> c<109> l<7>
n<> u<111> t<Statement> p<112> c<110> l<7>
n<> u<112> t<Always_construct> p<113> c<62> l<7>
n<> u<113> t<Module_common_item> p<114> c<112> l<7>
n<> u<114> t<Module_or_generate_item> p<115> c<113> l<7>
n<> u<115> t<Non_port_module_item> p<116> c<114> l<7>
n<> u<116> t<Module_item> p<117> c<115> l<7>
n<> u<117> t<Module_declaration> p<118> c<28> l<1>
n<> u<118> t<Description> p<384> c<117> s<383> l<1>
n<> u<119> t<Module_keyword> p<146> s<120> l<13>
n<foo> u<120> t<StringConst> p<146> s<145> l<13>
n<clk> u<121> t<StringConst> p<124> s<123> l<13>
n<> u<122> t<Constant_bit_select> p<123> l<13>
n<> u<123> t<Constant_select> p<124> c<122> l<13>
n<> u<124> t<Port_reference> p<125> c<121> l<13>
n<> u<125> t<Port_expression> p<126> c<124> l<13>
n<> u<126> t<Port> p<145> c<125> s<132> l<13>
n<rst> u<127> t<StringConst> p<130> s<129> l<13>
n<> u<128> t<Constant_bit_select> p<129> l<13>
n<> u<129> t<Constant_select> p<130> c<128> l<13>
n<> u<130> t<Port_reference> p<131> c<127> l<13>
n<> u<131> t<Port_expression> p<132> c<130> l<13>
n<> u<132> t<Port> p<145> c<131> s<138> l<13>
n<inp> u<133> t<StringConst> p<136> s<135> l<13>
n<> u<134> t<Constant_bit_select> p<135> l<13>
n<> u<135> t<Constant_select> p<136> c<134> l<13>
n<> u<136> t<Port_reference> p<137> c<133> l<13>
n<> u<137> t<Port_expression> p<138> c<136> l<13>
n<> u<138> t<Port> p<145> c<137> s<144> l<13>
n<out> u<139> t<StringConst> p<142> s<141> l<13>
n<> u<140> t<Constant_bit_select> p<141> l<13>
n<> u<141> t<Constant_select> p<142> c<140> l<13>
n<> u<142> t<Port_reference> p<143> c<139> l<13>
n<> u<143> t<Port_expression> p<144> c<142> l<13>
n<> u<144> t<Port> p<145> c<143> l<13>
n<> u<145> t<List_of_ports> p<146> c<126> l<13>
n<> u<146> t<Module_nonansi_header> p<382> c<119> s<154> l<13>
n<> u<147> t<NetType_Wire> p<149> s<148> l<14>
n<> u<148> t<Data_type_or_implicit> p<149> l<14>
n<> u<149> t<Net_port_type> p<152> c<147> s<151> l<14>
n<clk> u<150> t<StringConst> p<151> l<14>
n<> u<151> t<List_of_port_identifiers> p<152> c<150> l<14>
n<> u<152> t<Input_declaration> p<153> c<149> l<14>
n<> u<153> t<Port_declaration> p<154> c<152> l<14>
n<> u<154> t<Module_item> p<382> c<153> s<162> l<14>
n<> u<155> t<NetType_Wire> p<157> s<156> l<15>
n<> u<156> t<Data_type_or_implicit> p<157> l<15>
n<> u<157> t<Net_port_type> p<160> c<155> s<159> l<15>
n<rst> u<158> t<StringConst> p<159> l<15>
n<> u<159> t<List_of_port_identifiers> p<160> c<158> l<15>
n<> u<160> t<Input_declaration> p<161> c<157> l<15>
n<> u<161> t<Port_declaration> p<162> c<160> l<15>
n<> u<162> t<Module_item> p<382> c<161> s<170> l<15>
n<> u<163> t<NetType_Wire> p<165> s<164> l<16>
n<> u<164> t<Data_type_or_implicit> p<165> l<16>
n<> u<165> t<Net_port_type> p<168> c<163> s<167> l<16>
n<inp> u<166> t<StringConst> p<167> l<16>
n<> u<167> t<List_of_port_identifiers> p<168> c<166> l<16>
n<> u<168> t<Input_declaration> p<169> c<165> l<16>
n<> u<169> t<Port_declaration> p<170> c<168> l<16>
n<> u<170> t<Module_item> p<382> c<169> s<178> l<16>
n<> u<171> t<NetType_Wire> p<173> s<172> l<17>
n<> u<172> t<Data_type_or_implicit> p<173> l<17>
n<> u<173> t<Net_port_type> p<176> c<171> s<175> l<17>
n<out> u<174> t<StringConst> p<175> l<17>
n<> u<175> t<List_of_port_identifiers> p<176> c<174> l<17>
n<> u<176> t<Output_declaration> p<177> c<173> l<17>
n<> u<177> t<Port_declaration> p<178> c<176> l<17>
n<> u<178> t<Module_item> p<382> c<177> s<223> l<17>
n<bar> u<179> t<StringConst> p<220> s<219> l<19>
n<bar_instance> u<180> t<StringConst> p<181> l<19>
n<> u<181> t<Name_of_instance> p<219> c<180> s<218> l<19>
n<clock_connected> u<182> t<StringConst> p<183> l<19>
n<> u<183> t<Attr_name> p<188> c<182> s<187> l<19>
n<> u<184> t<Number_1Tickb1> p<185> l<19>
n<> u<185> t<Primary_literal> p<186> c<184> l<19>
n<> u<186> t<Constant_primary> p<187> c<185> l<19>
n<> u<187> t<Constant_expression> p<188> c<186> l<19>
n<> u<188> t<Attr_spec> p<189> c<183> l<19>
n<> u<189> t<Attribute_instance> p<194> c<188> s<193> l<19>
n<clk> u<190> t<StringConst> p<191> l<19>
n<> u<191> t<Primary_literal> p<192> c<190> l<19>
n<> u<192> t<Primary> p<193> c<191> l<19>
n<> u<193> t<Expression> p<194> c<192> l<19>
n<> u<194> t<Ordered_port_connection> p<218> c<189> s<199> l<19>
n<rst> u<195> t<StringConst> p<196> l<19>
n<> u<196> t<Primary_literal> p<197> c<195> l<19>
n<> u<197> t<Primary> p<198> c<196> l<19>
n<> u<198> t<Expression> p<199> c<197> l<19>
n<> u<199> t<Ordered_port_connection> p<218> c<198> s<212> l<19>
n<this_is_the_input> u<200> t<StringConst> p<201> l<19>
n<> u<201> t<Attr_name> p<206> c<200> s<205> l<19>
n<"foo"> u<202> t<StringLiteral> p<203> l<19>
n<> u<203> t<Primary_literal> p<204> c<202> l<19>
n<> u<204> t<Constant_primary> p<205> c<203> l<19>
n<> u<205> t<Constant_expression> p<206> c<204> l<19>
n<> u<206> t<Attr_spec> p<207> c<201> l<19>
n<> u<207> t<Attribute_instance> p<212> c<206> s<211> l<19>
n<inp> u<208> t<StringConst> p<209> l<19>
n<> u<209> t<Primary_literal> p<210> c<208> l<19>
n<> u<210> t<Primary> p<211> c<209> l<19>
n<> u<211> t<Expression> p<212> c<210> l<19>
n<> u<212> t<Ordered_port_connection> p<218> c<207> s<217> l<19>
n<out> u<213> t<StringConst> p<214> l<19>
n<> u<214> t<Primary_literal> p<215> c<213> l<19>
n<> u<215> t<Primary> p<216> c<214> l<19>
n<> u<216> t<Expression> p<217> c<215> l<19>
n<> u<217> t<Ordered_port_connection> p<218> c<216> l<19>
n<> u<218> t<List_of_port_connections> p<219> c<194> l<19>
n<> u<219> t<Hierarchical_instance> p<220> c<181> l<19>
n<> u<220> t<Module_instantiation> p<221> c<179> l<19>
n<> u<221> t<Module_or_generate_item> p<222> c<220> l<19>
n<> u<222> t<Non_port_module_item> p<223> c<221> l<19>
n<> u<223> t<Module_item> p<382> c<222> s<253> l<19>
n<blah> u<224> t<StringConst> p<225> l<22>
n<> u<225> t<Ps_or_hierarchical_identifier> p<228> c<224> s<227> l<22>
n<> u<226> t<Constant_bit_select> p<227> l<22>
n<> u<227> t<Constant_select> p<228> c<226> l<22>
n<> u<228> t<Net_lvalue> p<247> c<225> s<246> l<22>
n<pieces0> u<229> t<StringConst> p<230> l<22>
n<> u<230> t<Primary_literal> p<231> c<229> l<22>
n<> u<231> t<Primary> p<232> c<230> l<22>
n<> u<232> t<Expression> p<246> c<231> s<245> l<22>
n<src> u<233> t<StringConst> p<234> l<22>
n<> u<234> t<Attr_name> p<239> c<233> s<238> l<22>
n<"attacks-qbb.py:34"> u<235> t<StringLiteral> p<236> l<22>
n<> u<236> t<Primary_literal> p<237> c<235> l<22>
n<> u<237> t<Constant_primary> p<238> c<236> l<22>
n<> u<238> t<Constant_expression> p<239> c<237> l<22>
n<> u<239> t<Attr_spec> p<240> c<234> l<22>
n<> u<240> t<Attribute_instance> p<246> c<239> s<244> l<22>
n<b> u<241> t<StringConst> p<242> l<22>
n<> u<242> t<Primary_literal> p<243> c<241> l<22>
n<> u<243> t<Primary> p<244> c<242> l<22>
n<> u<244> t<Expression> p<246> c<243> l<22>
n<> u<245> t<BinOp_BitwAnd> p<246> s<240> l<22>
n<> u<246> t<Expression> p<247> c<232> l<22>
n<> u<247> t<Net_assignment> p<248> c<228> l<22>
n<> u<248> t<List_of_net_assignments> p<249> c<247> l<22>
n<> u<249> t<Continuous_assign> p<250> c<248> l<22>
n<> u<250> t<Module_common_item> p<251> c<249> l<22>
n<> u<251> t<Module_or_generate_item> p<252> c<250> l<22>
n<> u<252> t<Non_port_module_item> p<253> c<251> l<22>
n<> u<253> t<Module_item> p<382> c<252> s<283> l<22>
n<$37 > u<254> t<StringConst> p<255> l<24>
n<> u<255> t<Ps_or_hierarchical_identifier> p<258> c<254> s<257> l<24>
n<> u<256> t<Constant_bit_select> p<257> l<24>
n<> u<257> t<Constant_select> p<258> c<256> l<24>
n<> u<258> t<Net_lvalue> p<277> c<255> s<276> l<24>
n<empty2> u<259> t<StringConst> p<260> l<24>
n<> u<260> t<Primary_literal> p<261> c<259> l<24>
n<> u<261> t<Primary> p<262> c<260> l<24>
n<> u<262> t<Expression> p<276> c<261> s<275> l<24>
n<src> u<263> t<StringConst> p<264> l<24>
n<> u<264> t<Attr_name> p<269> c<263> s<268> l<24>
n<"attacks-qbb.py:38"> u<265> t<StringLiteral> p<266> l<24>
n<> u<266> t<Primary_literal> p<267> c<265> l<24>
n<> u<267> t<Constant_primary> p<268> c<266> l<24>
n<> u<268> t<Constant_expression> p<269> c<267> l<24>
n<> u<269> t<Attr_spec> p<270> c<264> l<24>
n<> u<270> t<Attribute_instance> p<276> c<269> s<274> l<24>
n<4'h9> u<271> t<IntConst> p<272> l<24>
n<> u<272> t<Primary_literal> p<273> c<271> l<24>
n<> u<273> t<Primary> p<274> c<272> l<24>
n<> u<274> t<Expression> p<276> c<273> l<24>
n<> u<275> t<BinOp_ArithShiftLeft> p<276> s<270> l<24>
n<> u<276> t<Expression> p<277> c<262> l<24>
n<> u<277> t<Net_assignment> p<278> c<258> l<24>
n<> u<278> t<List_of_net_assignments> p<279> c<277> l<24>
n<> u<279> t<Continuous_assign> p<280> c<278> l<24>
n<> u<280> t<Module_common_item> p<281> c<279> l<24>
n<> u<281> t<Module_or_generate_item> p<282> c<280> l<24>
n<> u<282> t<Non_port_module_item> p<283> c<281> l<24>
n<> u<283> t<Module_item> p<382> c<282> s<381> l<24>
n<> u<284> t<Statement_or_null> p<373> s<371> l<26>
n<full_case> u<285> t<StringConst> p<286> l<27>
n<> u<286> t<Attr_name> p<291> c<285> s<290> l<27>
n<1> u<287> t<IntConst> p<288> l<27>
n<> u<288> t<Primary_literal> p<289> c<287> l<27>
n<> u<289> t<Constant_primary> p<290> c<288> l<27>
n<> u<290> t<Constant_expression> p<291> c<289> l<27>
n<> u<291> t<Attr_spec> p<292> c<286> l<27>
n<> u<292> t<Attribute_instance> p<370> c<291> s<300> l<27>
n<parallel_case> u<293> t<StringConst> p<294> l<28>
n<> u<294> t<Attr_name> p<299> c<293> s<298> l<28>
n<1> u<295> t<IntConst> p<296> l<28>
n<> u<296> t<Primary_literal> p<297> c<295> l<28>
n<> u<297> t<Constant_primary> p<298> c<296> l<28>
n<> u<298> t<Constant_expression> p<299> c<297> l<28>
n<> u<299> t<Attr_spec> p<300> c<294> l<28>
n<> u<300> t<Attribute_instance> p<370> c<299> s<369> l<28>
n<> u<301> t<Case> p<302> l<29>
n<> u<302> t<Case_keyword> p<368> c<301> s<306> l<29>
n<a> u<303> t<StringConst> p<304> l<29>
n<> u<304> t<Primary_literal> p<305> c<303> l<29>
n<> u<305> t<Primary> p<306> c<304> l<29>
n<> u<306> t<Expression> p<368> c<305> s<326> l<29>
n<2'b00> u<307> t<IntConst> p<308> l<30>
n<> u<308> t<Primary_literal> p<309> c<307> l<30>
n<> u<309> t<Primary> p<310> c<308> l<30>
n<> u<310> t<Expression> p<326> c<309> s<325> l<30>
n<b> u<311> t<StringConst> p<312> l<31>
n<> u<312> t<Hierarchical_identifier> p<315> c<311> s<314> l<31>
n<> u<313> t<Bit_select> p<314> l<31>
n<> u<314> t<Select> p<315> c<313> l<31>
n<> u<315> t<Variable_lvalue> p<321> c<312> s<316> l<31>
n<> u<316> t<AssignOp_Assign> p<321> s<320> l<31>
n<0> u<317> t<IntConst> p<318> l<31>
n<> u<318> t<Primary_literal> p<319> c<317> l<31>
n<> u<319> t<Primary> p<320> c<318> l<31>
n<> u<320> t<Expression> p<321> c<319> l<31>
n<> u<321> t<Operator_assignment> p<322> c<315> l<31>
n<> u<322> t<Blocking_assignment> p<323> c<321> l<31>
n<> u<323> t<Statement_item> p<324> c<322> l<31>
n<> u<324> t<Statement> p<325> c<323> l<31>
n<> u<325> t<Statement_or_null> p<326> c<324> l<31>
n<> u<326> t<Case_item> p<368> c<310> s<350> l<30>
n<2'b01> u<327> t<IntConst> p<328> l<32>
n<> u<328> t<Primary_literal> p<329> c<327> l<32>
n<> u<329> t<Primary> p<330> c<328> l<32>
n<> u<330> t<Expression> p<350> c<329> s<334> l<32>
n<2'b10> u<331> t<IntConst> p<332> l<32>
n<> u<332> t<Primary_literal> p<333> c<331> l<32>
n<> u<333> t<Primary> p<334> c<332> l<32>
n<> u<334> t<Expression> p<350> c<333> s<349> l<32>
n<b> u<335> t<StringConst> p<336> l<33>
n<> u<336> t<Hierarchical_identifier> p<339> c<335> s<338> l<33>
n<> u<337> t<Bit_select> p<338> l<33>
n<> u<338> t<Select> p<339> c<337> l<33>
n<> u<339> t<Variable_lvalue> p<345> c<336> s<340> l<33>
n<> u<340> t<AssignOp_Assign> p<345> s<344> l<33>
n<1> u<341> t<IntConst> p<342> l<33>
n<> u<342> t<Primary_literal> p<343> c<341> l<33>
n<> u<343> t<Primary> p<344> c<342> l<33>
n<> u<344> t<Expression> p<345> c<343> l<33>
n<> u<345> t<Operator_assignment> p<346> c<339> l<33>
n<> u<346> t<Blocking_assignment> p<347> c<345> l<33>
n<> u<347> t<Statement_item> p<348> c<346> l<33>
n<> u<348> t<Statement> p<349> c<347> l<33>
n<> u<349> t<Statement_or_null> p<350> c<348> l<33>
n<> u<350> t<Case_item> p<368> c<330> s<366> l<32>
n<b> u<351> t<StringConst> p<352> l<35>
n<> u<352> t<Hierarchical_identifier> p<355> c<351> s<354> l<35>
n<> u<353> t<Bit_select> p<354> l<35>
n<> u<354> t<Select> p<355> c<353> l<35>
n<> u<355> t<Variable_lvalue> p<361> c<352> s<356> l<35>
n<> u<356> t<AssignOp_Assign> p<361> s<360> l<35>
n<0> u<357> t<IntConst> p<358> l<35>
n<> u<358> t<Primary_literal> p<359> c<357> l<35>
n<> u<359> t<Primary> p<360> c<358> l<35>
n<> u<360> t<Expression> p<361> c<359> l<35>
n<> u<361> t<Operator_assignment> p<362> c<355> l<35>
n<> u<362> t<Blocking_assignment> p<363> c<361> l<35>
n<> u<363> t<Statement_item> p<364> c<362> l<35>
n<> u<364> t<Statement> p<365> c<363> l<35>
n<> u<365> t<Statement_or_null> p<366> c<364> l<35>
n<> u<366> t<Case_item> p<368> c<365> s<367> l<34>
n<> u<367> t<Endcase> p<368> l<36>
n<> u<368> t<Case_statement> p<369> c<302> l<29>
n<> u<369> t<Statement_item> p<370> c<368> l<29>
n<> u<370> t<Statement> p<371> c<292> l<27>
n<> u<371> t<Statement_or_null> p<373> c<370> s<372> l<27>
n<> u<372> t<End> p<373> l<37>
n<> u<373> t<Seq_block> p<374> c<284> l<26>
n<> u<374> t<Statement_item> p<375> c<373> l<26>
n<> u<375> t<Statement> p<376> c<374> l<26>
n<> u<376> t<Statement_or_null> p<377> c<375> l<26>
n<> u<377> t<Initial_construct> p<378> c<376> l<26>
n<> u<378> t<Module_common_item> p<379> c<377> l<26>
n<> u<379> t<Module_or_generate_item> p<380> c<378> l<26>
n<> u<380> t<Non_port_module_item> p<381> c<379> l<26>
n<> u<381> t<Module_item> p<382> c<380> l<26>
n<> u<382> t<Module_declaration> p<383> c<146> l<13>
n<> u<383> t<Description> p<384> c<382> l<13>
n<> u<384> t<Source_text> p<385> c<118> l<1>
n<> u<385> t<Top_level_rule> l<1>
LIB:  work
FILE: test_attributes.sv
n<> u<0> t<Null_rule> p<200> s<199> l<2>
n<myPackageAttribute1> u<1> t<StringConst> p<2> l<2>
n<> u<2> t<Attr_name> p<3> c<1> l<2>
n<> u<3> t<Attr_spec> p<4> c<2> l<2>
n<> u<4> t<Attribute_instance> p<7> c<3> s<5> l<2>
n<myPackage> u<5> t<StringConst> p<7> s<6> l<3>
n<> u<6> t<Endpackage> p<7> l<4>
n<> u<7> t<Package_declaration> p<8> c<4> l<2>
n<> u<8> t<Description> p<199> c<7> s<134> l<2>
n<attribute_udp> u<9> t<StringConst> p<10> l<7>
n<> u<10> t<Attr_name> p<11> c<9> l<7>
n<> u<11> t<Attr_spec> p<12> c<10> l<7>
n<> u<12> t<Attribute_instance> p<19> c<11> s<13> l<7>
n<multiplexer> u<13> t<StringConst> p<19> s<18> l<7>
n<mux> u<14> t<StringConst> p<18> s<15> l<7>
n<control> u<15> t<StringConst> p<18> s<16> l<7>
n<dataA> u<16> t<StringConst> p<18> s<17> l<7>
n<dataB> u<17> t<StringConst> p<18> l<7>
n<> u<18> t<Udp_port_list> p<19> c<14> l<7>
n<> u<19> t<Udp_nonansi_declaration> p<133> c<12> s<22> l<7>
n<mux> u<20> t<StringConst> p<21> l<8>
n<> u<21> t<Udp_output_declaration> p<22> c<20> l<8>
n<> u<22> t<Udp_port_declaration> p<133> c<21> s<28> l<8>
n<control> u<23> t<StringConst> p<26> s<24> l<9>
n<dataA> u<24> t<StringConst> p<26> s<25> l<9>
n<dataB> u<25> t<StringConst> p<26> l<9>
n<> u<26> t<Identifier_list> p<27> c<23> l<9>
n<> u<27> t<Udp_input_declaration> p<28> c<26> l<9>
n<> u<28> t<Udp_port_declaration> p<133> c<27> s<131> l<9>
n<010> u<29> t<IntConst> p<30> l<12>
n<> u<30> t<Level_symbol> p<31> c<29> l<12>
n<> u<31> t<Level_input_list> p<34> c<30> s<33> l<12>
n<1> u<32> t<IntConst> p<33> l<12>
n<> u<33> t<Output_symbol> p<34> c<32> l<12>
n<> u<34> t<Combinational_entry> p<130> c<31> s<40> l<12>
n<011> u<35> t<IntConst> p<36> l<13>
n<> u<36> t<Level_symbol> p<37> c<35> l<13>
n<> u<37> t<Level_input_list> p<40> c<36> s<39> l<13>
n<1> u<38> t<IntConst> p<39> l<13>
n<> u<39> t<Output_symbol> p<40> c<38> l<13>
n<> u<40> t<Combinational_entry> p<130> c<37> s<48> l<13>
n<01> u<41> t<IntConst> p<42> l<14>
n<> u<42> t<Level_symbol> p<45> c<41> s<44> l<14>
n<x> u<43> t<StringConst> p<44> l<14>
n<> u<44> t<Level_symbol> p<45> c<43> l<14>
n<> u<45> t<Level_input_list> p<48> c<42> s<47> l<14>
n<1> u<46> t<IntConst> p<47> l<14>
n<> u<47> t<Output_symbol> p<48> c<46> l<14>
n<> u<48> t<Combinational_entry> p<130> c<45> s<54> l<14>
n<000> u<49> t<IntConst> p<50> l<15>
n<> u<50> t<Level_symbol> p<51> c<49> l<15>
n<> u<51> t<Level_input_list> p<54> c<50> s<53> l<15>
n<0> u<52> t<IntConst> p<53> l<15>
n<> u<53> t<Output_symbol> p<54> c<52> l<15>
n<> u<54> t<Combinational_entry> p<130> c<51> s<60> l<15>
n<001> u<55> t<IntConst> p<56> l<16>
n<> u<56> t<Level_symbol> p<57> c<55> l<16>
n<> u<57> t<Level_input_list> p<60> c<56> s<59> l<16>
n<0> u<58> t<IntConst> p<59> l<16>
n<> u<59> t<Output_symbol> p<60> c<58> l<16>
n<> u<60> t<Combinational_entry> p<130> c<57> s<68> l<16>
n<00> u<61> t<IntConst> p<62> l<17>
n<> u<62> t<Level_symbol> p<65> c<61> s<64> l<17>
n<x> u<63> t<StringConst> p<64> l<17>
n<> u<64> t<Level_symbol> p<65> c<63> l<17>
n<> u<65> t<Level_input_list> p<68> c<62> s<67> l<17>
n<0> u<66> t<IntConst> p<67> l<17>
n<> u<67> t<Output_symbol> p<68> c<66> l<17>
n<> u<68> t<Combinational_entry> p<130> c<65> s<74> l<17>
n<101> u<69> t<IntConst> p<70> l<18>
n<> u<70> t<Level_symbol> p<71> c<69> l<18>
n<> u<71> t<Level_input_list> p<74> c<70> s<73> l<18>
n<1> u<72> t<IntConst> p<73> l<18>
n<> u<73> t<Output_symbol> p<74> c<72> l<18>
n<> u<74> t<Combinational_entry> p<130> c<71> s<80> l<18>
n<111> u<75> t<IntConst> p<76> l<19>
n<> u<76> t<Level_symbol> p<77> c<75> l<19>
n<> u<77> t<Level_input_list> p<80> c<76> s<79> l<19>
n<1> u<78> t<IntConst> p<79> l<19>
n<> u<79> t<Output_symbol> p<80> c<78> l<19>
n<> u<80> t<Combinational_entry> p<130> c<77> s<90> l<19>
n<1> u<81> t<IntConst> p<82> l<20>
n<> u<82> t<Level_symbol> p<87> c<81> s<84> l<20>
n<x> u<83> t<StringConst> p<84> l<20>
n<> u<84> t<Level_symbol> p<87> c<83> s<86> l<20>
n<1> u<85> t<IntConst> p<86> l<20>
n<> u<86> t<Level_symbol> p<87> c<85> l<20>
n<> u<87> t<Level_input_list> p<90> c<82> s<89> l<20>
n<1> u<88> t<IntConst> p<89> l<20>
n<> u<89> t<Output_symbol> p<90> c<88> l<20>
n<> u<90> t<Combinational_entry> p<130> c<87> s<96> l<20>
n<100> u<91> t<IntConst> p<92> l<21>
n<> u<92> t<Level_symbol> p<93> c<91> l<21>
n<> u<93> t<Level_input_list> p<96> c<92> s<95> l<21>
n<0> u<94> t<IntConst> p<95> l<21>
n<> u<95> t<Output_symbol> p<96> c<94> l<21>
n<> u<96> t<Combinational_entry> p<130> c<93> s<102> l<21>
n<110> u<97> t<IntConst> p<98> l<22>
n<> u<98> t<Level_symbol> p<99> c<97> l<22>
n<> u<99> t<Level_input_list> p<102> c<98> s<101> l<22>
n<0> u<100> t<IntConst> p<101> l<22>
n<> u<101> t<Output_symbol> p<102> c<100> l<22>
n<> u<102> t<Combinational_entry> p<130> c<99> s<112> l<22>
n<1> u<103> t<IntConst> p<104> l<23>
n<> u<104> t<Level_symbol> p<109> c<103> s<106> l<23>
n<x> u<105> t<StringConst> p<106> l<23>
n<> u<106> t<Level_symbol> p<109> c<105> s<108> l<23>
n<0> u<107> t<IntConst> p<108> l<23>
n<> u<108> t<Level_symbol> p<109> c<107> l<23>
n<> u<109> t<Level_input_list> p<112> c<104> s<111> l<23>
n<0> u<110> t<IntConst> p<111> l<23>
n<> u<111> t<Output_symbol> p<112> c<110> l<23>
n<> u<112> t<Combinational_entry> p<130> c<109> s<120> l<23>
n<x> u<113> t<StringConst> p<114> l<24>
n<> u<114> t<Level_symbol> p<117> c<113> s<116> l<24>
n<00> u<115> t<IntConst> p<116> l<24>
n<> u<116> t<Level_symbol> p<117> c<115> l<24>
n<> u<117> t<Level_input_list> p<120> c<114> s<119> l<24>
n<0> u<118> t<IntConst> p<119> l<24>
n<> u<119> t<Output_symbol> p<120> c<118> l<24>
n<> u<120> t<Combinational_entry> p<130> c<117> s<128> l<24>
n<x> u<121> t<StringConst> p<122> l<25>
n<> u<122> t<Level_symbol> p<125> c<121> s<124> l<25>
n<11> u<123> t<IntConst> p<124> l<25>
n<> u<124> t<Level_symbol> p<125> c<123> l<25>
n<> u<125> t<Level_input_list> p<128> c<122> s<127> l<25>
n<1> u<126> t<IntConst> p<127> l<25>
n<> u<127> t<Output_symbol> p<128> c<126> l<25>
n<> u<128> t<Combinational_entry> p<130> c<125> s<129> l<25>
n<> u<129> t<Endtable> p<130> l<26>
n<> u<130> t<Combinational_body> p<131> c<34> l<10>
n<> u<131> t<Udp_body> p<133> c<130> s<132> l<10>
n<> u<132> t<Endprimitive> p<133> l<27>
n<> u<133> t<Udp_declaration> p<134> c<19> l<7>
n<> u<134> t<Description> p<199> c<133> s<152> l<7>
n<mymoduleTop> u<135> t<StringConst> p<136> l<31>
n<> u<136> t<Attr_name> p<137> c<135> l<31>
n<> u<137> t<Attr_spec> p<138> c<136> l<31>
n<> u<138> t<Attribute_instance> p<141> c<137> s<139> l<31>
n<> u<139> t<Module_keyword> p<141> s<140> l<32>
n<top> u<140> t<StringConst> p<141> l<32>
n<> u<141> t<Module_ansi_header> p<151> c<138> s<150> l<31>
n<mymoduleTop2> u<142> t<StringConst> p<143> l<34>
n<> u<143> t<Attr_name> p<144> c<142> l<34>
n<> u<144> t<Attr_spec> p<145> c<143> l<34>
n<> u<145> t<Attribute_instance> p<148> c<144> s<146> l<34>
n<> u<146> t<Module_keyword> p<148> s<147> l<35>
n<top2> u<147> t<StringConst> p<148> l<35>
n<> u<148> t<Module_ansi_header> p<149> c<145> l<34>
n<> u<149> t<Module_declaration> p<150> c<148> l<34>
n<> u<150> t<Non_port_module_item> p<151> c<149> l<34>
n<> u<151> t<Module_declaration> p<152> c<141> l<31>
n<> u<152> t<Description> p<199> c<151> s<170> l<31>
n<class_attribute> u<153> t<StringConst> p<154> l<42>
n<> u<154> t<Attr_name> p<155> c<153> l<42>
n<> u<155> t<Attr_spec> p<156> c<154> l<42>
n<> u<156> t<Attribute_instance> p<170> c<155> s<169> l<42>
n<toto> u<157> t<StringConst> p<167> s<165> l<42>
n<class_attribute2> u<158> t<StringConst> p<159> l<45>
n<> u<159> t<Attr_name> p<160> c<158> l<45>
n<> u<160> t<Attr_spec> p<161> c<159> l<45>
n<> u<161> t<Attribute_instance> p<165> c<160> s<164> l<45>
n<tata> u<162> t<StringConst> p<164> s<163> l<45>
n<> u<163> t<Endclass> p<164> l<46>
n<> u<164> t<Class_declaration> p<165> c<162> l<45>
n<> u<165> t<Class_item> p<167> c<161> s<166> l<45>
n<> u<166> t<Endclass> p<167> l<49>
n<> u<167> t<Class_declaration> p<168> c<157> l<42>
n<> u<168> t<Package_or_generate_item_declaration> p<169> c<167> l<42>
n<> u<169> t<Package_item> p<170> c<168> l<42>
n<> u<170> t<Description> p<199> c<156> s<173> l<42>
n<> u<171> t<Package_or_generate_item_declaration> p<172> l<49>
n<> u<172> t<Package_item> p<173> c<171> l<49>
n<> u<173> t<Description> p<199> c<172> s<198> l<49>
n<test_interface> u<174> t<StringConst> p<175> l<52>
n<> u<175> t<Attr_name> p<176> c<174> l<52>
n<> u<176> t<Attr_spec> p<177> c<175> l<52>
n<> u<177> t<Attribute_instance> p<180> c<176> s<179> l<52>
n<itf> u<178> t<StringConst> p<179> l<52>
n<> u<179> t<Interface_identifier> p<180> c<178> l<52>
n<> u<180> t<Interface_ansi_header> p<197> c<177> s<190> l<52>
n<test_interface2> u<181> t<StringConst> p<182> l<54>
n<> u<182> t<Attr_name> p<183> c<181> l<54>
n<> u<183> t<Attr_spec> p<184> c<182> l<54>
n<> u<184> t<Attribute_instance> p<187> c<183> s<186> l<54>
n<itf2> u<185> t<StringConst> p<186> l<54>
n<> u<186> t<Interface_identifier> p<187> c<185> l<54>
n<> u<187> t<Interface_ansi_header> p<189> c<184> s<188> l<54>
n<> u<188> t<Endinterface> p<189> l<55>
n<> u<189> t<Interface_declaration> p<190> c<187> l<54>
n<> u<190> t<Non_port_interface_item> p<197> c<189> s<195> l<54>
n<> u<191> t<Package_or_generate_item_declaration> p<192> l<55>
n<> u<192> t<Module_or_generate_item_declaration> p<193> c<191> l<55>
n<> u<193> t<Module_common_item> p<194> c<192> l<55>
n<> u<194> t<Interface_or_generate_item> p<195> c<193> l<55>
n<> u<195> t<Non_port_interface_item> p<197> c<194> s<196> l<55>
n<> u<196> t<Endinterface> p<197> l<57>
n<> u<197> t<Interface_declaration> p<198> c<180> l<52>
n<> u<198> t<Description> p<199> c<197> l<52>
n<> u<199> t<Source_text> p<200> c<8> l<2>
n<> u<200> t<Top_level_rule> l<2>
[WRN:PA0205] dut.sv:1: No timescale set for "bar".

[WRN:PA0205] dut.sv:13: No timescale set for "foo".

[WRN:PA0205] test_attributes.sv:2: No timescale set for "myPackage".

[WRN:PA0205] test_attributes.sv:7: No timescale set for "multiplexer".

[WRN:PA0205] test_attributes.sv:31: No timescale set for "top".

[WRN:PA0205] test_attributes.sv:34: No timescale set for "top2".

[WRN:PA0205] test_attributes.sv:52: No timescale set for "itf".

[WRN:PA0205] test_attributes.sv:54: No timescale set for "itf2".

[INF:CP0300] Compilation...

[INF:CP0301] test_attributes.sv:2: Compile package "myPackage".

[INF:CP0303] dut.sv:1: Compile module "work@bar".

[INF:CP0303] dut.sv:13: Compile module "work@foo".

[INF:CP0304] test_attributes.sv:52: Compile interface "work@itf".

[INF:CP0304] test_attributes.sv:54: Compile interface "work@itf2".

[INF:CP0305] test_attributes.sv:7: Compile udp "work@multiplexer".

[INF:CP0303] test_attributes.sv:31: Compile module "work@top".

[INF:CP0303] test_attributes.sv:34: Compile module "work@top::top2".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:CP0302] test_attributes.sv:42: Compile class "work@toto".

[INF:CP0302] test_attributes.sv:45: Compile class "work@toto::tata".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@foo".

[NTE:EL0503] test_attributes.sv:31: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

UHDM HTML COVERAGE REPORT: ../../build/tests/Attributes/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@foo)
|vpiName:work@foo
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@foo
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallPackages:
\_package: myPackage (myPackage::) test_attributes.sv:2: , parent:work@foo
  |vpiDefName:myPackage
  |vpiName:myPackage
  |vpiFullName:myPackage::
  |vpiAttribute:
  \_attribute: (myPackageAttribute1)
    |vpiName:myPackageAttribute1
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@foo
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@foo
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:1
      |vpiExpr:
      \_int_var: (work@mailbox::new::bound), line:6, parent:bound
        |vpiFullName:work@mailbox::new::bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@foo
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40
      |vpiTypespec:
      \_enum_typespec: (state), line:35
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35
          |vpiName:FINISHED
          |INT:0
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35
          |vpiName:KILLED
          |INT:4
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35
          |vpiName:RUNNING
          |INT:1
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35
          |vpiName:SUSPENDED
          |INT:3
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35
          |vpiName:WAITING
          |INT:2
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35, parent:state
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35, parent:state
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35, parent:state
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35, parent:state
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35, parent:state
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@foo
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@foo
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_int_var: (work@semaphore::new::keyCount), line:60, parent:keyCount
        |vpiFullName:work@semaphore::new::keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_int_var: (work@semaphore::put::keyCount), line:63, parent:keyCount
        |vpiFullName:work@semaphore::put::keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_int_var: (work@semaphore::get::keyCount), line:66, parent:keyCount
        |vpiFullName:work@semaphore::get::keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_int_var: (work@semaphore::try_get::keyCount), line:69, parent:keyCount
        |vpiFullName:work@semaphore::try_get::keyCount
|uhdmallClasses:
\_class_defn: (work@toto) test_attributes.sv:42: , parent:work@foo
  |vpiName:work@toto
  |vpiInternalScope:
  \_class_defn: (work@toto::tata) test_attributes.sv:45: , parent:work@toto
    |vpiName:tata
    |vpiFullName:work@toto::tata
    |vpiAttribute:
    \_attribute: (class_attribute2), parent:work@toto::tata
      |vpiName:class_attribute2
  |vpiAttribute:
  \_attribute: (class_attribute), parent:work@toto
    |vpiName:class_attribute
|uhdmallInterfaces:
\_interface: work@itf (work@itf) test_attributes.sv:52: , parent:work@foo
  |vpiDefName:work@itf
  |vpiFullName:work@itf
  |vpiAttribute:
  \_attribute: (test_interface)
    |vpiName:test_interface
|uhdmallInterfaces:
\_interface: work@itf2 (work@itf2) test_attributes.sv:54: , parent:work@foo
  |vpiDefName:work@itf2
  |vpiFullName:work@itf2
  |vpiAttribute:
  \_attribute: (test_interface2)
    |vpiName:test_interface2
|uhdmallUdps:
\_udp_defn: work@multiplexer, line:7, parent:work@foo
  |vpiDefName:work@multiplexer
  |vpiAttribute:
  \_attribute: (attribute_udp)
    |vpiName:attribute_udp
  |vpiIODecl:
  \_io_decl: (mux), line:7
    |vpiName:mux
    |vpiDirection:2
    |vpiExpr:
    \_logic_net: (work@multiplexer.mux), line:8
      |vpiName:mux
      |vpiFullName:work@multiplexer.mux
  |vpiIODecl:
  \_io_decl: (control), line:7
    |vpiName:control
    |vpiDirection:1
    |vpiExpr:
    \_logic_net: (work@multiplexer.control), line:9
      |vpiName:control
      |vpiFullName:work@multiplexer.control
  |vpiIODecl:
  \_io_decl: (dataA), line:7
    |vpiName:dataA
    |vpiDirection:1
    |vpiExpr:
    \_logic_net: (work@multiplexer.dataA), line:9
      |vpiName:dataA
      |vpiFullName:work@multiplexer.dataA
  |vpiIODecl:
  \_io_decl: (dataB), line:7
    |vpiName:dataB
    |vpiDirection:1
    |vpiExpr:
    \_logic_net: (work@multiplexer.dataB), line:9
      |vpiName:dataB
      |vpiFullName:work@multiplexer.dataB
  |vpiTableEntry:
  \_table_entry: , line:12
    |vpiSize:3
    |STRING:0 1 0 : 1
  |vpiTableEntry:
  \_table_entry: , line:13
    |vpiSize:3
    |STRING:0 1 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:14
    |vpiSize:3
    |STRING:0 1 x : 1
  |vpiTableEntry:
  \_table_entry: , line:15
    |vpiSize:3
    |STRING:0 0 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:16
    |vpiSize:3
    |STRING:0 0 1 : 0
  |vpiTableEntry:
  \_table_entry: , line:17
    |vpiSize:3
    |STRING:0 0 x : 0
  |vpiTableEntry:
  \_table_entry: , line:18
    |vpiSize:3
    |STRING:1 0 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:19
    |vpiSize:3
    |STRING:1 1 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:20
    |vpiSize:3
    |STRING:1 x 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:21
    |vpiSize:3
    |STRING:1 0 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:22
    |vpiSize:3
    |STRING:1 1 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:23
    |vpiSize:3
    |STRING:1 x 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:24
    |vpiSize:3
    |STRING:x 0 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:25
    |vpiSize:3
    |STRING:x 1 1 : 1
|uhdmallModules:
\_module: work@bar (work@bar) dut.sv:1: , parent:work@foo
  |vpiDefName:work@bar
  |vpiFullName:work@bar
  |vpiProcess:
  \_always: , line:7, parent:work@bar
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:7
      |vpiCondition:
      \_operation: , line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@bar.clk), line:7
          |vpiName:clk
          |vpiFullName:work@bar.clk
          |vpiActual:
          \_logic_net: (work@foo.bar_instance.clk), line:1, parent:work@foo.bar_instance
            |vpiName:clk
            |vpiFullName:work@foo.bar_instance.clk
            |vpiNetType:1
      |vpiStmt:
      \_if_else: , line:8
        |vpiCondition:
        \_ref_obj: (work@bar.rst), line:8
          |vpiName:rst
          |vpiFullName:work@bar.rst
          |vpiActual:
          \_logic_net: (work@foo.bar_instance.rst), line:1, parent:work@foo.bar_instance
            |vpiName:rst
            |vpiFullName:work@foo.bar_instance.rst
            |vpiNetType:1
        |vpiStmt:
        \_assignment: , line:8
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@bar.out), line:8
            |vpiName:out
            |vpiFullName:work@bar.out
            |vpiActual:
            \_logic_net: (work@foo.bar_instance.out), line:1, parent:work@foo.bar_instance
              |vpiName:out
              |vpiFullName:work@foo.bar_instance.out
              |vpiNetType:48
          |vpiRhs:
          \_constant: , line:8
            |vpiConstType:1
            |vpiDecompile:1'd0
            |vpiSize:1
            |DEC:0
        |vpiElseStmt:
        \_assignment: , line:9
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@bar.out), line:9
            |vpiName:out
            |vpiFullName:work@bar.out
            |vpiActual:
            \_logic_net: (work@foo.bar_instance.out), line:1, parent:work@foo.bar_instance
          |vpiRhs:
          \_operation: , line:9
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (work@bar.inp), line:9
              |vpiName:inp
              |vpiFullName:work@bar.inp
              |vpiActual:
              \_logic_net: (work@foo.bar_instance.inp), line:1, parent:work@foo.bar_instance
                |vpiName:inp
                |vpiFullName:work@foo.bar_instance.inp
                |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:1, parent:work@bar
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bar.clk), line:1, parent:work@bar
        |vpiName:clk
        |vpiFullName:work@bar.clk
        |vpiNetType:1
  |vpiPort:
  \_port: (rst), line:1, parent:work@bar
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bar.rst), line:1, parent:work@bar
        |vpiName:rst
        |vpiFullName:work@bar.rst
        |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:1, parent:work@bar
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bar.inp), line:1, parent:work@bar
        |vpiName:inp
        |vpiFullName:work@bar.inp
        |vpiNetType:1
  |vpiPort:
  \_port: (out), line:1, parent:work@bar
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bar.out), line:1, parent:work@bar
        |vpiName:out
        |vpiFullName:work@bar.out
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bar.clk), line:1, parent:work@bar
  |vpiNet:
  \_logic_net: (work@bar.rst), line:1, parent:work@bar
  |vpiNet:
  \_logic_net: (work@bar.inp), line:1, parent:work@bar
  |vpiNet:
  \_logic_net: (work@bar.out), line:1, parent:work@bar
|uhdmallModules:
\_module: work@foo (work@foo) dut.sv:13: , parent:work@foo
  |vpiDefName:work@foo
  |vpiFullName:work@foo
  |vpiProcess:
  \_initial: , parent:work@foo
    |vpiStmt:
    \_begin: (work@foo), line:26
      |vpiFullName:work@foo
      |vpiStmt:
      \_case_stmt: , line:29, parent:work@foo
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@foo.a), line:29, parent:work@foo
          |vpiName:a
          |vpiFullName:work@foo.a
        |vpiCaseItem:
        \_case_item: , line:30
          |vpiExpr:
          \_constant: , line:30
            |vpiConstType:3
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
          |vpiStmt:
          \_assignment: , line:31
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:31
              |vpiName:b
              |vpiFullName:work@foo.b
            |vpiRhs:
            \_constant: , line:31
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
        |vpiCaseItem:
        \_case_item: , line:32
          |vpiExpr:
          \_constant: , line:32
            |vpiConstType:3
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
          |vpiExpr:
          \_constant: , line:32
            |vpiConstType:3
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
          |vpiStmt:
          \_assignment: , line:33
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:33
              |vpiName:b
              |vpiFullName:work@foo.b
            |vpiRhs:
            \_constant: , line:33
              |vpiConstType:9
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
        |vpiCaseItem:
        \_case_item: , line:34
          |vpiStmt:
          \_assignment: , line:35
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:35
              |vpiName:b
              |vpiFullName:work@foo.b
            |vpiRhs:
            \_constant: , line:35
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
        |vpiAttribute:
        \_attribute: (full_case)
          |vpiName:full_case
          |UINT:1
        |vpiAttribute:
        \_attribute: (parallel_case)
          |vpiName:parallel_case
          |UINT:1
  |vpiPort:
  \_port: (clk), line:13, parent:work@foo
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.clk), line:13, parent:work@foo
        |vpiName:clk
        |vpiFullName:work@foo.clk
        |vpiNetType:1
  |vpiPort:
  \_port: (rst), line:13, parent:work@foo
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.rst), line:13, parent:work@foo
        |vpiName:rst
        |vpiFullName:work@foo.rst
        |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:13, parent:work@foo
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.inp), line:13, parent:work@foo
        |vpiName:inp
        |vpiFullName:work@foo.inp
        |vpiNetType:1
  |vpiPort:
  \_port: (out), line:13, parent:work@foo
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.out), line:13, parent:work@foo
        |vpiName:out
        |vpiFullName:work@foo.out
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:22, parent:work@foo
    |vpiRhs:
    \_operation: , line:22
      |vpiOpType:28
      |vpiAttribute:
      \_attribute: (src)
        |vpiName:src
        |STRING:attacks-qbb.py:34
      |vpiOperand:
      \_ref_obj: (work@foo.pieces0), line:22
        |vpiName:pieces0
        |vpiFullName:work@foo.pieces0
      |vpiOperand:
      \_ref_obj: (work@foo.b), line:22
        |vpiName:b
        |vpiFullName:work@foo.b
    |vpiLhs:
    \_ref_obj: (work@foo.blah), line:22
      |vpiName:blah
      |vpiFullName:work@foo.blah
  |vpiContAssign:
  \_cont_assign: , line:24, parent:work@foo
    |vpiRhs:
    \_operation: , line:24
      |vpiOpType:41
      |vpiAttribute:
      \_attribute: (src)
        |vpiName:src
        |STRING:attacks-qbb.py:38
      |vpiOperand:
      \_ref_obj: (work@foo.empty2), line:24
        |vpiName:empty2
        |vpiFullName:work@foo.empty2
      |vpiOperand:
      \_constant: , line:24
        |vpiConstType:5
        |vpiDecompile:4'h9
        |vpiSize:4
        |HEX:9
    |vpiLhs:
    \_ref_obj: (work@foo.$37 ), line:24
      |vpiName:$37 
      |vpiFullName:work@foo.$37 
  |vpiNet:
  \_logic_net: (work@foo.clk), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (work@foo.rst), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (work@foo.inp), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (work@foo.out), line:13, parent:work@foo
|uhdmallModules:
\_module: work@top (work@top) test_attributes.sv:31: , parent:work@foo
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiAttribute:
  \_attribute: (mymoduleTop)
    |vpiName:mymoduleTop
|uhdmallModules:
\_module: work@top::top2 (work@top::top2) test_attributes.sv:34: , parent:work@foo
  |vpiDefName:work@top::top2
  |vpiFullName:work@top::top2
  |vpiAttribute:
  \_attribute: (mymoduleTop2)
    |vpiName:mymoduleTop2
|uhdmtopModules:
\_module: work@foo (work@foo) dut.sv:13: 
  |vpiDefName:work@foo
  |vpiName:work@foo
  |vpiProcess:
  \_initial: , parent:work@foo
    |vpiStmt:
    \_begin: (work@foo), line:26
      |vpiFullName:work@foo
      |vpiStmt:
      \_case_stmt: , line:29, parent:work@foo
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@foo.a), line:29
          |vpiName:a
          |vpiFullName:work@foo.a
        |vpiCaseItem:
        \_case_item: , line:30
          |vpiExpr:
          \_constant: , line:30
            |vpiConstType:3
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
          |vpiStmt:
          \_assignment: , line:31
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:31
              |vpiName:b
              |vpiFullName:work@foo.b
            |vpiRhs:
            \_constant: , line:31
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
        |vpiCaseItem:
        \_case_item: , line:32
          |vpiExpr:
          \_constant: , line:32
            |vpiConstType:3
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
          |vpiExpr:
          \_constant: , line:32
            |vpiConstType:3
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
          |vpiStmt:
          \_assignment: , line:33
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:33
              |vpiName:b
              |vpiFullName:work@foo.b
            |vpiRhs:
            \_constant: , line:33
              |vpiConstType:9
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
        |vpiCaseItem:
        \_case_item: , line:34
          |vpiStmt:
          \_assignment: , line:35
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:35
              |vpiName:b
              |vpiFullName:work@foo.b
            |vpiRhs:
            \_constant: , line:35
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
        |vpiAttribute:
        \_attribute: (full_case)
          |vpiName:full_case
          |UINT:1
        |vpiAttribute:
        \_attribute: (parallel_case)
          |vpiName:parallel_case
          |UINT:1
  |vpiPort:
  \_port: (clk), line:13, parent:work@foo
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.clk), line:13, parent:work@foo
        |vpiName:clk
        |vpiFullName:work@foo.clk
        |vpiNetType:1
  |vpiPort:
  \_port: (rst), line:13, parent:work@foo
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.rst), line:13, parent:work@foo
        |vpiName:rst
        |vpiFullName:work@foo.rst
        |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:13, parent:work@foo
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.inp), line:13, parent:work@foo
        |vpiName:inp
        |vpiFullName:work@foo.inp
        |vpiNetType:1
  |vpiPort:
  \_port: (out), line:13, parent:work@foo
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.out), line:13, parent:work@foo
        |vpiName:out
        |vpiFullName:work@foo.out
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:22, parent:work@foo
    |vpiRhs:
    \_operation: , line:22
      |vpiOpType:28
      |vpiAttribute:
      \_attribute: (src)
        |vpiName:src
        |STRING:attacks-qbb.py:34
      |vpiOperand:
      \_ref_obj: (work@foo.pieces0), line:22
        |vpiName:pieces0
        |vpiFullName:work@foo.pieces0
      |vpiOperand:
      \_ref_obj: (work@foo.b), line:22
        |vpiName:b
        |vpiFullName:work@foo.b
    |vpiLhs:
    \_ref_obj: (work@foo.blah), line:22
      |vpiName:blah
      |vpiFullName:work@foo.blah
  |vpiContAssign:
  \_cont_assign: , line:24, parent:work@foo
    |vpiRhs:
    \_operation: , line:24
      |vpiOpType:41
      |vpiAttribute:
      \_attribute: (src)
        |vpiName:src
        |STRING:attacks-qbb.py:38
      |vpiOperand:
      \_ref_obj: (work@foo.empty2), line:24
        |vpiName:empty2
        |vpiFullName:work@foo.empty2
      |vpiOperand:
      \_constant: , line:24
        |vpiConstType:5
        |vpiDecompile:4'h9
        |vpiSize:4
        |HEX:9
    |vpiLhs:
    \_ref_obj: (work@foo.$37 ), line:24
      |vpiName:$37 
      |vpiFullName:work@foo.$37 
  |vpiModule:
  \_module: work@bar (work@foo.bar_instance) dut.sv:19: , parent:work@foo
    |vpiDefName:work@bar
    |vpiName:bar_instance
    |vpiFullName:work@foo.bar_instance
    |vpiProcess:
    \_always: , line:7, parent:work@foo.bar_instance
      |vpiAlwaysType:1
      |vpiStmt:
      \_event_control: , line:7
        |vpiCondition:
        \_operation: , line:7
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@foo.bar_instance.clk), line:7
            |vpiName:clk
            |vpiFullName:work@foo.bar_instance.clk
            |vpiActual:
            \_logic_net: (work@foo.bar_instance.clk), line:1, parent:work@foo.bar_instance
              |vpiName:clk
              |vpiFullName:work@foo.bar_instance.clk
              |vpiNetType:1
        |vpiStmt:
        \_if_else: , line:8
          |vpiCondition:
          \_ref_obj: (work@foo.bar_instance.rst), line:8
            |vpiName:rst
            |vpiFullName:work@foo.bar_instance.rst
            |vpiActual:
            \_logic_net: (work@foo.bar_instance.rst), line:1, parent:work@foo.bar_instance
              |vpiName:rst
              |vpiFullName:work@foo.bar_instance.rst
              |vpiNetType:1
          |vpiStmt:
          \_assignment: , line:8
            |vpiOpType:82
            |vpiLhs:
            \_ref_obj: (work@foo.bar_instance.out), line:8
              |vpiName:out
              |vpiFullName:work@foo.bar_instance.out
              |vpiActual:
              \_logic_net: (work@foo.bar_instance.out), line:1, parent:work@foo.bar_instance
                |vpiName:out
                |vpiFullName:work@foo.bar_instance.out
                |vpiNetType:48
            |vpiRhs:
            \_constant: , line:8
              |vpiConstType:1
              |vpiDecompile:1'd0
              |vpiSize:1
              |DEC:0
          |vpiElseStmt:
          \_assignment: , line:9
            |vpiOpType:82
            |vpiLhs:
            \_ref_obj: (work@foo.bar_instance.out), line:9
              |vpiName:out
              |vpiFullName:work@foo.bar_instance.out
              |vpiActual:
              \_logic_net: (work@foo.bar_instance.out), line:1, parent:work@foo.bar_instance
            |vpiRhs:
            \_operation: , line:9
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@foo.bar_instance.inp), line:9
                |vpiName:inp
                |vpiFullName:work@foo.bar_instance.inp
                |vpiActual:
                \_logic_net: (work@foo.bar_instance.inp), line:1, parent:work@foo.bar_instance
                  |vpiName:inp
                  |vpiFullName:work@foo.bar_instance.inp
                  |vpiNetType:1
    |vpiPort:
    \_port: (clk), line:1, parent:work@foo.bar_instance
      |vpiName:clk
      |vpiDirection:1
      |vpiAttribute:
      \_attribute: (clock_connected)
        |vpiName:clock_connected
        |BIN:1
      |vpiHighConn:
      \_ref_obj: (clk), line:19
        |vpiName:clk
        |vpiActual:
        \_logic_net: (work@foo.clk), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.clk), line:1, parent:work@foo.bar_instance
    |vpiPort:
    \_port: (rst), line:1, parent:work@foo.bar_instance
      |vpiName:rst
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rst), line:19
        |vpiName:rst
        |vpiActual:
        \_logic_net: (work@foo.rst), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.rst), line:1, parent:work@foo.bar_instance
    |vpiPort:
    \_port: (inp), line:1, parent:work@foo.bar_instance
      |vpiName:inp
      |vpiDirection:1
      |vpiAttribute:
      \_attribute: (this_is_the_input)
        |vpiName:this_is_the_input
        |STRING:foo
      |vpiHighConn:
      \_ref_obj: (inp), line:19
        |vpiName:inp
        |vpiActual:
        \_logic_net: (work@foo.inp), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.inp), line:1, parent:work@foo.bar_instance
    |vpiPort:
    \_port: (out), line:1, parent:work@foo.bar_instance
      |vpiName:out
      |vpiDirection:2
      |vpiTypedef:
      \_logic_typespec: , line:5
      |vpiHighConn:
      \_ref_obj: (out), line:19
        |vpiName:out
        |vpiActual:
        \_logic_net: (work@foo.out), line:13, parent:work@foo
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.out), line:1, parent:work@foo.bar_instance
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.clk), line:1, parent:work@foo.bar_instance
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.rst), line:1, parent:work@foo.bar_instance
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.inp), line:1, parent:work@foo.bar_instance
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.out), line:1, parent:work@foo.bar_instance
    |vpiInstance:
    \_module: work@foo (work@foo) dut.sv:13: 
  |vpiNet:
  \_logic_net: (work@foo.clk), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (work@foo.rst), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (work@foo.inp), line:13, parent:work@foo
  |vpiNet:
  \_logic_net: (work@foo.out), line:13, parent:work@foo
|uhdmtopModules:
\_module: work@top (work@top) test_attributes.sv:31: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiAttribute:
  \_attribute: (mymoduleTop), parent:work@top
    |vpiName:mymoduleTop
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 7

