/* @title: Per-CPU structure */
#pragma once
#include <sch/irql.h>
#include <smp/topology.h>
#include <stdatomic.h>
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>
#include <thread/dpc.h>
#include <types/types.h>

#define CPU_FEAT_SSE2 (1ULL << 0)
#define CPU_FEAT_AVX (1ULL << 1)
#define CPU_FEAT_AVX2 (1ULL << 2)
#define CPU_FEAT_AVX512F (1ULL << 3)

enum cpu_class {
    CPU_CLASS_UNKNOWN,
    CPU_CLASS_PERFORMANCE,
    CPU_CLASS_EFFICIENCY,
};

enum {
    UARCH_UNKNOWN,
    UARCH_GOLDEN_COVE,
    UARCH_GRACEMONT,
    UARCH_SKYLAKE,
};

struct cpu_capability {
    enum cpu_class class;

    uint32_t uarch_id; /* e.g. golden cove, gracemont */

    uint32_t issue_width;
    uint32_t retire_width;

    cpu_perf_t perf_score; /* Relative to everyone else on a 0-255
                            * scale, how performant are we? The
                            * higher this number is, the more "performant"
                            * this CPU currently is, and the more likely
                            * the scheduler will decide to migrate a
                            * thread that needs such perf scores onto here. */

    uint32_t energy_score; /* lower is better */

    uint64_t feature_bits; /* ISA features, vector width, etc */
};

/* Let's put commonly accessed fields up here
 * to make the cache a bit happier */
struct core {
    struct core *self;
    cpu_id_t id;
    struct thread *current_thread;
    struct cpu_capability cap;

    size_t domain_cpu_id; /* what CPU in the domain? */

    /* array [domain_levels_enabled] -> domain reference */
    struct scheduler_domain *domains[TOPOLOGY_LEVEL_MAX];

    /* index within each domain's groups */
    int32_t group_index[TOPOLOGY_LEVEL_MAX];

    atomic_bool executing_dpcs;
    atomic_bool idle;

    bool in_interrupt;
    enum irql current_irql;

    enum dpc_event dpc_event;

    atomic_bool needs_resched;
    atomic_bool in_resched; /* in scheduler_yield() */
    atomic_uint scheduler_preemption_disable_depth;

    struct domain *domain;
    struct domain_arena *domain_arena;
    size_t rr_current_domain;

    struct tss *tss;

    uint32_t lapic_freq;

    struct topology_node *topo_node;
    struct topology_cache_info llc;

    numa_node_t numa_node;
    uint32_t package_id;
    uint32_t smt_mask;
    uint32_t smt_id;
    uint32_t core_id;

    uint64_t tsc_hz;
    uint64_t last_us;
    uint64_t last_tsc; /* For time.c */

    _Atomic uint64_t pt_seen_epoch;
    bool reclaiming_page_tables;
};

static inline uint64_t smp_core_id() {
    uint64_t id;
    asm volatile("movq %%gs:%c1, %0"
                 : "=r"(id)
                 : "i"(offsetof(struct core, id)));
    return id;
}

static inline struct core *smp_core(void) {
    uintptr_t core;
    asm volatile("movq %%gs:%c1, %0"
                 : "=r"(core)
                 : "i"(offsetof(struct core, self)));
    return (struct core *) core;
}

#define for_each_cpu_struct(__iter)                                            \
    for (size_t __id = 0;                                                      \
         ((__iter = global.cores[__id]), __id < global.core_count); __id++)

#define for_each_cpu_id(__id) for (__id = 0; __id < global.core_count; __id++)
