.ATxmega128A4U

SUBARCH=107 ; should be AVR8_XMEGA -- 107 is highest supported

ROM=139264
RAM=16384
EEPROM=2048

area DATA	FSR_	0x0000:0x1000 FSR_
area DATA	MAPPED_EEPROM_	0x1000:0x1800 MAPPED_EEPROM_
area DATA	INTERNAL_SRAM_	0x2000:0x4000 INTERNAL_SRAM_

; Interrupt and reset vector assignments
entry	RESET_	0x0000	External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset, and JTAG AVR Reset
entry	OSCF_	0x0002	Oscillator Failure Interrupt (NMI)
entry	INT0_	0x0004	External Interrupt 0
entry	INT1_	0x0006	External Interrupt 1
entry	INT0_	0x0008	External Interrupt 0
entry	INT1_	0x000a	External Interrupt 1
entry	CH0_	0x000c	Channel 0 Interrupt
entry	CH1_	0x000e	Channel 1 Interrupt
entry	CH2_	0x0010	Channel 2 Interrupt
entry	CH3_	0x0012	Channel 3 Interrupt
entry	OVF_	0x0014	Overflow Interrupt
entry	COMP_	0x0016	Compare Interrupt
entry	TWIS_	0x0018	TWI Slave Interrupt
entry	TWIM_	0x001a	TWI Master Interrupt
entry	OVF_	0x001c	Overflow Interrupt
entry	ERR_	0x001e	Error Interrupt
entry	CCA_	0x0020	Compare or Capture A Interrupt
entry	CCB_	0x0022	Compare or Capture B Interrupt
entry	CCC_	0x0024	Compare or Capture C Interrupt
entry	CCD_	0x0026	Compare or Capture D Interrupt
entry	LUNF_	0x001c	Low Byte Underflow Interrupt
entry	HUNF_	0x001e	High Byte Underflow Interrupt
entry	LCMPA_	0x0020	Low Byte Compare A Interrupt
entry	LCMPB_	0x0022	Low Byte Compare B Interrupt
entry	LCMPC_	0x0024	Low Byte Compare C Interrupt
entry	LCMPD_	0x0026	Low Byte Compare D Interrupt
entry	OVF_	0x0028	Overflow Interrupt
entry	ERR_	0x002a	Error Interrupt
entry	CCA_	0x002c	Compare or Capture A Interrupt
entry	CCB_	0x002e	Compare or Capture B Interrupt
entry	INT_	0x0030	SPI Interrupt
entry	RXC_	0x0032	Reception Complete Interrupt
entry	DRE_	0x0034	Data Register Empty Interrupt
entry	TXC_	0x0036	Transmission Complete Interrupt
entry	RXC_	0x0038	Reception Complete Interrupt
entry	DRE_	0x003a	Data Register Empty Interrupt
entry	TXC_	0x003c	Transmission Complete Interrupt
entry	INT_	0x003e	AES Interrupt
entry	EE_	0x0040	EE Interrupt
entry	SPM_	0x0042	SPM Interrupt
entry	INT0_	0x0044	External Interrupt 0
entry	INT1_	0x0046	External Interrupt 1
entry	INT0_	0x0056	External Interrupt 0
entry	INT1_	0x0058	External Interrupt 1
entry	TWIS_	0x005a	TWI Slave Interrupt
entry	TWIM_	0x005c	TWI Master Interrupt
entry	OVF_	0x005e	Overflow Interrupt
entry	ERR_	0x0060	Error Interrupt
entry	CCA_	0x0062	Compare or Capture A Interrupt
entry	CCB_	0x0064	Compare or Capture B Interrupt
entry	CCC_	0x0066	Compare or Capture C Interrupt
entry	CCD_	0x0068	Compare or Capture D Interrupt
entry	RXC_	0x0074	Reception Complete Interrupt
entry	DRE_	0x0076	Data Register Empty Interrupt
entry	TXC_	0x0078	Transmission Complete Interrupt
entry	INT0_	0x0080	External Interrupt 0
entry	INT1_	0x0082	External Interrupt 1
entry	INT0_	0x0084	External Interrupt 0
entry	INT1_	0x0086	External Interrupt 1
entry	AC0_	0x0088	AC0 Interrupt
entry	AC1_	0x008a	AC1 Interrupt
entry	ACW_	0x008c	ACW Window Mode Interrupt
entry	CH0_	0x008e	Interrupt 0
entry	CH1_	0x0090	Interrupt 1
entry	CH2_	0x0092	Interrupt 2
entry	CH3_	0x0094	Interrupt 3
entry	OVF_	0x009a	Overflow Interrupt
entry	ERR_	0x009c	Error Interrupt
entry	CCA_	0x009e	Compare or Capture A Interrupt
entry	CCB_	0x00a0	Compare or Capture B Interrupt
entry	CCC_	0x00a2	Compare or Capture C Interrupt
entry	CCD_	0x00a4	Compare or Capture D Interrupt
entry	LUNF_	0x009a	Low Byte Underflow Interrupt
entry	HUNF_	0x009c	High Byte Underflow Interrupt
entry	LCMPA_	0x009e	Low Byte Compare A Interrupt
entry	LCMPB_	0x00a0	Low Byte Compare B Interrupt
entry	LCMPC_	0x00a2	Low Byte Compare C Interrupt
entry	LCMPD_	0x00a4	Low Byte Compare D Interrupt
entry	OVF_	0x00a6	Overflow Interrupt
entry	ERR_	0x00a8	Error Interrupt
entry	CCA_	0x00aa	Compare or Capture A Interrupt
entry	CCB_	0x00ac	Compare or Capture B Interrupt
entry	INT_	0x00ae	SPI Interrupt
entry	RXC_	0x00b0	Reception Complete Interrupt
entry	DRE_	0x00b2	Data Register Empty Interrupt
entry	TXC_	0x00b4	Transmission Complete Interrupt
entry	RXC_	0x00b6	Reception Complete Interrupt
entry	DRE_	0x00b8	Data Register Empty Interrupt
entry	TXC_	0x00ba	Transmission Complete Interrupt
entry	BUSEVENT_	0x00fa	SOF, suspend, resume, reset bus event interrupts, crc, underflow, overflow and stall error interrupts
entry	TRNCOMPL_	0x00fc	Transaction complete interrupt

; INPUT/OUTPUT PORTS
GPIO_GPIOR0	0x0000	General Purpose IO Register 0
GPIO_GPIOR1	0x0001	General Purpose IO Register 1
GPIO_GPIOR2	0x0002	General Purpose IO Register 2
GPIO_GPIOR3	0x0003	General Purpose IO Register 3
GPIO_GPIOR4	0x0004	General Purpose IO Register 4
GPIO_GPIOR5	0x0005	General Purpose IO Register 5
GPIO_GPIOR6	0x0006	General Purpose IO Register 6
GPIO_GPIOR7	0x0007	General Purpose IO Register 7
GPIO_GPIOR8	0x0008	General Purpose IO Register 8
GPIO_GPIOR9	0x0009	General Purpose IO Register 9
GPIO_GPIORA	0x000a	General Purpose IO Register 10
GPIO_GPIORB	0x000b	General Purpose IO Register 11
GPIO_GPIORC	0x000c	General Purpose IO Register 12
GPIO_GPIORD	0x000d	General Purpose IO Register 13
GPIO_GPIORE	0x000e	General Purpose IO Register 14
GPIO_GPIORF	0x000f	General Purpose IO Register 15

VPORT0_DIR	0x0010	I/O Port Data Direction
VPORT0_OUT	0x0011	I/O Port Output
VPORT0_IN	0x0012	I/O Port Input
VPORT0_INTFLAGS	0x0013	Interrupt Flag Register
VPORT0_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
VPORT0_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag

VPORT1_DIR	0x0014	I/O Port Data Direction
VPORT1_OUT	0x0015	I/O Port Output
VPORT1_IN	0x0016	I/O Port Input
VPORT1_INTFLAGS	0x0017	Interrupt Flag Register
VPORT1_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
VPORT1_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag

VPORT2_DIR	0x0018	I/O Port Data Direction
VPORT2_OUT	0x0019	I/O Port Output
VPORT2_IN	0x001a	I/O Port Input
VPORT2_INTFLAGS	0x001b	Interrupt Flag Register
VPORT2_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
VPORT2_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag

VPORT3_DIR	0x001c	I/O Port Data Direction
VPORT3_OUT	0x001d	I/O Port Output
VPORT3_IN	0x001e	I/O Port Input
VPORT3_INTFLAGS	0x001f	Interrupt Flag Register
VPORT3_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
VPORT3_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag

OCD_OCDR0	0x002e	OCD Register 0
OCD_OCDR1	0x002f	OCD Register 1
OCD_OCDR1.OCDRD	0	OCDR Dirty

CPU_CCP	0x0034	Configuration Change Protection
CPU_RAMPD	0x0038	Ramp D
CPU_RAMPX	0x0039	Ramp X
CPU_RAMPY	0x003a	Ramp Y
CPU_RAMPZ	0x003b	Ramp Z
CPU_EIND	0x003c	Extended Indirect Jump
CPU_SPL	0x003d	Stack Pointer Low
CPU_SPH	0x003e	Stack Pointer High
CPU_SREG	0x003f	Status Register
CPU_SREG.I	7	Global Interrupt Enable Flag
CPU_SREG.T	6	Transfer Bit
CPU_SREG.H	5	Half Carry Flag
CPU_SREG.S	4	N Exclusive Or V Flag
CPU_SREG.V	3	Two's Complement Overflow Flag
CPU_SREG.N	2	Negative Flag
CPU_SREG.Z	1	Zero Flag
CPU_SREG.C	0	Carry Flag

CLK_CTRL	0x0040	Control Register
CLK_PSCTRL	0x0041	Prescaler Control Register
CLK_LOCK	0x0042	Lock register
CLK_LOCK.LOCK	0	Clock System Lock
CLK_RTCCTRL	0x0043	RTC Control Register
CLK_RTCCTRL.RTCEN	0	Clock Source Enable
CLK_USBCTRL	0x0044	USB Control Register
CLK_USBCTRL.USBSEN	0	Clock Source Enable

PR_PRGEN	0x0070	General Power Reduction
PR_PRGEN.USB	6	USB
PR_PRGEN.AES	4	AES
PR_PRGEN.RTC	2	Real-time Counter
PR_PRGEN.EVSYS	1	Event System
PR_PRGEN.DMA	0	DMA-Controller
PR_PRPA	0x0071	Power Reduction Port A
PR_PRPA.DAC	2	Port A DAC
PR_PRPA.ADC	1	Port A ADC
PR_PRPA.AC	0	Port A Analog Comparator
PR_PRPB	0x0072	Power Reduction Port B
PR_PRPB.DAC	2	Port B DAC
PR_PRPB.ADC	1	Port B ADC
PR_PRPB.AC	0	Port B Analog Comparator
PR_PRPC	0x0073	Power Reduction Port C
PR_PRPC.TWI	6	Port C Two-wire Interface
PR_PRPC.USART1	5	Port C USART1
PR_PRPC.USART0	4	Port C USART0
PR_PRPC.SPI	3	Port C SPI
PR_PRPC.HIRES	2	Port C AWEX
PR_PRPC.TC1	1	Port C Timer/Counter1
PR_PRPC.TC0	0	Port C Timer/Counter0
PR_PRPD	0x0074	Power Reduction Port D
PR_PRPD.TWI	6	Port D Two-wire Interface
PR_PRPD.USART1	5	Port D USART1
PR_PRPD.USART0	4	Port D USART0
PR_PRPD.SPI	3	Port D SPI
PR_PRPD.HIRES	2	Port D AWEX
PR_PRPD.TC1	1	Port D Timer/Counter1
PR_PRPD.TC0	0	Port D Timer/Counter0
PR_PRPE	0x0075	Power Reduction Port E
PR_PRPE.TWI	6	Port E Two-wire Interface
PR_PRPE.USART1	5	Port E USART1
PR_PRPE.USART0	4	Port E USART0
PR_PRPE.SPI	3	Port E SPI
PR_PRPE.HIRES	2	Port E AWEX
PR_PRPE.TC1	1	Port E Timer/Counter1
PR_PRPE.TC0	0	Port E Timer/Counter0
PR_PRPF	0x0076	Power Reduction Port F
PR_PRPF.TWI	6	Port F Two-wire Interface
PR_PRPF.USART1	5	Port F USART1
PR_PRPF.USART0	4	Port F USART0
PR_PRPF.SPI	3	Port F SPI
PR_PRPF.HIRES	2	Port F AWEX
PR_PRPF.TC1	1	Port F Timer/Counter1
PR_PRPF.TC0	0	Port F Timer/Counter0

SLEEP_CTRL	0x0048	Control Register
SLEEP_CTRL.SEN	0	Sleep Enable

OSC_CTRL	0x0050	Control Register
OSC_CTRL.PLLEN	4	PLL Enable
OSC_CTRL.XOSCEN	3	External Oscillator Enable
OSC_CTRL.RC32KEN	2	Internal 32.768 kHz RC Oscillator Enable
OSC_CTRL.RC32MEN	1	Internal 32 MHz RC Oscillator Enable
OSC_CTRL.RC2MEN	0	Internal 2 MHz RC Oscillator Enable
OSC_STATUS	0x0051	Status Register
OSC_STATUS.PLLRDY	4	PLL Ready
OSC_STATUS.XOSCRDY	3	External Oscillator Ready
OSC_STATUS.RC32KRDY	2	Internal 32.768 kHz RC Oscillator Ready
OSC_STATUS.RC32MRDY	1	Internal 32 MHz RC Oscillator Ready
OSC_STATUS.RC2MRDY	0	Internal 2 MHz RC Oscillator Ready
OSC_XOSCCTRL	0x0052	External Oscillator Control Register
OSC_XOSCCTRL.X32KLPM	5	32.768 kHz XTAL OSC Low-power Mode
OSC_XOSCCTRL.XOSCPWR	4	16 MHz Crystal Oscillator High Power mode
OSC_XOSCFAIL	0x0053	Oscillator Failure Detection Register
OSC_XOSCFAIL.PLLFDIF	3	PLL Failure Detection Interrupt Flag
OSC_XOSCFAIL.PLLFDEN	2	PLL Failure Detection Enable
OSC_XOSCFAIL.XOSCFDIF	1	XOSC Failure Detection Interrupt Flag
OSC_XOSCFAIL.XOSCFDEN	0	XOSC Failure Detection Enable
OSC_RC32KCAL	0x0054	32.768 kHz Internal Oscillator Calibration Register
OSC_PLLCTRL	0x0055	PLL Control Register
OSC_PLLCTRL.PLLDIV	5	Divide by 2
OSC_DFLLCTRL	0x0056	DFLL Control Register
OSC_DFLLCTRL.RC2MCREF	0	2 MHz DFLL Calibration Reference

DFLLRC32M_CTRL	0x0060	Control Register
DFLLRC32M_CTRL.ENABLE	0	DFLL Enable
DFLLRC32M_CALA	0x0062	Calibration Register A
DFLLRC32M_CALB	0x0063	Calibration Register B
DFLLRC32M_COMP0	0x0064	Oscillator Compare Register 0
DFLLRC32M_COMP1	0x0065	Oscillator Compare Register 1
DFLLRC32M_COMP2	0x0066	Oscillator Compare Register 2

DFLLRC2M_CTRL	0x0068	Control Register
DFLLRC2M_CTRL.ENABLE	0	DFLL Enable
DFLLRC2M_CALA	0x006a	Calibration Register A
DFLLRC2M_CALB	0x006b	Calibration Register B
DFLLRC2M_COMP0	0x006c	Oscillator Compare Register 0
DFLLRC2M_COMP1	0x006d	Oscillator Compare Register 1
DFLLRC2M_COMP2	0x006e	Oscillator Compare Register 2

RST_STATUS	0x0078	Status Register
RST_STATUS.SDRF	6	Spike Detection Reset Flag
RST_STATUS.SRF	5	Software Reset Flag
RST_STATUS.PDIRF	4	Programming and Debug Interface Interface Reset Flag
RST_STATUS.WDRF	3	Watchdog Reset Flag
RST_STATUS.BORF	2	Brown-out Reset Flag
RST_STATUS.EXTRF	1	External Reset Flag
RST_STATUS.PORF	0	Power-on Reset Flag
RST_CTRL	0x0079	Control Register
RST_CTRL.SWRST	0	Software Reset

WDT_CTRL	0x0080	Control
WDT_CTRL.ENABLE	1	Enable
WDT_CTRL.CEN	0	Change Enable
WDT_WINCTRL	0x0081	Windowed Mode Control
WDT_WINCTRL.WEN	1	Windowed Mode Enable
WDT_WINCTRL.WCEN	0	Windowed Mode Change Enable
WDT_STATUS	0x0082	Status
WDT_STATUS.SYNCBUSY	0	Syncronization busy

MCU_DEVID0	0x0090	Device ID byte 0
MCU_DEVID1	0x0091	Device ID byte 1
MCU_DEVID2	0x0092	Device ID byte 2
MCU_REVID	0x0093	Revision ID
MCU_JTAGUID	0x0094	JTAG User ID
MCU_MCUCR	0x0096	MCU Control
MCU_MCUCR.JTAGD	0	JTAG Disable
MCU_ANAINIT	0x0097	Analog Startup Delay
MCU_EVSYSLOCK	0x0098	Event System Lock
MCU_EVSYSLOCK.EVSYS1LOCK	4	Event Channel 4-7 Lock
MCU_EVSYSLOCK.EVSYS0LOCK	0	Event Channel 0-3 Lock
MCU_AWEXLOCK	0x0099	AWEX Lock
MCU_AWEXLOCK.AWEXFLOCK	3	AWeX on T/C F0 Lock
MCU_AWEXLOCK.AWEXELOCK	2	AWeX on T/C E0 Lock
MCU_AWEXLOCK.AWEXDLOCK	1	AWeX on T/C D0 Lock
MCU_AWEXLOCK.AWEXCLOCK	0	AWeX on T/C C0 Lock

PMIC_STATUS	0x00a0	Status Register
PMIC_STATUS.NMIEX	7	Non-maskable Interrupt Executing
PMIC_STATUS.HILVLEX	2	High Level Interrupt Executing
PMIC_STATUS.MEDLVLEX	1	Medium Level Interrupt Executing
PMIC_STATUS.LOLVLEX	0	Low Level Interrupt Executing
PMIC_INTPRI	0x00a1	Interrupt Priority
PMIC_CTRL	0x00a2	Control Register
PMIC_CTRL.RREN	7	Round-Robin Priority Enable
PMIC_CTRL.IVSEL	6	Interrupt Vector Select
PMIC_CTRL.HILVLEN	2	High Level Enable
PMIC_CTRL.MEDLVLEN	1	Medium Level Enable
PMIC_CTRL.LOLVLEN	0	Low Level Enable

PORTCFG_MPCMASK	0x00b0	Multi-pin Configuration Mask
PORTCFG_VPCTRLA	0x00b2	Virtual Port Control Register A
PORTCFG_VPCTRLB	0x00b3	Virtual Port Control Register B
PORTCFG_CLKEVOUT	0x00b4	Clock and Event Out Register
PORTCFG_CLKEVOUT.RTCOUT	6	RTC Clock Output
PORTCFG_CLKEVOUT.CLKEVPIN	7	Peripheral Clock and Event Output pin Select
PORTCFG_EVOUTSEL	0x00b6	Event Output Select

AES_CTRL	0x00c0	AES Control Register
AES_CTRL.START	7	Start/Run
AES_CTRL.AUTO	6	Auto Start Trigger
AES_CTRL.RESET	5	AES Software Reset
AES_CTRL.DECRYPT	4	Decryption / Direction
AES_CTRL.XOR	2	State XOR Load Enable
AES_STATUS	0x00c1	AES Status Register
AES_STATUS.ERROR	7	AES Error
AES_STATUS.SRIF	0	State Ready Interrupt Flag
AES_STATE	0x00c2	AES State Register
AES_KEY	0x00c3	AES Key Register
AES_INTCTRL	0x00c4	AES Interrupt Control Register

CRC_CTRL	0x00d0	Control Register
CRC_CTRL.CRC32	5	CRC Mode
CRC_STATUS	0x00d1	Status Register
CRC_STATUS.ZERO	1	Zero detection
CRC_STATUS.BUSY	0	Busy
CRC_DATAIN	0x00d3	Data Input
CRC_CHECKSUM0	0x00d4	Checksum byte 0
CRC_CHECKSUM1	0x00d5	Checksum byte 1
CRC_CHECKSUM2	0x00d6	Checksum byte 2
CRC_CHECKSUM3	0x00d7	Checksum byte 3

DMA_CTRL	0x0100	Control
DMA_CTRL.ENABLE	7	Enable
DMA_CTRL.RESET	6	Software Reset
DMA_INTFLAGS	0x0103	Transfer Interrupt Status
DMA_INTFLAGS.CH3ERRIF	7	Channel 3 Block Transfer Error Interrupt Flag
DMA_INTFLAGS.CH2ERRIF	6	Channel 2 Block Transfer Error Interrupt Flag
DMA_INTFLAGS.CH1ERRIF	5	Channel 1 Block Transfer Error Interrupt Flag
DMA_INTFLAGS.CH0ERRIF	4	Channel 0 Block Transfer Error Interrupt Flag
DMA_INTFLAGS.CH3TRNIF	3	Channel 3 Transaction Complete Interrupt Flag
DMA_INTFLAGS.CH2TRNIF	2	Channel 2 Transaction Complete Interrupt Flag
DMA_INTFLAGS.CH1TRNIF	1	Channel 1 Transaction Complete Interrupt Flag
DMA_INTFLAGS.CH0TRNIF	0	Channel 0 Transaction Complete Interrupt Flag
DMA_STATUS	0x0104	Status
DMA_STATUS.CH3BUSY	7	Channel 3 Block Transfer Busy
DMA_STATUS.CH2BUSY	6	Channel 2 Block Transfer Busy
DMA_STATUS.CH1BUSY	5	Channel 1 Block Transfer Busy
DMA_STATUS.CH0BUSY	4	Channel 0 Block Transfer Busy
DMA_STATUS.CH3PEND	3	Channel 3 Block Transfer Pending
DMA_STATUS.CH2PEND	2	Channel 2 Block Transfer Pending
DMA_STATUS.CH1PEND	1	Channel 1 Block Transfer Pending
DMA_STATUS.CH0PEND	0	Channel 0 Block Transfer Pending
DMA_TEMP	0x0106	Temporary Register For 16/24-bit Access

EVSYS_CH0MUX	0x0180	Event Channel 0 Multiplexer
EVSYS_CH1MUX	0x0181	Event Channel 1 Multiplexer
EVSYS_CH2MUX	0x0182	Event Channel 2 Multiplexer
EVSYS_CH3MUX	0x0183	Event Channel 3 Multiplexer
EVSYS_CH4MUX	0x0184	Event Channel 4 Multiplexer
EVSYS_CH5MUX	0x0185	Event Channel 5 Multiplexer
EVSYS_CH6MUX	0x0186	Event Channel 6 Multiplexer
EVSYS_CH7MUX	0x0187	Event Channel 7 Multiplexer
EVSYS_CH0CTRL	0x0188	Channel 0 Control Register
EVSYS_CH0CTRL.QDIEN	4	Quadrature Decoder Index Enable
EVSYS_CH0CTRL.QDEN	3	Quadrature Decoder Enable
EVSYS_CH1CTRL	0x0189	Channel 1 Control Register
EVSYS_CH2CTRL	0x018a	Channel 2 Control Register
EVSYS_CH2CTRL.QDIEN	4	Quadrature Decoder Index Enable
EVSYS_CH2CTRL.QDEN	3	Quadrature Decoder Enable
EVSYS_CH3CTRL	0x018b	Channel 3 Control Register
EVSYS_CH4CTRL	0x018c	Channel 4 Control Register
EVSYS_CH4CTRL.QDIEN	4	Quadrature Decoder Index Enable
EVSYS_CH4CTRL.QDEN	3	Quadrature Decoder Enable
EVSYS_CH5CTRL	0x018d	Channel 5 Control Register
EVSYS_CH6CTRL	0x018e	Channel 6 Control Register
EVSYS_CH7CTRL	0x018f	Channel 7 Control Register
EVSYS_STROBE	0x0190	Event Strobe
EVSYS_DATA	0x0191	Event Data

NVM_ADDR0	0x01c0	Address Register 0
NVM_ADDR1	0x01c1	Address Register 1
NVM_ADDR2	0x01c2	Address Register 2
NVM_DATA0	0x01c4	Data Register 0
NVM_DATA1	0x01c5	Data Register 1
NVM_DATA2	0x01c6	Data Register 2
NVM_CMD	0x01ca	Command
NVM_CTRLA	0x01cb	Control Register A
NVM_CTRLA.CMDEX	0	Command Execute
NVM_CTRLB	0x01cc	Control Register B
NVM_CTRLB.EEMAPEN	3	EEPROM Mapping Enable
NVM_CTRLB.FPRM	2	Flash Power Reduction Enable
NVM_CTRLB.EPRM	1	EEPROM Power Reduction Enable
NVM_CTRLB.SPMLOCK	0	SPM Lock
NVM_INTCTRL	0x01cd	Interrupt Control
NVM_STATUS	0x01cf	Status
NVM_STATUS.NVMBUSY	7	Non-volatile Memory Busy
NVM_STATUS.FBUSY	6	Flash Memory Busy
NVM_STATUS.EELOAD	1	EEPROM Page Buffer Active Loading
NVM_STATUS.FLOAD	0	Flash Page Buffer Active Loading
NVM_LOCKBITS	0x01d0	Lock Bits

ADCA_CTRLA	0x0200	Control Register A
ADCA_CTRLA.CH3START	5	Channel 3 Start Conversion
ADCA_CTRLA.CH2START	4	Channel 2 Start Conversion
ADCA_CTRLA.CH1START	3	Channel 1 Start Conversion
ADCA_CTRLA.CH0START	2	Channel 0 Start Conversion
ADCA_CTRLA.FLUSH	1	Flush Pipeline
ADCA_CTRLA.ENABLE	0	Enable ADC
ADCA_CTRLB	0x0201	Control Register B
ADCA_CTRLB.IMPMODE	7	Gain Stage Impedance Mode
ADCA_CTRLB.CONMODE	4	Conversion Mode
ADCA_CTRLB.FREERUN	3	Free Running Mode Enable
ADCA_REFCTRL	0x0202	Reference Control
ADCA_REFCTRL.BANDGAP	1	Bandgap enable
ADCA_REFCTRL.TEMPREF	0	Temperature Reference Enable
ADCA_EVCTRL	0x0203	Event Control
ADCA_PRESCALER	0x0204	Clock Prescaler
ADCA_INTFLAGS	0x0206	Interrupt Flags
ADCA_INTFLAGS.CH3IF	3	Channel 3 Interrupt Flag
ADCA_INTFLAGS.CH2IF	2	Channel 2 Interrupt Flag
ADCA_INTFLAGS.CH1IF	1	Channel 1 Interrupt Flag
ADCA_INTFLAGS.CH0IF	0	Channel 0 Interrupt Flag
ADCA_TEMP	0x0207	Temporary Register
ADCA_CAL	0x020c	Calibration Value
ADCA_CH0RES	0x0210	Channel 0 Result
ADCA_CH1RES	0x0212	Channel 1 Result
ADCA_CH2RES	0x0214	Channel 2 Result
ADCA_CH3RES	0x0216	Channel 3 Result
ADCA_CMP	0x0218	Compare Value

DACB_CTRLA	0x0320	Control Register A
DACB_CTRLA.IDOEN	4	Internal Output Enable
DACB_CTRLA.CH1EN	3	Channel 1 Output Enable
DACB_CTRLA.CH0EN	2	Channel 0 Output Enable
DACB_CTRLA.LPMODE	1	Low Power Mode
DACB_CTRLA.ENABLE	0	Enable
DACB_CTRLB	0x0321	Control Register B
DACB_CTRLB.CH1TRIG	1	Channel 1 Event Trig Enable
DACB_CTRLB.CH0TRIG	0	Channel 0 Event Trig Enable
DACB_CTRLC	0x0322	Control Register C
DACB_CTRLC.LEFTADJ	0	Left-adjust Result
DACB_EVCTRL	0x0323	Event Input Control
DACB_EVCTRL.EVSPLIT	3	Separate Event Channel Input for Channel 1
DACB_STATUS	0x0325	Status
DACB_STATUS.CH1DRE	1	Channel 1 Data Register Empty
DACB_STATUS.CH0DRE	0	Channel 0 Data Register Empty
DACB_CH0GAINCAL	0x0328	Gain Calibration
DACB_CH0OFFSETCAL	0x0329	Offset Calibration
DACB_CH1GAINCAL	0x032a	Gain Calibration
DACB_CH1OFFSETCAL	0x032b	Offset Calibration
DACB_CH0DATA	0x0338	Channel 0 Data
DACB_CH1DATA	0x033a	Channel 1 Data

ACA_AC0CTRL	0x0380	Analog Comparator 0 Control
ACA_AC0CTRL.HSMODE	3	High-speed Mode
ACA_AC0CTRL.ENABLE	0	Enable
ACA_AC1CTRL	0x0381	Analog Comparator 1 Control
ACA_AC1CTRL.HSMODE	3	High-speed Mode
ACA_AC1CTRL.ENABLE	0	Enable
ACA_AC0MUXCTRL	0x0382	Analog Comparator 0 MUX Control
ACA_AC1MUXCTRL	0x0383	Analog Comparator 1 MUX Control
ACA_CTRLA	0x0384	Control Register A
ACA_CTRLA.AC1OUT	1	Analog Comparator 1 Output Enable
ACA_CTRLA.AC0OUT	0	Analog Comparator 0 Output Enable
ACA_CTRLB	0x0385	Control Register B
ACA_WINCTRL	0x0386	Window Mode Control
ACA_WINCTRL.WEN	4	Window Mode Enable
ACA_STATUS	0x0387	Status
ACA_STATUS.AC1STATE	5	Analog Comparator 1 State
ACA_STATUS.AC0STATE	4	Analog Comparator 0 State
ACA_STATUS.WIF	2	Window Mode Interrupt Flag
ACA_STATUS.AC1IF	1	Analog Comparator 1 Interrupt Flag
ACA_STATUS.AC0IF	0	Analog Comparator 0 Interrupt Flag
ACA_CURRCTRL	0x0388	Current Source Control
ACA_CURRCTRL.CURRENT	7	Current Source Enable
ACA_CURRCTRL.CURRMODE	6	Current Mode
ACA_CURRCTRL.AC1CURR	1	AC1 Current Source Output Enable
ACA_CURRCTRL.AC0CURR	0	AC0 Current Source Output Enable
ACA_CURRCALIB	0x0389	Current Source Calibration

RTC_CTRL	0x0400	Control Register
RTC_STATUS	0x0401	Status Register
RTC_STATUS.SYNCBUSY	0	Synchronization Busy Flag
RTC_INTCTRL	0x0402	Interrupt Control Register
RTC_INTFLAGS	0x0403	Interrupt Flags
RTC_INTFLAGS.COMPIF	1	Compare Match Interrupt Flag
RTC_INTFLAGS.OVFIF	0	Overflow Interrupt Flag
RTC_TEMP	0x0404	Temporary register
RTC_CNT	0x0408	Count Register
RTC_PER	0x040a	Period Register
RTC_COMP	0x040c	Compare Register

TWIC_CTRL	0x0480	TWI Common Control Register
TWIC_CTRL.EDIEN	0	External Driver Interface Enable

TWIE_CTRL	0x04a0	TWI Common Control Register
TWIE_CTRL.EDIEN	0	External Driver Interface Enable

USB_CTRLA	0x04c0	Control Register A
USB_CTRLA.ENABLE	7	USB Enable
USB_CTRLA.SPEED	6	Speed Select
USB_CTRLA.FIFOEN	5	USB FIFO Enable
USB_CTRLA.STFRNUM	4	Store Frame Number Enable
USB_CTRLB	0x04c1	Control Register B
USB_CTRLB.PULLRST	4	Pull during Reset
USB_CTRLB.RWAKEUP	2	Remote Wake-up
USB_CTRLB.GNACK	1	Global NACK
USB_CTRLB.ATTACH	0	Attach
USB_STATUS	0x04c2	Status Register
USB_STATUS.URESUME	3	Upstream Resume
USB_STATUS.RESUME	2	Resume
USB_STATUS.SUSPEND	1	Bus Suspended
USB_STATUS.BUSRST	0	Bus Reset
USB_ADDR	0x04c3	Address Register
USB_FIFOWP	0x04c4	FIFO Write Pointer Register
USB_FIFORP	0x04c5	FIFO Read Pointer Register
USB_EPPTR	0x04c6	Endpoint Configuration Table Pointer
USB_INTCTRLA	0x04c8	Interrupt Control Register A
USB_INTCTRLA.SOFIE	7	Start Of Frame Interrupt Enable
USB_INTCTRLA.BUSEVIE	6	Bus Event Interrupt Enable
USB_INTCTRLA.BUSERRIE	5	Bus Error Interrupt Enable
USB_INTCTRLA.STALLIE	4	STALL Interrupt Enable
USB_INTCTRLB	0x04c9	Interrupt Control Register B
USB_INTCTRLB.TRNIE	1	Transaction Complete Interrupt Enable
USB_INTCTRLB.SETUPIE	0	SETUP Transaction Complete Interrupt Enable
USB_INTFLAGSACLR	0x04ca	Clear Interrupt Flag Register A
USB_INTFLAGSACLR.SOFIF	7	Start Of Frame Interrupt Flag
USB_INTFLAGSACLR.SUSPENDIF	6	Suspend Interrupt Flag
USB_INTFLAGSACLR.RESUMEIF	5	Resume Interrupt Flag
USB_INTFLAGSACLR.RSTIF	4	Reset Interrupt Flag
USB_INTFLAGSACLR.CRCIF	3	Isochronous CRC Error Interrupt Flag
USB_INTFLAGSACLR.UNFIF	2	Underflow Interrupt Flag
USB_INTFLAGSACLR.OVFIF	1	Overflow Interrupt Flag
USB_INTFLAGSACLR.STALLIF	0	STALL Interrupt Flag
USB_INTFLAGSASET	0x04cb	Set Interrupt Flag Register A
USB_INTFLAGSASET.SOFIF	7	Start Of Frame Interrupt Flag
USB_INTFLAGSASET.SUSPENDIF	6	Suspend Interrupt Flag
USB_INTFLAGSASET.RESUMEIF	5	Resume Interrupt Flag
USB_INTFLAGSASET.RSTIF	4	Reset Interrupt Flag
USB_INTFLAGSASET.CRCIF	3	Isochronous CRC Error Interrupt Flag
USB_INTFLAGSASET.UNFIF	2	Underflow Interrupt Flag
USB_INTFLAGSASET.OVFIF	1	Overflow Interrupt Flag
USB_INTFLAGSASET.STALLIF	0	STALL Interrupt Flag
USB_INTFLAGSBCLR	0x04cc	Clear Interrupt Flag Register B
USB_INTFLAGSBCLR.TRNIF	1	Transaction Complete Interrupt Flag
USB_INTFLAGSBCLR.SETUPIF	0	SETUP Transaction Complete Interrupt Flag
USB_INTFLAGSBSET	0x04cd	Set Interrupt Flag Register B
USB_INTFLAGSBSET.TRNIF	1	Transaction Complete Interrupt Flag
USB_INTFLAGSBSET.SETUPIF	0	SETUP Transaction Complete Interrupt Flag
USB_CAL0	0x04fa	Calibration Byte 0
USB_CAL1	0x04fb	Calibration Byte 1

PORTA_DIR	0x0600	I/O Port Data Direction
PORTA_DIRSET	0x0601	I/O Port Data Direction Set
PORTA_DIRCLR	0x0602	I/O Port Data Direction Clear
PORTA_DIRTGL	0x0603	I/O Port Data Direction Toggle
PORTA_OUT	0x0604	I/O Port Output
PORTA_OUTSET	0x0605	I/O Port Output Set
PORTA_OUTCLR	0x0606	I/O Port Output Clear
PORTA_OUTTGL	0x0607	I/O Port Output Toggle
PORTA_IN	0x0608	I/O port Input
PORTA_INTCTRL	0x0609	Interrupt Control Register
PORTA_INT0MASK	0x060a	Port Interrupt 0 Mask
PORTA_INT1MASK	0x060b	Port Interrupt 1 Mask
PORTA_INTFLAGS	0x060c	Interrupt Flag Register
PORTA_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
PORTA_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag
PORTA_REMAP	0x060e	I/O Port Pin Remap Register
PORTA_REMAP.SPI	5	SPI
PORTA_REMAP.USART0	4	USART0
PORTA_REMAP.TC0D	3	Timer/Counter 0 Output Compare D
PORTA_REMAP.TC0C	2	Timer/Counter 0 Output Compare C
PORTA_REMAP.TC0B	1	Timer/Counter 0 Output Compare B
PORTA_REMAP.TC0A	0	Timer/Counter 0 Output Compare A
PORTA_PIN0CTRL	0x0610	Pin 0 Control Register
PORTA_PIN0CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN0CTRL.INVEN	6	Inverted I/O Enable
PORTA_PIN1CTRL	0x0611	Pin 1 Control Register
PORTA_PIN1CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN1CTRL.INVEN	6	Inverted I/O Enable
PORTA_PIN2CTRL	0x0612	Pin 2 Control Register
PORTA_PIN2CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN2CTRL.INVEN	6	Inverted I/O Enable
PORTA_PIN3CTRL	0x0613	Pin 3 Control Register
PORTA_PIN3CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN3CTRL.INVEN	6	Inverted I/O Enable
PORTA_PIN4CTRL	0x0614	Pin 4 Control Register
PORTA_PIN4CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN4CTRL.INVEN	6	Inverted I/O Enable
PORTA_PIN5CTRL	0x0615	Pin 5 Control Register
PORTA_PIN5CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN5CTRL.INVEN	6	Inverted I/O Enable
PORTA_PIN6CTRL	0x0616	Pin 6 Control Register
PORTA_PIN6CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN6CTRL.INVEN	6	Inverted I/O Enable
PORTA_PIN7CTRL	0x0617	Pin 7 Control Register
PORTA_PIN7CTRL.SRLEN	7	Slew Rate Enable
PORTA_PIN7CTRL.INVEN	6	Inverted I/O Enable

PORTB_DIR	0x0620	I/O Port Data Direction
PORTB_DIRSET	0x0621	I/O Port Data Direction Set
PORTB_DIRCLR	0x0622	I/O Port Data Direction Clear
PORTB_DIRTGL	0x0623	I/O Port Data Direction Toggle
PORTB_OUT	0x0624	I/O Port Output
PORTB_OUTSET	0x0625	I/O Port Output Set
PORTB_OUTCLR	0x0626	I/O Port Output Clear
PORTB_OUTTGL	0x0627	I/O Port Output Toggle
PORTB_IN	0x0628	I/O port Input
PORTB_INTCTRL	0x0629	Interrupt Control Register
PORTB_INT0MASK	0x062a	Port Interrupt 0 Mask
PORTB_INT1MASK	0x062b	Port Interrupt 1 Mask
PORTB_INTFLAGS	0x062c	Interrupt Flag Register
PORTB_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
PORTB_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag
PORTB_REMAP	0x062e	I/O Port Pin Remap Register
PORTB_REMAP.SPI	5	SPI
PORTB_REMAP.USART0	4	USART0
PORTB_REMAP.TC0D	3	Timer/Counter 0 Output Compare D
PORTB_REMAP.TC0C	2	Timer/Counter 0 Output Compare C
PORTB_REMAP.TC0B	1	Timer/Counter 0 Output Compare B
PORTB_REMAP.TC0A	0	Timer/Counter 0 Output Compare A
PORTB_PIN0CTRL	0x0630	Pin 0 Control Register
PORTB_PIN0CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN0CTRL.INVEN	6	Inverted I/O Enable
PORTB_PIN1CTRL	0x0631	Pin 1 Control Register
PORTB_PIN1CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN1CTRL.INVEN	6	Inverted I/O Enable
PORTB_PIN2CTRL	0x0632	Pin 2 Control Register
PORTB_PIN2CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN2CTRL.INVEN	6	Inverted I/O Enable
PORTB_PIN3CTRL	0x0633	Pin 3 Control Register
PORTB_PIN3CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN3CTRL.INVEN	6	Inverted I/O Enable
PORTB_PIN4CTRL	0x0634	Pin 4 Control Register
PORTB_PIN4CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN4CTRL.INVEN	6	Inverted I/O Enable
PORTB_PIN5CTRL	0x0635	Pin 5 Control Register
PORTB_PIN5CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN5CTRL.INVEN	6	Inverted I/O Enable
PORTB_PIN6CTRL	0x0636	Pin 6 Control Register
PORTB_PIN6CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN6CTRL.INVEN	6	Inverted I/O Enable
PORTB_PIN7CTRL	0x0637	Pin 7 Control Register
PORTB_PIN7CTRL.SRLEN	7	Slew Rate Enable
PORTB_PIN7CTRL.INVEN	6	Inverted I/O Enable

PORTC_DIR	0x0640	I/O Port Data Direction
PORTC_DIRSET	0x0641	I/O Port Data Direction Set
PORTC_DIRCLR	0x0642	I/O Port Data Direction Clear
PORTC_DIRTGL	0x0643	I/O Port Data Direction Toggle
PORTC_OUT	0x0644	I/O Port Output
PORTC_OUTSET	0x0645	I/O Port Output Set
PORTC_OUTCLR	0x0646	I/O Port Output Clear
PORTC_OUTTGL	0x0647	I/O Port Output Toggle
PORTC_IN	0x0648	I/O port Input
PORTC_INTCTRL	0x0649	Interrupt Control Register
PORTC_INT0MASK	0x064a	Port Interrupt 0 Mask
PORTC_INT1MASK	0x064b	Port Interrupt 1 Mask
PORTC_INTFLAGS	0x064c	Interrupt Flag Register
PORTC_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
PORTC_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag
PORTC_REMAP	0x064e	I/O Port Pin Remap Register
PORTC_REMAP.SPI	5	SPI
PORTC_REMAP.USART0	4	USART0
PORTC_REMAP.TC0D	3	Timer/Counter 0 Output Compare D
PORTC_REMAP.TC0C	2	Timer/Counter 0 Output Compare C
PORTC_REMAP.TC0B	1	Timer/Counter 0 Output Compare B
PORTC_REMAP.TC0A	0	Timer/Counter 0 Output Compare A
PORTC_PIN0CTRL	0x0650	Pin 0 Control Register
PORTC_PIN0CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN0CTRL.INVEN	6	Inverted I/O Enable
PORTC_PIN1CTRL	0x0651	Pin 1 Control Register
PORTC_PIN1CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN1CTRL.INVEN	6	Inverted I/O Enable
PORTC_PIN2CTRL	0x0652	Pin 2 Control Register
PORTC_PIN2CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN2CTRL.INVEN	6	Inverted I/O Enable
PORTC_PIN3CTRL	0x0653	Pin 3 Control Register
PORTC_PIN3CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN3CTRL.INVEN	6	Inverted I/O Enable
PORTC_PIN4CTRL	0x0654	Pin 4 Control Register
PORTC_PIN4CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN4CTRL.INVEN	6	Inverted I/O Enable
PORTC_PIN5CTRL	0x0655	Pin 5 Control Register
PORTC_PIN5CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN5CTRL.INVEN	6	Inverted I/O Enable
PORTC_PIN6CTRL	0x0656	Pin 6 Control Register
PORTC_PIN6CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN6CTRL.INVEN	6	Inverted I/O Enable
PORTC_PIN7CTRL	0x0657	Pin 7 Control Register
PORTC_PIN7CTRL.SRLEN	7	Slew Rate Enable
PORTC_PIN7CTRL.INVEN	6	Inverted I/O Enable

PORTD_DIR	0x0660	I/O Port Data Direction
PORTD_DIRSET	0x0661	I/O Port Data Direction Set
PORTD_DIRCLR	0x0662	I/O Port Data Direction Clear
PORTD_DIRTGL	0x0663	I/O Port Data Direction Toggle
PORTD_OUT	0x0664	I/O Port Output
PORTD_OUTSET	0x0665	I/O Port Output Set
PORTD_OUTCLR	0x0666	I/O Port Output Clear
PORTD_OUTTGL	0x0667	I/O Port Output Toggle
PORTD_IN	0x0668	I/O port Input
PORTD_INTCTRL	0x0669	Interrupt Control Register
PORTD_INT0MASK	0x066a	Port Interrupt 0 Mask
PORTD_INT1MASK	0x066b	Port Interrupt 1 Mask
PORTD_INTFLAGS	0x066c	Interrupt Flag Register
PORTD_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
PORTD_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag
PORTD_REMAP	0x066e	I/O Port Pin Remap Register
PORTD_REMAP.SPI	5	SPI
PORTD_REMAP.USART0	4	USART0
PORTD_REMAP.TC0D	3	Timer/Counter 0 Output Compare D
PORTD_REMAP.TC0C	2	Timer/Counter 0 Output Compare C
PORTD_REMAP.TC0B	1	Timer/Counter 0 Output Compare B
PORTD_REMAP.TC0A	0	Timer/Counter 0 Output Compare A
PORTD_PIN0CTRL	0x0670	Pin 0 Control Register
PORTD_PIN0CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN0CTRL.INVEN	6	Inverted I/O Enable
PORTD_PIN1CTRL	0x0671	Pin 1 Control Register
PORTD_PIN1CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN1CTRL.INVEN	6	Inverted I/O Enable
PORTD_PIN2CTRL	0x0672	Pin 2 Control Register
PORTD_PIN2CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN2CTRL.INVEN	6	Inverted I/O Enable
PORTD_PIN3CTRL	0x0673	Pin 3 Control Register
PORTD_PIN3CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN3CTRL.INVEN	6	Inverted I/O Enable
PORTD_PIN4CTRL	0x0674	Pin 4 Control Register
PORTD_PIN4CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN4CTRL.INVEN	6	Inverted I/O Enable
PORTD_PIN5CTRL	0x0675	Pin 5 Control Register
PORTD_PIN5CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN5CTRL.INVEN	6	Inverted I/O Enable
PORTD_PIN6CTRL	0x0676	Pin 6 Control Register
PORTD_PIN6CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN6CTRL.INVEN	6	Inverted I/O Enable
PORTD_PIN7CTRL	0x0677	Pin 7 Control Register
PORTD_PIN7CTRL.SRLEN	7	Slew Rate Enable
PORTD_PIN7CTRL.INVEN	6	Inverted I/O Enable

PORTE_DIR	0x0680	I/O Port Data Direction
PORTE_DIRSET	0x0681	I/O Port Data Direction Set
PORTE_DIRCLR	0x0682	I/O Port Data Direction Clear
PORTE_DIRTGL	0x0683	I/O Port Data Direction Toggle
PORTE_OUT	0x0684	I/O Port Output
PORTE_OUTSET	0x0685	I/O Port Output Set
PORTE_OUTCLR	0x0686	I/O Port Output Clear
PORTE_OUTTGL	0x0687	I/O Port Output Toggle
PORTE_IN	0x0688	I/O port Input
PORTE_INTCTRL	0x0689	Interrupt Control Register
PORTE_INT0MASK	0x068a	Port Interrupt 0 Mask
PORTE_INT1MASK	0x068b	Port Interrupt 1 Mask
PORTE_INTFLAGS	0x068c	Interrupt Flag Register
PORTE_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
PORTE_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag
PORTE_REMAP	0x068e	I/O Port Pin Remap Register
PORTE_REMAP.SPI	5	SPI
PORTE_REMAP.USART0	4	USART0
PORTE_REMAP.TC0D	3	Timer/Counter 0 Output Compare D
PORTE_REMAP.TC0C	2	Timer/Counter 0 Output Compare C
PORTE_REMAP.TC0B	1	Timer/Counter 0 Output Compare B
PORTE_REMAP.TC0A	0	Timer/Counter 0 Output Compare A
PORTE_PIN0CTRL	0x0690	Pin 0 Control Register
PORTE_PIN0CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN0CTRL.INVEN	6	Inverted I/O Enable
PORTE_PIN1CTRL	0x0691	Pin 1 Control Register
PORTE_PIN1CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN1CTRL.INVEN	6	Inverted I/O Enable
PORTE_PIN2CTRL	0x0692	Pin 2 Control Register
PORTE_PIN2CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN2CTRL.INVEN	6	Inverted I/O Enable
PORTE_PIN3CTRL	0x0693	Pin 3 Control Register
PORTE_PIN3CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN3CTRL.INVEN	6	Inverted I/O Enable
PORTE_PIN4CTRL	0x0694	Pin 4 Control Register
PORTE_PIN4CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN4CTRL.INVEN	6	Inverted I/O Enable
PORTE_PIN5CTRL	0x0695	Pin 5 Control Register
PORTE_PIN5CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN5CTRL.INVEN	6	Inverted I/O Enable
PORTE_PIN6CTRL	0x0696	Pin 6 Control Register
PORTE_PIN6CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN6CTRL.INVEN	6	Inverted I/O Enable
PORTE_PIN7CTRL	0x0697	Pin 7 Control Register
PORTE_PIN7CTRL.SRLEN	7	Slew Rate Enable
PORTE_PIN7CTRL.INVEN	6	Inverted I/O Enable

PORTR_DIR	0x07e0	I/O Port Data Direction
PORTR_DIRSET	0x07e1	I/O Port Data Direction Set
PORTR_DIRCLR	0x07e2	I/O Port Data Direction Clear
PORTR_DIRTGL	0x07e3	I/O Port Data Direction Toggle
PORTR_OUT	0x07e4	I/O Port Output
PORTR_OUTSET	0x07e5	I/O Port Output Set
PORTR_OUTCLR	0x07e6	I/O Port Output Clear
PORTR_OUTTGL	0x07e7	I/O Port Output Toggle
PORTR_IN	0x07e8	I/O port Input
PORTR_INTCTRL	0x07e9	Interrupt Control Register
PORTR_INT0MASK	0x07ea	Port Interrupt 0 Mask
PORTR_INT1MASK	0x07eb	Port Interrupt 1 Mask
PORTR_INTFLAGS	0x07ec	Interrupt Flag Register
PORTR_INTFLAGS.INT1IF	1	Port Interrupt 1 Flag
PORTR_INTFLAGS.INT0IF	0	Port Interrupt 0 Flag
PORTR_REMAP	0x07ee	I/O Port Pin Remap Register
PORTR_REMAP.SPI	5	SPI
PORTR_REMAP.USART0	4	USART0
PORTR_REMAP.TC0D	3	Timer/Counter 0 Output Compare D
PORTR_REMAP.TC0C	2	Timer/Counter 0 Output Compare C
PORTR_REMAP.TC0B	1	Timer/Counter 0 Output Compare B
PORTR_REMAP.TC0A	0	Timer/Counter 0 Output Compare A
PORTR_PIN0CTRL	0x07f0	Pin 0 Control Register
PORTR_PIN0CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN0CTRL.INVEN	6	Inverted I/O Enable
PORTR_PIN1CTRL	0x07f1	Pin 1 Control Register
PORTR_PIN1CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN1CTRL.INVEN	6	Inverted I/O Enable
PORTR_PIN2CTRL	0x07f2	Pin 2 Control Register
PORTR_PIN2CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN2CTRL.INVEN	6	Inverted I/O Enable
PORTR_PIN3CTRL	0x07f3	Pin 3 Control Register
PORTR_PIN3CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN3CTRL.INVEN	6	Inverted I/O Enable
PORTR_PIN4CTRL	0x07f4	Pin 4 Control Register
PORTR_PIN4CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN4CTRL.INVEN	6	Inverted I/O Enable
PORTR_PIN5CTRL	0x07f5	Pin 5 Control Register
PORTR_PIN5CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN5CTRL.INVEN	6	Inverted I/O Enable
PORTR_PIN6CTRL	0x07f6	Pin 6 Control Register
PORTR_PIN6CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN6CTRL.INVEN	6	Inverted I/O Enable
PORTR_PIN7CTRL	0x07f7	Pin 7 Control Register
PORTR_PIN7CTRL.SRLEN	7	Slew Rate Enable
PORTR_PIN7CTRL.INVEN	6	Inverted I/O Enable

TCC0_CTRLA	0x0800	Control  Register A
TCC0_CTRLB	0x0801	Control Register B
TCC0_CTRLB.CCDEN	7	Compare or Capture D Enable
TCC0_CTRLB.CCCEN	6	Compare or Capture C Enable
TCC0_CTRLB.CCBEN	5	Compare or Capture B Enable
TCC0_CTRLB.CCAEN	4	Compare or Capture A Enable
TCC0_CTRLC	0x0802	Control register C
TCC0_CTRLC.CMPD	3	Compare D Output Value
TCC0_CTRLC.CMPC	2	Compare C Output Value
TCC0_CTRLC.CMPB	1	Compare B Output Value
TCC0_CTRLC.CMPA	0	Compare A Output Value
TCC0_CTRLD	0x0803	Control Register D
TCC0_CTRLD.EVDLY	4	Event Delay
TCC0_CTRLE	0x0804	Control Register E
TCC0_INTCTRLA	0x0806	Interrupt Control Register A
TCC0_INTCTRLB	0x0807	Interrupt Control Register B
TCC0_CTRLFCLR	0x0808	Control Register F Clear
TCC0_CTRLFCLR.LUPD	1	Lock Update
TCC0_CTRLFCLR.DIR	0	Direction
TCC0_CTRLFSET	0x0809	Control Register F Set
TCC0_CTRLFSET.LUPD	1	Lock Update
TCC0_CTRLFSET.DIR	0	Direction
TCC0_CTRLGCLR	0x080a	Control Register G Clear
TCC0_CTRLGCLR.CCDBV	4	Compare or Capture D Buffer Valid
TCC0_CTRLGCLR.CCCBV	3	Compare or Capture C Buffer Valid
TCC0_CTRLGCLR.CCBBV	2	Compare or Capture B Buffer Valid
TCC0_CTRLGCLR.CCABV	1	Compare or Capture A Buffer Valid
TCC0_CTRLGCLR.PERBV	0	Period Buffer Valid
TCC0_CTRLGSET	0x080b	Control Register G Set
TCC0_CTRLGSET.CCDBV	4	Compare or Capture D Buffer Valid
TCC0_CTRLGSET.CCCBV	3	Compare or Capture C Buffer Valid
TCC0_CTRLGSET.CCBBV	2	Compare or Capture B Buffer Valid
TCC0_CTRLGSET.CCABV	1	Compare or Capture A Buffer Valid
TCC0_CTRLGSET.PERBV	0	Period Buffer Valid
TCC0_INTFLAGS	0x080c	Interrupt Flag Register
TCC0_INTFLAGS.CCDIF	7	Compare or Capture D Interrupt Flag
TCC0_INTFLAGS.CCCIF	6	Compare or Capture C Interrupt Flag
TCC0_INTFLAGS.CCBIF	5	Compare or Capture B Interrupt Flag
TCC0_INTFLAGS.CCAIF	4	Compare or Capture A Interrupt Flag
TCC0_INTFLAGS.ERRIF	1	Error Interrupt Flag
TCC0_INTFLAGS.OVFIF	0	Overflow Interrupt Flag
TCC0_TEMP	0x080f	Temporary Register For 16-bit Access
TCC0_CNT	0x0820	Count
TCC0_PER	0x0826	Period
TCC0_CCA	0x0828	Compare or Capture A
TCC0_CCB	0x082a	Compare or Capture B
TCC0_CCC	0x082c	Compare or Capture C
TCC0_CCD	0x082e	Compare or Capture D
TCC0_PERBUF	0x0836	Period Buffer
TCC0_CCABUF	0x0838	Compare Or Capture A Buffer
TCC0_CCBBUF	0x083a	Compare Or Capture B Buffer
TCC0_CCCBUF	0x083c	Compare Or Capture C Buffer
TCC0_CCDBUF	0x083e	Compare Or Capture D Buffer

TCC1_CTRLA	0x0840	Control  Register A
TCC1_CTRLB	0x0841	Control Register B
TCC1_CTRLB.CCBEN	5	Compare or Capture B Enable
TCC1_CTRLB.CCAEN	4	Compare or Capture A Enable
TCC1_CTRLC	0x0842	Control register C
TCC1_CTRLC.CMPB	1	Compare B Output Value
TCC1_CTRLC.CMPA	0	Compare A Output Value
TCC1_CTRLD	0x0843	Control Register D
TCC1_CTRLD.EVDLY	4	Event Delay
TCC1_CTRLE	0x0844	Control Register E
TCC1_CTRLE.BYTEM	0	Byte Mode
TCC1_INTCTRLA	0x0846	Interrupt Control Register A
TCC1_INTCTRLB	0x0847	Interrupt Control Register B
TCC1_CTRLFCLR	0x0848	Control Register F Clear
TCC1_CTRLFCLR.LUPD	1	Lock Update
TCC1_CTRLFCLR.DIR	0	Direction
TCC1_CTRLFSET	0x0849	Control Register F Set
TCC1_CTRLFSET.LUPD	1	Lock Update
TCC1_CTRLFSET.DIR	0	Direction
TCC1_CTRLGCLR	0x084a	Control Register G Clear
TCC1_CTRLGCLR.CCBBV	2	Compare or Capture B Buffer Valid
TCC1_CTRLGCLR.CCABV	1	Compare or Capture A Buffer Valid
TCC1_CTRLGCLR.PERBV	0	Period Buffer Valid
TCC1_CTRLGSET	0x084b	Control Register G Set
TCC1_CTRLGSET.CCBBV	2	Compare or Capture B Buffer Valid
TCC1_CTRLGSET.CCABV	1	Compare or Capture A Buffer Valid
TCC1_CTRLGSET.PERBV	0	Period Buffer Valid
TCC1_INTFLAGS	0x084c	Interrupt Flag Register
TCC1_INTFLAGS.CCBIF	5	Compare or Capture B Interrupt Flag
TCC1_INTFLAGS.CCAIF	4	Compare or Capture A Interrupt Flag
TCC1_INTFLAGS.ERRIF	1	Error Interrupt Flag
TCC1_INTFLAGS.OVFIF	0	Overflow Interrupt Flag
TCC1_TEMP	0x084f	Temporary Register For 16-bit Access
TCC1_CNT	0x0860	Count
TCC1_PER	0x0866	Period
TCC1_CCA	0x0868	Compare or Capture A
TCC1_CCB	0x086a	Compare or Capture B
TCC1_PERBUF	0x0876	Period Buffer
TCC1_CCABUF	0x0878	Compare Or Capture A Buffer
TCC1_CCBBUF	0x087a	Compare Or Capture B Buffer

TCD0_CTRLA	0x0900	Control  Register A
TCD0_CTRLB	0x0901	Control Register B
TCD0_CTRLB.CCDEN	7	Compare or Capture D Enable
TCD0_CTRLB.CCCEN	6	Compare or Capture C Enable
TCD0_CTRLB.CCBEN	5	Compare or Capture B Enable
TCD0_CTRLB.CCAEN	4	Compare or Capture A Enable
TCD0_CTRLC	0x0902	Control register C
TCD0_CTRLC.CMPD	3	Compare D Output Value
TCD0_CTRLC.CMPC	2	Compare C Output Value
TCD0_CTRLC.CMPB	1	Compare B Output Value
TCD0_CTRLC.CMPA	0	Compare A Output Value
TCD0_CTRLD	0x0903	Control Register D
TCD0_CTRLD.EVDLY	4	Event Delay
TCD0_CTRLE	0x0904	Control Register E
TCD0_INTCTRLA	0x0906	Interrupt Control Register A
TCD0_INTCTRLB	0x0907	Interrupt Control Register B
TCD0_CTRLFCLR	0x0908	Control Register F Clear
TCD0_CTRLFCLR.LUPD	1	Lock Update
TCD0_CTRLFCLR.DIR	0	Direction
TCD0_CTRLFSET	0x0909	Control Register F Set
TCD0_CTRLFSET.LUPD	1	Lock Update
TCD0_CTRLFSET.DIR	0	Direction
TCD0_CTRLGCLR	0x090a	Control Register G Clear
TCD0_CTRLGCLR.CCDBV	4	Compare or Capture D Buffer Valid
TCD0_CTRLGCLR.CCCBV	3	Compare or Capture C Buffer Valid
TCD0_CTRLGCLR.CCBBV	2	Compare or Capture B Buffer Valid
TCD0_CTRLGCLR.CCABV	1	Compare or Capture A Buffer Valid
TCD0_CTRLGCLR.PERBV	0	Period Buffer Valid
TCD0_CTRLGSET	0x090b	Control Register G Set
TCD0_CTRLGSET.CCDBV	4	Compare or Capture D Buffer Valid
TCD0_CTRLGSET.CCCBV	3	Compare or Capture C Buffer Valid
TCD0_CTRLGSET.CCBBV	2	Compare or Capture B Buffer Valid
TCD0_CTRLGSET.CCABV	1	Compare or Capture A Buffer Valid
TCD0_CTRLGSET.PERBV	0	Period Buffer Valid
TCD0_INTFLAGS	0x090c	Interrupt Flag Register
TCD0_INTFLAGS.CCDIF	7	Compare or Capture D Interrupt Flag
TCD0_INTFLAGS.CCCIF	6	Compare or Capture C Interrupt Flag
TCD0_INTFLAGS.CCBIF	5	Compare or Capture B Interrupt Flag
TCD0_INTFLAGS.CCAIF	4	Compare or Capture A Interrupt Flag
TCD0_INTFLAGS.ERRIF	1	Error Interrupt Flag
TCD0_INTFLAGS.OVFIF	0	Overflow Interrupt Flag
TCD0_TEMP	0x090f	Temporary Register For 16-bit Access
TCD0_CNT	0x0920	Count
TCD0_PER	0x0926	Period
TCD0_CCA	0x0928	Compare or Capture A
TCD0_CCB	0x092a	Compare or Capture B
TCD0_CCC	0x092c	Compare or Capture C
TCD0_CCD	0x092e	Compare or Capture D
TCD0_PERBUF	0x0936	Period Buffer
TCD0_CCABUF	0x0938	Compare Or Capture A Buffer
TCD0_CCBBUF	0x093a	Compare Or Capture B Buffer
TCD0_CCCBUF	0x093c	Compare Or Capture C Buffer
TCD0_CCDBUF	0x093e	Compare Or Capture D Buffer

TCD1_CTRLA	0x0940	Control  Register A
TCD1_CTRLB	0x0941	Control Register B
TCD1_CTRLB.CCBEN	5	Compare or Capture B Enable
TCD1_CTRLB.CCAEN	4	Compare or Capture A Enable
TCD1_CTRLC	0x0942	Control register C
TCD1_CTRLC.CMPB	1	Compare B Output Value
TCD1_CTRLC.CMPA	0	Compare A Output Value
TCD1_CTRLD	0x0943	Control Register D
TCD1_CTRLD.EVDLY	4	Event Delay
TCD1_CTRLE	0x0944	Control Register E
TCD1_CTRLE.BYTEM	0	Byte Mode
TCD1_INTCTRLA	0x0946	Interrupt Control Register A
TCD1_INTCTRLB	0x0947	Interrupt Control Register B
TCD1_CTRLFCLR	0x0948	Control Register F Clear
TCD1_CTRLFCLR.LUPD	1	Lock Update
TCD1_CTRLFCLR.DIR	0	Direction
TCD1_CTRLFSET	0x0949	Control Register F Set
TCD1_CTRLFSET.LUPD	1	Lock Update
TCD1_CTRLFSET.DIR	0	Direction
TCD1_CTRLGCLR	0x094a	Control Register G Clear
TCD1_CTRLGCLR.CCBBV	2	Compare or Capture B Buffer Valid
TCD1_CTRLGCLR.CCABV	1	Compare or Capture A Buffer Valid
TCD1_CTRLGCLR.PERBV	0	Period Buffer Valid
TCD1_CTRLGSET	0x094b	Control Register G Set
TCD1_CTRLGSET.CCBBV	2	Compare or Capture B Buffer Valid
TCD1_CTRLGSET.CCABV	1	Compare or Capture A Buffer Valid
TCD1_CTRLGSET.PERBV	0	Period Buffer Valid
TCD1_INTFLAGS	0x094c	Interrupt Flag Register
TCD1_INTFLAGS.CCBIF	5	Compare or Capture B Interrupt Flag
TCD1_INTFLAGS.CCAIF	4	Compare or Capture A Interrupt Flag
TCD1_INTFLAGS.ERRIF	1	Error Interrupt Flag
TCD1_INTFLAGS.OVFIF	0	Overflow Interrupt Flag
TCD1_TEMP	0x094f	Temporary Register For 16-bit Access
TCD1_CNT	0x0960	Count
TCD1_PER	0x0966	Period
TCD1_CCA	0x0968	Compare or Capture A
TCD1_CCB	0x096a	Compare or Capture B
TCD1_PERBUF	0x0976	Period Buffer
TCD1_CCABUF	0x0978	Compare Or Capture A Buffer
TCD1_CCBBUF	0x097a	Compare Or Capture B Buffer

TCE0_CTRLA	0x0a00	Control  Register A
TCE0_CTRLB	0x0a01	Control Register B
TCE0_CTRLB.CCDEN	7	Compare or Capture D Enable
TCE0_CTRLB.CCCEN	6	Compare or Capture C Enable
TCE0_CTRLB.CCBEN	5	Compare or Capture B Enable
TCE0_CTRLB.CCAEN	4	Compare or Capture A Enable
TCE0_CTRLC	0x0a02	Control register C
TCE0_CTRLC.CMPD	3	Compare D Output Value
TCE0_CTRLC.CMPC	2	Compare C Output Value
TCE0_CTRLC.CMPB	1	Compare B Output Value
TCE0_CTRLC.CMPA	0	Compare A Output Value
TCE0_CTRLD	0x0a03	Control Register D
TCE0_CTRLD.EVDLY	4	Event Delay
TCE0_CTRLE	0x0a04	Control Register E
TCE0_INTCTRLA	0x0a06	Interrupt Control Register A
TCE0_INTCTRLB	0x0a07	Interrupt Control Register B
TCE0_CTRLFCLR	0x0a08	Control Register F Clear
TCE0_CTRLFCLR.LUPD	1	Lock Update
TCE0_CTRLFCLR.DIR	0	Direction
TCE0_CTRLFSET	0x0a09	Control Register F Set
TCE0_CTRLFSET.LUPD	1	Lock Update
TCE0_CTRLFSET.DIR	0	Direction
TCE0_CTRLGCLR	0x0a0a	Control Register G Clear
TCE0_CTRLGCLR.CCDBV	4	Compare or Capture D Buffer Valid
TCE0_CTRLGCLR.CCCBV	3	Compare or Capture C Buffer Valid
TCE0_CTRLGCLR.CCBBV	2	Compare or Capture B Buffer Valid
TCE0_CTRLGCLR.CCABV	1	Compare or Capture A Buffer Valid
TCE0_CTRLGCLR.PERBV	0	Period Buffer Valid
TCE0_CTRLGSET	0x0a0b	Control Register G Set
TCE0_CTRLGSET.CCDBV	4	Compare or Capture D Buffer Valid
TCE0_CTRLGSET.CCCBV	3	Compare or Capture C Buffer Valid
TCE0_CTRLGSET.CCBBV	2	Compare or Capture B Buffer Valid
TCE0_CTRLGSET.CCABV	1	Compare or Capture A Buffer Valid
TCE0_CTRLGSET.PERBV	0	Period Buffer Valid
TCE0_INTFLAGS	0x0a0c	Interrupt Flag Register
TCE0_INTFLAGS.CCDIF	7	Compare or Capture D Interrupt Flag
TCE0_INTFLAGS.CCCIF	6	Compare or Capture C Interrupt Flag
TCE0_INTFLAGS.CCBIF	5	Compare or Capture B Interrupt Flag
TCE0_INTFLAGS.CCAIF	4	Compare or Capture A Interrupt Flag
TCE0_INTFLAGS.ERRIF	1	Error Interrupt Flag
TCE0_INTFLAGS.OVFIF	0	Overflow Interrupt Flag
TCE0_TEMP	0x0a0f	Temporary Register For 16-bit Access
TCE0_CNT	0x0a20	Count
TCE0_PER	0x0a26	Period
TCE0_CCA	0x0a28	Compare or Capture A
TCE0_CCB	0x0a2a	Compare or Capture B
TCE0_CCC	0x0a2c	Compare or Capture C
TCE0_CCD	0x0a2e	Compare or Capture D
TCE0_PERBUF	0x0a36	Period Buffer
TCE0_CCABUF	0x0a38	Compare Or Capture A Buffer
TCE0_CCBBUF	0x0a3a	Compare Or Capture B Buffer
TCE0_CCCBUF	0x0a3c	Compare Or Capture C Buffer
TCE0_CCDBUF	0x0a3e	Compare Or Capture D Buffer

TCC2_HCNT	0x0821	High Byte Count
TCC2_HPER	0x0827	High Byte Period
TCC2_HCMPA	0x0829	High Byte Compare A
TCC2_HCMPB	0x082b	High Byte Compare B
TCC2_HCMPC	0x082d	High Byte Compare C
TCC2_HCMPD	0x082f	High Byte Compare D

TCD2_HCNT	0x0921	High Byte Count
TCD2_HPER	0x0927	High Byte Period
TCD2_HCMPA	0x0929	High Byte Compare A
TCD2_HCMPB	0x092b	High Byte Compare B
TCD2_HCMPC	0x092d	High Byte Compare C
TCD2_HCMPD	0x092f	High Byte Compare D

AWEXC_CTRL	0x0880	Control Register
AWEXC_CTRL.PGM	5	Pattern Generation Mode
AWEXC_CTRL.CWCM	4	Common Waveform Channel Mode
AWEXC_CTRL.DTICCDEN	3	Dead Time Insertion Compare Channel D Enable
AWEXC_CTRL.DTICCCEN	2	Dead Time Insertion Compare Channel C Enable
AWEXC_CTRL.DTICCBEN	1	Dead Time Insertion Compare Channel B Enable
AWEXC_CTRL.DTICCAEN	0	Dead Time Insertion Compare Channel A Enable
AWEXC_FDEMASK	0x0882	Fault Detection Event Mask
AWEXC_FDCTRL	0x0883	Fault Detection Control Register
AWEXC_FDCTRL.FDDBD	4	Fault Detect on Disable Break Disable
AWEXC_FDCTRL.FDMODE	2	Fault Detect Mode
AWEXC_STATUS	0x0884	Status Register
AWEXC_STATUS.FDF	2	Fault Detect Flag
AWEXC_STATUS.DTHSBUFV	1	Dead Time High Side Buffer Valid
AWEXC_STATUS.DTLSBUFV	0	Dead Time Low Side Buffer Valid
AWEXC_STATUSSET	0x0885	Status Set Register
AWEXC_STATUSSET.FDF	2	Fault Detect Flag
AWEXC_STATUSSET.DTHSBUFV	1	Dead Time High Side Buffer Valid
AWEXC_STATUSSET.DTLSBUFV	0	Dead Time Low Side Buffer Valid
AWEXC_DTBOTH	0x0886	Dead Time Both Sides
AWEXC_DTBOTHBUF	0x0887	Dead Time Both Sides Buffer
AWEXC_DTLS	0x0888	Dead Time Low Side
AWEXC_DTHS	0x0889	Dead Time High Side
AWEXC_DTLSBUF	0x088a	Dead Time Low Side Buffer
AWEXC_DTHSBUF	0x088b	Dead Time High Side Buffer
AWEXC_OUTOVEN	0x088c	Output Override Enable

HIRESC_CTRLA	0x0890	Control Register
HIRESC_CTRLA.HRPLUS	2	High Resolution Plus

HIRESD_CTRLA	0x0990	Control Register
HIRESD_CTRLA.HRPLUS	2	High Resolution Plus

HIRESE_CTRLA	0x0a90	Control Register
HIRESE_CTRLA.HRPLUS	2	High Resolution Plus

USARTC0_DATA	0x08a0	Data Register
USARTC0_STATUS	0x08a1	Status Register
USARTC0_STATUS.RXCIF	7	Receive Interrupt Flag
USARTC0_STATUS.TXCIF	6	Transmit Interrupt Flag
USARTC0_STATUS.DREIF	5	Data Register Empty Flag
USARTC0_STATUS.FERR	4	Frame Error
USARTC0_STATUS.BUFOVF	3	Buffer Overflow
USARTC0_STATUS.PERR	2	Parity Error
USARTC0_STATUS.RXB8	0	Receive Bit 8
USARTC0_CTRLA	0x08a3	Control Register A
USARTC0_CTRLB	0x08a4	Control Register B
USARTC0_CTRLB.RXEN	4	Receiver Enable
USARTC0_CTRLB.TXEN	3	Transmitter Enable
USARTC0_CTRLB.CLK2X	2	Double transmission speed
USARTC0_CTRLB.MPCM	1	Multi-processor Communication Mode
USARTC0_CTRLB.TXB8	0	Transmit bit 8
USARTC0_CTRLC	0x08a5	Control Register C
USARTC0_CTRLC.SBMODE	3	Stop Bit Mode
USARTC0_BAUDCTRLA	0x08a6	Baud Rate Control Register A
USARTC0_BAUDCTRLB	0x08a7	Baud Rate Control Register B

USARTC1_DATA	0x08b0	Data Register
USARTC1_STATUS	0x08b1	Status Register
USARTC1_STATUS.RXCIF	7	Receive Interrupt Flag
USARTC1_STATUS.TXCIF	6	Transmit Interrupt Flag
USARTC1_STATUS.DREIF	5	Data Register Empty Flag
USARTC1_STATUS.FERR	4	Frame Error
USARTC1_STATUS.BUFOVF	3	Buffer Overflow
USARTC1_STATUS.PERR	2	Parity Error
USARTC1_STATUS.RXB8	0	Receive Bit 8
USARTC1_CTRLA	0x08b3	Control Register A
USARTC1_CTRLB	0x08b4	Control Register B
USARTC1_CTRLB.RXEN	4	Receiver Enable
USARTC1_CTRLB.TXEN	3	Transmitter Enable
USARTC1_CTRLB.CLK2X	2	Double transmission speed
USARTC1_CTRLB.MPCM	1	Multi-processor Communication Mode
USARTC1_CTRLB.TXB8	0	Transmit bit 8
USARTC1_CTRLC	0x08b5	Control Register C
USARTC1_CTRLC.SBMODE	3	Stop Bit Mode
USARTC1_BAUDCTRLA	0x08b6	Baud Rate Control Register A
USARTC1_BAUDCTRLB	0x08b7	Baud Rate Control Register B

USARTD0_DATA	0x09a0	Data Register
USARTD0_STATUS	0x09a1	Status Register
USARTD0_STATUS.RXCIF	7	Receive Interrupt Flag
USARTD0_STATUS.TXCIF	6	Transmit Interrupt Flag
USARTD0_STATUS.DREIF	5	Data Register Empty Flag
USARTD0_STATUS.FERR	4	Frame Error
USARTD0_STATUS.BUFOVF	3	Buffer Overflow
USARTD0_STATUS.PERR	2	Parity Error
USARTD0_STATUS.RXB8	0	Receive Bit 8
USARTD0_CTRLA	0x09a3	Control Register A
USARTD0_CTRLB	0x09a4	Control Register B
USARTD0_CTRLB.RXEN	4	Receiver Enable
USARTD0_CTRLB.TXEN	3	Transmitter Enable
USARTD0_CTRLB.CLK2X	2	Double transmission speed
USARTD0_CTRLB.MPCM	1	Multi-processor Communication Mode
USARTD0_CTRLB.TXB8	0	Transmit bit 8
USARTD0_CTRLC	0x09a5	Control Register C
USARTD0_CTRLC.SBMODE	3	Stop Bit Mode
USARTD0_BAUDCTRLA	0x09a6	Baud Rate Control Register A
USARTD0_BAUDCTRLB	0x09a7	Baud Rate Control Register B

USARTD1_DATA	0x09b0	Data Register
USARTD1_STATUS	0x09b1	Status Register
USARTD1_STATUS.RXCIF	7	Receive Interrupt Flag
USARTD1_STATUS.TXCIF	6	Transmit Interrupt Flag
USARTD1_STATUS.DREIF	5	Data Register Empty Flag
USARTD1_STATUS.FERR	4	Frame Error
USARTD1_STATUS.BUFOVF	3	Buffer Overflow
USARTD1_STATUS.PERR	2	Parity Error
USARTD1_STATUS.RXB8	0	Receive Bit 8
USARTD1_CTRLA	0x09b3	Control Register A
USARTD1_CTRLB	0x09b4	Control Register B
USARTD1_CTRLB.RXEN	4	Receiver Enable
USARTD1_CTRLB.TXEN	3	Transmitter Enable
USARTD1_CTRLB.CLK2X	2	Double transmission speed
USARTD1_CTRLB.MPCM	1	Multi-processor Communication Mode
USARTD1_CTRLB.TXB8	0	Transmit bit 8
USARTD1_CTRLC	0x09b5	Control Register C
USARTD1_CTRLC.SBMODE	3	Stop Bit Mode
USARTD1_BAUDCTRLA	0x09b6	Baud Rate Control Register A
USARTD1_BAUDCTRLB	0x09b7	Baud Rate Control Register B

USARTE0_DATA	0x0aa0	Data Register
USARTE0_STATUS	0x0aa1	Status Register
USARTE0_STATUS.RXCIF	7	Receive Interrupt Flag
USARTE0_STATUS.TXCIF	6	Transmit Interrupt Flag
USARTE0_STATUS.DREIF	5	Data Register Empty Flag
USARTE0_STATUS.FERR	4	Frame Error
USARTE0_STATUS.BUFOVF	3	Buffer Overflow
USARTE0_STATUS.PERR	2	Parity Error
USARTE0_STATUS.RXB8	0	Receive Bit 8
USARTE0_CTRLA	0x0aa3	Control Register A
USARTE0_CTRLB	0x0aa4	Control Register B
USARTE0_CTRLB.RXEN	4	Receiver Enable
USARTE0_CTRLB.TXEN	3	Transmitter Enable
USARTE0_CTRLB.CLK2X	2	Double transmission speed
USARTE0_CTRLB.MPCM	1	Multi-processor Communication Mode
USARTE0_CTRLB.TXB8	0	Transmit bit 8
USARTE0_CTRLC	0x0aa5	Control Register C
USARTE0_CTRLC.SBMODE	3	Stop Bit Mode
USARTE0_BAUDCTRLA	0x0aa6	Baud Rate Control Register A
USARTE0_BAUDCTRLB	0x0aa7	Baud Rate Control Register B

SPIC_CTRL	0x08c0	Control Register
SPIC_CTRL.CLK2X	7	Enable Double Speed
SPIC_CTRL.ENABLE	6	Enable Module
SPIC_CTRL.DORD	5	Data Order Setting
SPIC_CTRL.MASTER	4	Master Operation Enable
SPIC_INTCTRL	0x08c1	Interrupt Control Register
SPIC_STATUS	0x08c2	Status Register
SPIC_STATUS.IF	7	Interrupt Flag
SPIC_STATUS.WRCOL	6	Write Collision
SPIC_DATA	0x08c3	Data Register

SPID_CTRL	0x09c0	Control Register
SPID_CTRL.CLK2X	7	Enable Double Speed
SPID_CTRL.ENABLE	6	Enable Module
SPID_CTRL.DORD	5	Data Order Setting
SPID_CTRL.MASTER	4	Master Operation Enable
SPID_INTCTRL	0x09c1	Interrupt Control Register
SPID_STATUS	0x09c2	Status Register
SPID_STATUS.IF	7	Interrupt Flag
SPID_STATUS.WRCOL	6	Write Collision
SPID_DATA	0x09c3	Data Register

IRCOM_CTRL	0x08f8	Control Register
IRCOM_TXPLCTRL	0x08f9	IrDA Transmitter Pulse Length Control Register
IRCOM_RXPLCTRL	0x08fa	IrDA Receiver Pulse Length Control Register

