{"Source Block": ["oh/xilibs/hdl/ODDR.v@15:25@HdlIdDef", "   input D2; // Data input2\n   input R;  // Reset (depends on SRTYPE)\n   input S;  // Active high asynchronous pin\n   output Q; // Data Output that connects to the IOB pad\n\n   reg \t  Q1,Q2;\n\n   //Generate different logic based on parameters\n\n   //Only doing same edge and async reset for now   \n   \n"], "Clone Blocks": [["oh/xilibs/hdl/ODDR.v@15:25", "   input D2; // Data input2\n   input R;  // Reset (depends on SRTYPE)\n   input S;  // Active high asynchronous pin\n   output Q; // Data Output that connects to the IOB pad\n\n   reg \t  Q1,Q2;\n\n   //Generate different logic based on parameters\n\n   //Only doing same edge and async reset for now   \n   \n"]], "Diff Content": {"Delete": [], "Add": [[20, "   reg \t  Q2_reg;\n"]]}}