<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p510" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_510{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_510{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_510{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_510{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_510{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t6_510{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.9px;}
#t7_510{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t8_510{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_510{left:96px;bottom:953px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ta_510{left:96px;bottom:931px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_510{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tc_510{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.4px;}
#td_510{left:96px;bottom:838px;letter-spacing:-0.1px;word-spacing:0.02px;}
#te_510{left:377px;bottom:838px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tf_510{left:96px;bottom:816px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tg_510{left:96px;bottom:795px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_510{left:96px;bottom:773px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_510{left:96px;bottom:752px;letter-spacing:0.09px;word-spacing:-0.45px;}
#tj_510{left:96px;bottom:717px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tk_510{left:96px;bottom:696px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tl_510{left:96px;bottom:674px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tm_510{left:96px;bottom:653px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tn_510{left:96px;bottom:631px;letter-spacing:0.12px;word-spacing:-0.46px;}
#to_510{left:96px;bottom:610px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_510{left:96px;bottom:589px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_510{left:96px;bottom:553px;letter-spacing:0.11px;word-spacing:-0.42px;}
#tr_510{left:96px;bottom:532px;letter-spacing:0.12px;word-spacing:-0.43px;}
#ts_510{left:96px;bottom:496px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tt_510{left:426px;bottom:495px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tu_510{left:96px;bottom:474px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tv_510{left:96px;bottom:452px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tw_510{left:96px;bottom:412px;letter-spacing:0.11px;}
#tx_510{left:147px;bottom:412px;letter-spacing:0.16px;}
#ty_510{left:96px;bottom:377px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_510{left:96px;bottom:356px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t10_510{left:96px;bottom:334px;letter-spacing:0.14px;word-spacing:-0.4px;}
#t11_510{left:96px;bottom:313px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t12_510{left:771px;bottom:313px;}
#t13_510{left:777px;bottom:313px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t14_510{left:96px;bottom:292px;letter-spacing:0.1px;word-spacing:-0.36px;}
#t15_510{left:96px;bottom:257px;letter-spacing:0.13px;}
#t16_510{left:151px;bottom:257px;letter-spacing:0.09px;word-spacing:-0.72px;}
#t17_510{left:151px;bottom:235px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_510{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_510{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_510{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_510{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_510{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_510{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_510{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_510{font-size:18px;font-family:TimesNewRoman-BoldItalic_61l;color:#000;}
.s8_510{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s9_510{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts510" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-BoldItalic_61l;
	src: url("fonts/TimesNewRoman-BoldItalic_61l.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg510Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg510" style="-webkit-user-select: none;"><object width="935" height="1210" data="510/510.svg" type="image/svg+xml" id="pdf510" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_510" class="t s1_510">55 </span><span id="t2_510" class="t s2_510">System Resources </span>
<span id="t3_510" class="t s1_510">AMD64 Technology </span><span id="t4_510" class="t s1_510">24593—Rev. 3.41—June 2023 </span>
<span id="t5_510" class="t s3_510">System software that supports virtual-8086 mode should enable the VIF bit using CR4.VME. This </span>
<span id="t6_510" class="t s3_510">allows 8086 software to execute instructions that can set and clear the RFLAGS.IF bit without causing </span>
<span id="t7_510" class="t s3_510">an exception. With VIF enabled in virtual-8086 mode, those instructions set and clear the VIF bit </span>
<span id="t8_510" class="t s3_510">instead, giving the appearance to the 8086 software that it is modifying the RFLAGS.IF bit. System </span>
<span id="t9_510" class="t s3_510">software reads the VIF bit to determine whether or not to take the action desired by the 8086 software </span>
<span id="ta_510" class="t s3_510">(enabling or disabling interrupts by setting or clearing the RFLAGS.IF bit). </span>
<span id="tb_510" class="t s3_510">In long mode, the use of the VIF bit is supported when CR4.PVI=1. See Section 8.10 “Virtual </span>
<span id="tc_510" class="t s3_510">Interrupts,” on page 287 for more information on virtual interrupts. </span>
<span id="td_510" class="t s4_510">Virtual Interrupt Pending (VIP) Bit. </span><span id="te_510" class="t s3_510">Bit 20. The VIP bit is provided as an extension to both virtual- </span>
<span id="tf_510" class="t s3_510">8086 mode and protected mode. It is used by system software to indicate that an external, maskable </span>
<span id="tg_510" class="t s3_510">interrupt is pending (awaiting) execution by either a virtual-8086 mode or protected-mode interrupt- </span>
<span id="th_510" class="t s3_510">service routine. Software must enable virtual-8086 mode extensions (CR4.VME=1) or protected- </span>
<span id="ti_510" class="t s3_510">mode virtual interrupts (CR4.PVI=1) before using VIP. </span>
<span id="tj_510" class="t s3_510">VIP is normally set to 1 by a protected-mode interrupt-service routine that was entered from virtual- </span>
<span id="tk_510" class="t s3_510">8086 mode as a result of an external, maskable interrupt. Before returning to the virtual-8086 mode </span>
<span id="tl_510" class="t s3_510">application, the service routine sets VIP to 1 if EFLAGS.VIF=1. When the virtual-8086 mode </span>
<span id="tm_510" class="t s3_510">application attempts to enable interrupts by clearing EFLAGS.VIF to 0 while VIP=1, a general- </span>
<span id="tn_510" class="t s3_510">protection exception (#GP) occurs. The #GP service routine can then decide whether to allow the </span>
<span id="to_510" class="t s3_510">virtual-8086 mode service routine to handle the pending external, maskable interrupt. (EFLAGS is </span>
<span id="tp_510" class="t s3_510">specifically referred to in this case because virtual-8086 mode is supported only from legacy mode.) </span>
<span id="tq_510" class="t s3_510">In long mode, the use of the VIP bit is supported when CR4.PVI=1. See Section 8.10 “Virtual </span>
<span id="tr_510" class="t s3_510">Interrupts,” on page 287 for more information on virtual-8086 mode interrupts and the VIP bit. </span>
<span id="ts_510" class="t s4_510">Processor Feature Identification (ID) Bit. </span><span id="tt_510" class="t s3_510">Bit 21. The ability of software to modify this bit </span>
<span id="tu_510" class="t s3_510">indicates that the processor implementation supports the CPUID instruction. See Section 3.3 </span>
<span id="tv_510" class="t s3_510">“Processor Feature Identification,” on page 71 for more information on the CPUID instruction. </span>
<span id="tw_510" class="t s5_510">3.1.7 </span><span id="tx_510" class="t s5_510">Extended Feature Enable Register (EFER) </span>
<span id="ty_510" class="t s3_510">The extended-feature-enable register (EFER) contains control bits that enable additional processor </span>
<span id="tz_510" class="t s3_510">features not controlled by the legacy control registers. The EFER is a model-specific register (MSR) </span>
<span id="t10_510" class="t s3_510">with an address of C000_0080h (see Section 3.2 “Model-Specific Registers (MSRs),” on page 59 for </span>
<span id="t11_510" class="t s3_510">more information on MSRs). It can be read and written only by privileged software. Figure 3</span><span id="t12_510" class="t s6_510">-</span><span id="t13_510" class="t s3_510">9 on </span>
<span id="t14_510" class="t s3_510">page 56 shows the format of the EFER register. </span>
<span id="t15_510" class="t s7_510">Note: </span><span id="t16_510" class="t s8_510">Attempting to set an enable bit for a feature that is not supported by the processor will result in </span>
<span id="t17_510" class="t s8_510">a #GP(0) exception. </span>
<span id="t18_510" class="t s9_510">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
