library verilog;
use verilog.vl_types.all;
entity pll_50_400_v1_1 is
    port(
        clkin1          : in     vl_logic;
        clkout0_gate    : in     vl_logic;
        pll_rst         : in     vl_logic;
        clkout0         : out    vl_logic;
        clkout1         : out    vl_logic;
        clkout2         : out    vl_logic;
        clkout3         : out    vl_logic;
        clkout4         : out    vl_logic;
        pll_lock        : out    vl_logic
    );
end pll_50_400_v1_1;
