Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 16 23:33:04 2022
| Host         : DESKTOP-JEO1C3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Display/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.603        0.000                      0                  351        0.080        0.000                      0                  351        3.750        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.603        0.000                      0                  351        0.080        0.000                      0                  351        3.750        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.239%)  route 3.070ns (78.761%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.011     9.038    Display/my_clk/tmp_clk
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    Display/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.239%)  route 3.070ns (78.761%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.011     9.038    Display/my_clk/tmp_clk
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    Display/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.239%)  route 3.070ns (78.761%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.011     9.038    Display/my_clk/tmp_clk
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    Display/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.239%)  route 3.070ns (78.761%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.011     9.038    Display/my_clk/tmp_clk
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  Display/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.641    Display/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.828ns (22.042%)  route 2.929ns (77.958%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.869     8.896    Display/my_clk/tmp_clk
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    Display/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.828ns (22.042%)  route 2.929ns (77.958%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.869     8.896    Display/my_clk/tmp_clk
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[22]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    Display/my_clk/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.828ns (22.042%)  route 2.929ns (77.958%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.869     8.896    Display/my_clk/tmp_clk
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[23]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    Display/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.828ns (22.042%)  route 2.929ns (77.958%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.869     8.896    Display/my_clk/tmp_clk
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  Display/my_clk/div_cnt_reg[24]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    14.639    Display/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.828ns (23.152%)  route 2.748ns (76.848%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.689     8.716    Display/my_clk/tmp_clk
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[17]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.675    Display/my_clk/div_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 Display/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/my_clk/div_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.828ns (23.152%)  route 2.748ns (76.848%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.618     5.139    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Display/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.862     6.457    Display/my_clk/div_cnt[19]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  Display/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.445     7.026    Display/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  Display/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.753     7.903    Display/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.027 r  Display/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.689     8.716    Display/my_clk/tmp_clk
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    Display/my_clk/clkin_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Display/my_clk/div_cnt_reg[18]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.675    Display/my_clk/div_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMD32                                       r  RF/register_reg_r1_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMS32                                       r  RF/register_reg_r1_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMS32                                       r  RF/register_reg_r1_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 write_addr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r1_0_15_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.185%)  route 0.193ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q3_FF/Q
                         net (fo=51, routed)          0.193     1.803    RF/register_reg_r1_0_15_6_11/ADDRD3
    SLICE_X2Y20          RAMS32                                       r  RF/register_reg_r1_0_15_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    RF/register_reg_r1_0_15_6_11/WCLK
    SLICE_X2Y20          RAMS32                                       r  RF/register_reg_r1_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.723    RF/register_reg_r1_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 write_addr/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r2_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.701%)  route 0.265ns (65.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q0_FF/Q
                         net (fo=51, routed)          0.265     1.875    RF/register_reg_r2_0_15_6_11/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  RF/register_reg_r2_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    RF/register_reg_r2_0_15_6_11/WCLK
    SLICE_X2Y21          RAMD32                                       r  RF/register_reg_r2_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    RF/register_reg_r2_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 write_addr/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/register_reg_r2_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.701%)  route 0.265ns (65.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    write_addr/clkin_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  write_addr/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  write_addr/Q0_FF/Q
                         net (fo=51, routed)          0.265     1.875    RF/register_reg_r2_0_15_6_11/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  RF/register_reg_r2_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    RF/register_reg_r2_0_15_6_11/WCLK
    SLICE_X2Y21          RAMD32                                       r  RF/register_reg_r2_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    RF/register_reg_r2_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y21    Display/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y22    Display/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y22    Display/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y22    Display/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y23    Display/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y23    Display/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    Display/my_clk/div_cnt_reg[20]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y25    Display/my_clk/div_cnt_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y25    Display/my_clk/div_cnt_reg[22]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    RF/register_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    RF/register_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    RF/register_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    RF/register_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    RF/register_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    RF/register_reg_r1_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    RF/register_reg_r1_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    RF/register_reg_r1_0_15_12_15/RAMC/CLK



