# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_9_10.srcs/sources_1/new/Clock_Control.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd" \
"../../../../Lab_9_10.srcs/sources_1/new/D_FF_NE.vhd" \
"../../../../Lab_9_10.srcs/sim_1/new/TB_Clock_Control.vhd" \

# Do not sort compile order
nosort
