// Seed: 3996631566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_23 = 1;
  wire id_24, id_25, id_26;
  logic [1 : -1] id_27;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  inout wire id_5;
  output wand id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_11 = 1 < 1;
  logic [-1  !=  1 'd0 : id_6] id_12;
  wire id_13;
  wire id_14, id_15, id_16;
  wire id_17;
  ;
  assign id_12 = 1'b0;
  assign id_4  = !id_13 && id_13;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_15,
      id_4,
      id_14,
      id_17,
      id_12,
      id_13,
      id_15,
      id_16,
      id_13,
      id_8,
      id_5,
      id_11,
      id_10,
      id_12,
      id_13,
      id_2,
      id_14,
      id_7,
      id_2,
      id_14
  );
endmodule
