;redcode
;assert 1
	SPL 0, <114
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 240, 0
	SUB <-0, @3
	JMN -1, @-120
	SLT @0, @-2
	SUB @21, 53
	ADD 3, @50
	SUB <-0, @2
	SUB @21, 53
	MOV -7, <-20
	JMZ -1, @-120
	JMN -1, @-120
	SUB @121, 106
	SUB @21, 53
	DJN <1, @20
	SPL 110, 21
	SUB @127, 106
	SUB @-121, 108
	DJN @300, 90
	SUB <-0, @2
	SUB @-129, 188
	SUB @21, 53
	SUB @21, 53
	SUB @-121, 108
	CMP #1, <20
	DJN <1, @20
	JMN <-9, @-120
	SUB -0, 900
	JMZ -1, @-120
	JMZ -1, @-320
	JMZ -1, @-120
	SUB @-121, 108
	SUB @-121, 108
	SPL 110, 21
	SUB @21, 53
	SUB 0, @0
	SUB 0, 90
	SUB #13, 0
	SUB #13, 0
	ADD 300, 90
	SUB #0, -43
	ADD 300, 90
	CMP -207, <-120
	ADD 300, 90
	SPL 0, <114
	ADD 300, 90
	SPL 0, <-431
	ADD 12, 200
	SPL 0, <-431
