$date
	Thu Oct 18 22:49:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 6 ! count [5:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 6 $ count [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
x"
bx !
$end
#5
1#
0"
#10
b0 !
b0 $
1"
#15
0#
0"
#20
b1 !
b1 $
1"
#25
0"
#30
b10 !
b10 $
1"
#35
0"
#40
b11 !
b11 $
1"
#45
0"
#50
b100 !
b100 $
1"
#55
0"
#60
b101 !
b101 $
1"
#65
0"
#70
b110 !
b110 $
1"
#75
0"
#80
b111 !
b111 $
1"
#85
0"
#90
b1000 !
b1000 $
1"
#95
0"
#100
b1001 !
b1001 $
1"
#105
0"
#110
b1010 !
b1010 $
1"
#115
0"
#120
b1011 !
b1011 $
1"
#125
0"
#130
b1100 !
b1100 $
1"
#135
0"
#140
b1101 !
b1101 $
1"
#145
0"
#150
b1110 !
b1110 $
1"
#155
0"
#160
b1111 !
b1111 $
1"
#165
0"
#170
b10000 !
b10000 $
1"
#175
0"
#180
b10001 !
b10001 $
1"
#185
0"
#190
b10010 !
b10010 $
1"
#195
0"
#200
b10011 !
b10011 $
1"
#205
0"
#210
b10100 !
b10100 $
1"
#215
0"
#220
b10101 !
b10101 $
1"
#225
0"
#230
b10110 !
b10110 $
1"
#235
0"
#240
b10111 !
b10111 $
1"
#245
0"
#250
b11000 !
b11000 $
1"
#255
0"
#260
b11001 !
b11001 $
1"
#265
0"
#270
b11010 !
b11010 $
1"
#275
0"
#280
b11011 !
b11011 $
1"
#285
0"
#290
b11100 !
b11100 $
1"
#295
0"
#300
b11101 !
b11101 $
1"
#305
0"
#310
b11110 !
b11110 $
1"
#315
0"
#320
b11111 !
b11111 $
1"
#325
0"
#330
b100000 !
b100000 $
1"
#335
0"
#345
b100001 !
b100001 $
1"
#350
0"
#355
b100010 !
b100010 $
1"
#360
0"
#365
b100011 !
b100011 $
1"
#370
0"
#375
b100100 !
b100100 $
1"
#380
0"
#385
b100101 !
b100101 $
1"
#390
0"
#395
b100110 !
b100110 $
1"
#400
0"
#405
b100111 !
b100111 $
1"
#410
0"
#415
b101000 !
b101000 $
1"
#420
0"
#425
b101001 !
b101001 $
1"
#430
0"
#435
b101010 !
b101010 $
1"
#440
0"
#445
b101011 !
b101011 $
1"
#450
0"
#455
b101100 !
b101100 $
1"
#460
0"
#465
b101101 !
b101101 $
1"
#470
0"
#475
b101110 !
b101110 $
1"
#480
0"
#485
b101111 !
b101111 $
1"
#490
0"
#495
b110000 !
b110000 $
1"
#500
0"
#505
