\hypertarget{stm32f10x__rcc_8h}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+rcc.h File Reference}
\label{stm32f10x__rcc_8h}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+rcc.\+h@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+rcc.\+h}}


This file contains all the functions prototypes for the R\+CC firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+rcc.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{stm32f10x__rcc_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f10x__rcc_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_r_c_c___clocks_type_def}{R\+C\+C\+\_\+\+Clocks\+Type\+Def}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___h_s_e__configuration_ga1616626d23fbce440398578855df6f97}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+O\+FF}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___h_s_e__configuration_gabc4f70a44776c557af20496b04d9a9db}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+ON}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___h_s_e__configuration_ga09061e9909d5f588baa7bfb0f7edd9fa}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+Bypass}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___h_s_e__configuration_ga287bbcafd73d07ec915c2f793301908a}{I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+SE}(H\+SE)
\item 
\#define \hyperlink{group___p_l_l__entry__clock__source_ga53194dd3e2986980b156a3e8e456df06}{R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+S\+I\+\_\+\+Div2}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___p_l_l__entry__clock__source_ga62f02bf60a89bdef0d3a8137da3f4c2d}{R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+S\+E\+\_\+\+Div1}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___p_l_l__entry__clock__source_ga24863bc670737a2f5abce546a49e620c}{R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+S\+E\+\_\+\+Div2}~((uint32\+\_\+t)0x00030000)
\item 
\#define \hyperlink{group___p_l_l__entry__clock__source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}{I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga91b3b28fa4d56693d1eb361e24f317af}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+2}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_gafc2dd6c503b9ee6e0cfbec6d7d3a3e00}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga897be2cbbdabb6035bfe9bd515d6897f}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_gad45e4f8edbbf4d49ded913e83e3a2d06}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+5}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga2eea74b9955e556b302f4d446dd68eb4}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+6}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga1c307e520d53fa21bc60efcb71c03e01}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+7}~((uint32\+\_\+t)0x00140000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga8c1f1c5fe591f062078acf603bfbfb06}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+8}~((uint32\+\_\+t)0x00180000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga984bc5a117e3c6066e2fc7b29a0affda}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+9}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga572881d8c1e6c5b635198b286a2f4087}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+10}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga15da9e109b8556e96bdb9543347366c9}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+11}~((uint32\+\_\+t)0x00240000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga5c6729e9c63b3e84d1a86a6b0f571f88}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+12}~((uint32\+\_\+t)0x00280000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga78b3638b79c30920c09f18206daafc7a}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+13}~((uint32\+\_\+t)0x002\+C0000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga457e11adfe1e815eeb5f38de61a94328}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+14}~((uint32\+\_\+t)0x00300000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_gaad1fbc2e251391b4c469e39ccf05d642}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+15}~((uint32\+\_\+t)0x00340000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_ga98118a80e57ed822485df8a8bef3cb1f}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+16}~((uint32\+\_\+t)0x00380000)
\item 
\#define \hyperlink{group___p_l_l__multiplication__factor_gaad04edea77632618678f528dcb2b0cd5}{I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+UL}(M\+UL)
\item 
\#define \hyperlink{group___system__clock__source_ga0f392254e74dd965c48edd5aad148e20}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___system__clock__source_gabeae110e41833842f8620647ea0ce85a}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___system__clock__source_ga9301b7a07a7cb8c2c6ed87b619c1c966}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+C\+LK}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___system__clock__source_gaae9d6172a72b0a90cb3703aa59258c57}{I\+S\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define \hyperlink{group___a_h_b__clock__source_gadc3ac37d90c2082d640e5948fac0878f}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___a_h_b__clock__source_gacadd82156776154a07d128b454fc69fd}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___a_h_b__clock__source_ga458f8ae63164e878930dbebd7643f087}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)
\item 
\#define \hyperlink{group___a_h_b__clock__source_gade72fe3aca89f3e8c4fe8692ea217912}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \hyperlink{group___a_h_b__clock__source_gaefd8df4be9c9dbd9cebfb2384933500a}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \hyperlink{group___a_h_b__clock__source_gab6a2c2d4e945c607259988a9b6df26e5}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \hyperlink{group___a_h_b__clock__source_ga1a28926fcb86112058a365e01fe9a46b}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \hyperlink{group___a_h_b__clock__source_gaa28bb876893b3267a813fc98a462d5ee}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \hyperlink{group___a_h_b__clock__source_gab5b4588c455d6327bc96f131ed6698ab}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___a_h_b__clock__source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK}(H\+C\+LK)
\item 
\#define \hyperlink{group___a_p_b1___a_p_b2__clock__source_gae62b4a39ae69cc221f2ab7d4518bfb76}{R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___a_p_b1___a_p_b2__clock__source_ga177bb3648def9a961c16f93f15ca0f62}{R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___a_p_b1___a_p_b2__clock__source_gafd8cf0e32a3ea5648cdc054766bc2017}{R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div4}~((uint32\+\_\+t)0x00000500)
\item 
\#define \hyperlink{group___a_p_b1___a_p_b2__clock__source_gab2e2b6e0b8fe22d6638b672918b22097}{R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div8}~((uint32\+\_\+t)0x00000600)
\item 
\#define \hyperlink{group___a_p_b1___a_p_b2__clock__source_ga6353aaa0b302fdd5d946fd21756e2273}{R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div16}~((uint32\+\_\+t)0x00000700)
\item 
\#define \hyperlink{group___a_p_b1___a_p_b2__clock__source_gab70f1257ea47c1da4def8e351af4d9f2}{I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+C\+LK}(P\+C\+LK)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_ga2b4ef277c1b71f96e0bef4b9a72fca94}{R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+I\+R\+DY}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_gad6b6e78a426850f595ef180d292a673d}{R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+E\+R\+DY}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_ga69637e51b71f73f519c8c0a0613d042f}{R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+I\+R\+DY}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_gad13eaede352bca59611e6cae68665866}{R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+E\+R\+DY}~((uint8\+\_\+t)0x08)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_ga68d48e7811fb58f2649dce6cf0d823d9}{R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+R\+DY}~((uint8\+\_\+t)0x10)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_ga9bb34a4912d2084dc1c0834eb53aa7a3}{R\+C\+C\+\_\+\+I\+T\+\_\+\+C\+SS}~((uint8\+\_\+t)0x80)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_ga710d72ccf88ddbec09b033c81a571a83}{I\+S\+\_\+\+R\+C\+C\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x\+E0) == 0x00) \&\& ((\+I\+T) != 0x00))
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_ga7a1b771d6d9c2d8346ab58a1f046f6a6}{I\+S\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define \hyperlink{group___r_c_c___interrupt__source_ga8374741e47d696accd1a72647650ba63}{I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x60) == 0x00) \&\& ((\+I\+T) != 0x00))
\item 
\#define \hyperlink{group___u_s_b___device__clock__source_ga5e7a39e25fc37fd2b90edfe66bf1f53f}{R\+C\+C\+\_\+\+U\+S\+B\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+C\+L\+K\+\_\+1\+Div5}~((uint8\+\_\+t)0x00)
\item 
\#define \hyperlink{group___u_s_b___device__clock__source_ga8162727793b5690d6b96ad0cc7ce3866}{R\+C\+C\+\_\+\+U\+S\+B\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+C\+L\+K\+\_\+\+Div1}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___u_s_b___device__clock__source_ga484f7834b5506d9879ed84660c894250}{I\+S\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define \hyperlink{group___a_d_c__clock__source_ga6c341971f2f161320ad150faa3636b41}{R\+C\+C\+\_\+\+P\+C\+L\+K2\+\_\+\+Div2}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___a_d_c__clock__source_gaecc7a9370fb7d7772d9c90888792084c}{R\+C\+C\+\_\+\+P\+C\+L\+K2\+\_\+\+Div4}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___a_d_c__clock__source_gaffb34a845f94f4ea741a45998d28deb3}{R\+C\+C\+\_\+\+P\+C\+L\+K2\+\_\+\+Div6}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___a_d_c__clock__source_ga77d5c803e2d31a806467bb7db9d24cd0}{R\+C\+C\+\_\+\+P\+C\+L\+K2\+\_\+\+Div8}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \hyperlink{group___a_d_c__clock__source_ga6a9c4fb239566f0f3d44c8cc266e528b}{I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C\+C\+LK}(A\+D\+C\+C\+LK)
\item 
\#define \hyperlink{group___l_s_e__configuration_ga6645c27708d0cad1a4ab61d2abb24c77}{R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+O\+FF}~((uint8\+\_\+t)0x00)
\item 
\#define \hyperlink{group___l_s_e__configuration_gac981ea636c2f215e4473901e0912f55a}{R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+ON}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___l_s_e__configuration_gac911af00bffa1bd1b1676f582a8a88e1}{R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Bypass}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___l_s_e__configuration_ga95d2678bf8f46e932e7cba75619a4d2c}{I\+S\+\_\+\+R\+C\+C\+\_\+\+L\+SE}(L\+SE)
\item 
\#define \hyperlink{group___r_t_c__clock__source_ga18c0c40ff4289148c9fa44c6848d5552}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SE}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___r_t_c__clock__source_ga7758c87e4584bfa76cb99c726b7162c3}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SI}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___r_t_c__clock__source_gada0bedcd0afa5104ec0ef398d1ac2778}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div128}~((uint32\+\_\+t)0x00000300)
\item 
\#define \hyperlink{group___r_t_c__clock__source_gae76a0340b02b5342e756fa0d2112ebf5}{I\+S\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define \hyperlink{group___a_h_b__peripheral_gaf32783f8481c4343726994073918b3ff}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+\_\+\+D\+M\+A1}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___a_h_b__peripheral_ga5afb68e40dc0b0f1aa00466e49bc9e70}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+\_\+\+D\+M\+A2}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___a_h_b__peripheral_ga8aec305b766b1c0ae297f8e1be103bd1}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+\_\+\+S\+R\+AM}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___a_h_b__peripheral_ga4277d70aa6b5e0b1ec6c8fb8180aac08}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+\_\+\+F\+L\+I\+TF}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___a_h_b__peripheral_gaef0cd08bcf96323324f328675ccd5ac3}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+\_\+\+C\+RC}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___a_h_b__peripheral_ga857dbf7044a974efb142c4450eafd609}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+\_\+\+F\+S\+MC}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___a_h_b__peripheral_gaa2664a55eedcedff22532982ae753566}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+\_\+\+S\+D\+IO}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___a_h_b__peripheral_ga5fbf97a9c9f5742c94cde6ffe389aedc}{I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+F\+F\+F\+A\+A8) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga5aa9469879ffa019d4836b0d297104c5}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+F\+IO}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga8c8909c3640508e9ce31dff80010a6dd}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OB}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_gaf1f4b467becee1ff31ba2c54328a0115}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OC}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga177200a365084af306e98389edeba42b}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OD}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_gabc736c9892278ccd15848c6137d991fc}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OE}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga2dbb1e1116b57621c585e1b52c894bda}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OF}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_gaba82756d2060b97c62eb555242361b2e}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OG}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_gacd24acb2cd5ca208652157f6c13d3145}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1}~((uint32\+\_\+t)0x00000200)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga4fd76e573e827702568d6064e33448b5}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2}~((uint32\+\_\+t)0x00000400)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga0d9babf212897db0b3aa852f8a71160b}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga289cc086580f4b6a080ea0ed3dd4a7af}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1}~((uint32\+\_\+t)0x00001000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_gac951d41a08140a7d38a4faff8dd1e03e}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8}~((uint32\+\_\+t)0x00002000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga14e1b3b6d84801c223a37a954b5b1910}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga371d55bbf17bf965a213c59f2d276d72}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga774f9082c3331890c06b9fd9deafe549}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M15}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga739d0a5fe583f07f5b6fa320f2d2e53a}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M16}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga5a6217b6200d6679dc7bee4522d6038a}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M17}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga24d0145dc172bc27ed580770cf15e4d9}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga75069120ecbe86920b39c2b75c909438}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_gaba591104f4e31b1e8ce98c269035850f}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___a_p_b2__peripheral_ga89a2b95e60e90a51b26b53cc4c0e7b14}{I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x\+F\+F\+C00002) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga742bab2f04cebe587574b53f7107aeaf}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gad4454f63a511a256e55aad55c03beb76}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga80f9f3720804a97210b723696bd94d83}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga4905c26000a571fa01fc057fe31d254a}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga4974e8b8f11d54fbc0bac1988ff6254c}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6}~((uint32\+\_\+t)0x00000010)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga9415b0c46db5318bdee3f868c16b8d35}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga0a4ec40233160ca20adaa571073e7bcd}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga34397b722f46f31e898136fb51a7523a}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga7100c45768eea1484f6fd519b53e287d}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gad84e40be78ddc40b8eae1c2b0898f6b1}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG}~((uint32\+\_\+t)0x00000800)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gaa21f1dfb4fcf241c6f85a048eaca29df}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2}~((uint32\+\_\+t)0x00004000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gabb0b40e839ef7403b086482e89d56f35}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3}~((uint32\+\_\+t)0x00008000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gaa69c77220b943a42a4bacb8a3bf87dd0}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gaf72838a63d7d6200f251c1eb334cbaac}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga839d7ae3386622158210ecf53d9cd989}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4}~((uint32\+\_\+t)0x00080000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gaa00c73f88a7af45fb29df97b07acd856}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5}~((uint32\+\_\+t)0x00100000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga594f87d504f7d63697d841033d1538f6}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1}~((uint32\+\_\+t)0x00200000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga8eaeded403b5a2277fbfb3896c639416}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2}~((uint32\+\_\+t)0x00400000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga69a1b3de9a59155bc8455eea5a15e3e4}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+SB}~((uint32\+\_\+t)0x00800000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga7f1d940739de0134ae89e9e04214989d}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1}~((uint32\+\_\+t)0x02000000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga62801597b97816751c038acb1466179c}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2}~((uint32\+\_\+t)0x04000000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga2a26b65d0e38030e414a9d39276645b1}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+B\+KP}~((uint32\+\_\+t)0x08000000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga59ae4e17d5b35a934b1614f8ee883834}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_ga8d019a727701634822c19371b6aaabb5}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC}~((uint32\+\_\+t)0x20000000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gaa96437b649e13586945f40dac318a0ae}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+EC}~((uint32\+\_\+t)0x40000000)
\item 
\#define \hyperlink{group___a_p_b1__peripheral_gab68e85308494436c4c55a69c42a79f36}{I\+S\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)~((((P\+E\+R\+I\+PH) \& 0x81013600) == 0x00) \&\& ((\+P\+E\+R\+I\+P\+H) != 0x00))
\item 
\#define \hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga1f39ff9f5606d3ad56e221d253be17d3}{R\+C\+C\+\_\+\+M\+C\+O\+\_\+\+No\+Clock}~((uint8\+\_\+t)0x00)
\item 
\#define \hyperlink{group___clock__source__to__output__on___m_c_o__pin_gab766ad89492ffe915de3438aaa96891b}{R\+C\+C\+\_\+\+M\+C\+O\+\_\+\+S\+Y\+S\+C\+LK}~((uint8\+\_\+t)0x04)
\item 
\#define \hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga7206cdf03826781dc4fb1b094475d744}{R\+C\+C\+\_\+\+M\+C\+O\+\_\+\+H\+SI}~((uint8\+\_\+t)0x05)
\item 
\#define \hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga8bd64bbefd2a725a0cfe2f2902dd9b0f}{R\+C\+C\+\_\+\+M\+C\+O\+\_\+\+H\+SE}~((uint8\+\_\+t)0x06)
\item 
\#define \hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga1ce4233675bd7bdcb0220ed10ee7d8be}{R\+C\+C\+\_\+\+M\+C\+O\+\_\+\+P\+L\+L\+C\+L\+K\+\_\+\+Div2}~((uint8\+\_\+t)0x07)
\item 
\#define \hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga0c2d4d6aa8881e01b8c06d8816284b73}{I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+CO}(M\+CO)
\item 
\#define \hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+I\+R\+DY}~((uint8\+\_\+t)0x21)
\item 
\#define \hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+E\+R\+DY}~((uint8\+\_\+t)0x31)
\item 
\#define \hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+R\+DY}~((uint8\+\_\+t)0x39)
\item 
\#define \hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+E\+R\+DY}~((uint8\+\_\+t)0x41)
\item 
\#define \hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+I\+R\+DY}~((uint8\+\_\+t)0x61)
\item 
\#define \hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST}~((uint8\+\_\+t)0x7\+A)
\item 
\#define \hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST}~((uint8\+\_\+t)0x7\+B)
\item 
\#define \hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST}~((uint8\+\_\+t)0x7\+C)
\item 
\#define \hyperlink{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST}~((uint8\+\_\+t)0x7\+D)
\item 
\#define \hyperlink{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST}~((uint8\+\_\+t)0x7\+E)
\item 
\#define \hyperlink{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST}~((uint8\+\_\+t)0x7\+F)
\item 
\#define \hyperlink{group___r_c_c___flag_gaa27dea5bb62b26d0881e649770252158}{I\+S\+\_\+\+R\+C\+C\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \hyperlink{group___r_c_c___flag_gafda50a08dc048f7c272bf04ec9c2c2b7}{I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((V\+A\+L\+UE) $<$= 0x1\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___r_c_c___exported___functions_ga413f6422be11b1334abe60b3bff2e062}{R\+C\+C\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Resets the R\+CC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga432b3281546d23345642d55f8670a93d}{R\+C\+C\+\_\+\+H\+S\+E\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (H\+SE). \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{Error\+Status} \hyperlink{group___r_c_c___exported___functions_gae0f15692614dd048ee4110a056f001dc}{R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up} (void)
\begin{DoxyCompactList}\small\item\em Waits for H\+SE start-\/up. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_gaa2d6a35f5c2e0f86317c3beb222677fc}{R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value} (uint8\+\_\+t H\+S\+I\+Calibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (H\+SI) calibration value. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga0c6772a1e43765909495f57815ef69e2}{R\+C\+C\+\_\+\+H\+S\+I\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (H\+SI). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga0f67634cbe721f2c42f022d2a93229c8}{R\+C\+C\+\_\+\+P\+L\+L\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Source, uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Mul)
\begin{DoxyCompactList}\small\item\em Configures the P\+LL clock source and multiplication factor. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga84dee53c75e58fdb53571716593c2272}{R\+C\+C\+\_\+\+P\+L\+L\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga3551a36a8f0a3dc96a74d6b939048337}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the system clock (S\+Y\+S\+C\+LK). \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___r_c_c___exported___functions_gaaeb32311c208b2a980841c9c884a41ea}{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga9d0aec72e236c6cdf3a3a82dfb525491}{R\+C\+C\+\_\+\+H\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the A\+HB clock (H\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga448137346d4292985d4e7a61dd1a824f}{R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed A\+PB clock (P\+C\+L\+K1). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga09f9c010a4adca9e036da42c2ca6126a}{R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed A\+PB clock (P\+C\+L\+K2). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_gaa953aa226e9ce45300d535941e4dfe2f}{R\+C\+C\+\_\+\+I\+T\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+IT, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified R\+CC interrupts. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga895b3ff3d143c990f1cd0146aa260081}{R\+C\+C\+\_\+\+U\+S\+B\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+U\+S\+B\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the U\+SB clock (U\+S\+B\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_gadda89cdb838bf49e5fa10f3f774530a4}{R\+C\+C\+\_\+\+A\+D\+C\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+P\+C\+L\+K2)
\begin{DoxyCompactList}\small\item\em Configures the A\+DC clock (A\+D\+C\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga65209ab5c3589b249c7d70f978735ca6}{R\+C\+C\+\_\+\+L\+S\+E\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+L\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (L\+SE). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga81e3ca29fd154ac2019bba6936d6d5ed}{R\+C\+C\+\_\+\+L\+S\+I\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (L\+SI). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga1473d8a5a020642966359611c44181b0}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga9802f84846df2cea8e369234ed13b159}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the R\+TC clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga3e9944fd1ed734275222bbb3e3f29993}{R\+C\+C\+\_\+\+Get\+Clocks\+Freq} (\hyperlink{struct_r_c_c___clocks_type_def}{R\+C\+C\+\_\+\+Clocks\+Type\+Def} $\ast$R\+C\+C\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_gae0b30d8598b8393bdba9c3fefba3a968}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+HB peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga56ff55caf8d835351916b40dd030bc87}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed A\+PB (A\+P\+B2) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_gaee7cc5d73af7fe1986fceff8afd3973e}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed A\+PB (A\+P\+B1) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_gad94553850ac07106a27ee85fec37efdf}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed A\+PB (A\+P\+B2) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_gab197ae4369c10b92640a733b40ed2801}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed A\+PB (A\+P\+B1) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga636c3b72f35391e67f12a551b15fa54a}{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga8f62b86c6ca8ae6585ba1cec79431fe5}{R\+C\+C\+\_\+\+M\+C\+O\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+M\+CO)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on M\+CO pin. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___r_c_c___exported___functions_ga2897bdc52f272031c44fb1f72205d295}{R\+C\+C\+\_\+\+Get\+Flag\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga53f909dbb15a54124419084ebda97d72}{R\+C\+C\+\_\+\+Clear\+Flag} (void)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC reset flags. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_gaacbd7ed539db0aacd973a0f6eca34074}{I\+T\+Status} \hyperlink{group___r_c_c___exported___functions_ga6126c99f398ee4be410ad76ae3aee18f}{R\+C\+C\+\_\+\+Get\+I\+T\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___exported___functions_ga529842d165910f8f87e26115da36089b}{R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the R\+CC firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }