 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: H-2013.03-SP5
Date   : Mon Sep  7 00:24:03 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: res_di[1] (input port clocked by clk)
  Endpoint: minTemp_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  res_di[1] (in)                           0.08       5.58 f
  add_203/U1_1_1/CO (ADDHX1)               0.29       5.88 f
  add_203/U4/Y (AND2X2)                    0.28       6.16 f
  add_203/U2/Y (AND2X2)                    0.24       6.39 f
  add_203/U1_1_4/CO (ADDHX2)               0.22       6.61 f
  add_203/U3/Y (AND2X2)                    0.22       6.84 f
  add_203/U1_1_6/S (ADDHXL)                0.37       7.20 f
  U335/Y (INVX1)                           0.38       7.58 r
  U585/Y (AOI2BB2X1)                       0.28       7.86 r
  U580/Y (AOI32X1)                         0.24       8.10 f
  U311/Y (OA22X1)                          0.57       8.67 f
  U380/Y (OAI221X4)                        0.49       9.16 r
  U280/Y (OAI2BB1X2)                       0.32       9.48 f
  U315/Y (NOR2XL)                          0.46       9.94 r
  U317/Y (OR3X2)                           0.23      10.17 r
  minTemp_reg[3]/D (DFFRX1)                0.00      10.17 r
  data arrival time                                  10.17

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  minTemp_reg[3]/CK (DFFRX1)               0.00      10.40 r
  library setup time                      -0.23      10.17
  data required time                                 10.17
  -----------------------------------------------------------
  data required time                                 10.17
  data arrival time                                 -10.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
