Language File-Name                             IP        Library         File-Path                                                                                                                    
Verilog, mux_8_to_1.v,                         design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v                               
Verilog, design_1_mux_8_to_1_0_0.v,            design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_mux_8_to_1_0_0/sim/design_1_mux_8_to_1_0_0.v                      
Verilog, six_not_gate.v,                       design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v                           
Verilog, design_1_six_not_gate_0_0.v,          design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_six_not_gate_0_0/sim/design_1_six_not_gate_0_0.v                  
Verilog, four_2_input_and_gate.v,              design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v         
Verilog, design_1_four_2_input_and_gate_0_0.v, design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_four_2_input_and_gate_0_0/sim/design_1_four_2_input_and_gate_0_0.v
Verilog, four_2_input_or_gate.v,               design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v           
Verilog, design_1_four_2_input_or_gate_0_0.v,  design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_four_2_input_or_gate_0_0/sim/design_1_four_2_input_or_gate_0_0.v  
Verilog, xup_xnor2.v,                          design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/ipshared/xilinx.com/xup_xnor2_v1_0/xup_xnor2.srcs/sources_1/new/xup_xnor2.v    
Verilog, design_1_xup_xnor2_0_0.v,             design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_xup_xnor2_0_0/sim/design_1_xup_xnor2_0_0.v                        
Verilog, design_1_xup_xnor2_0_1.v,             design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_xup_xnor2_0_1/sim/design_1_xup_xnor2_0_1.v                        
Verilog, design_1_mux_8_to_1_0_1.v,            design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_mux_8_to_1_0_1/sim/design_1_mux_8_to_1_0_1.v                      
Verilog, design_1_six_not_gate_0_1.v,          design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_six_not_gate_0_1/sim/design_1_six_not_gate_0_1.v                  
Verilog, tri_3_input_and_gate.v,               design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/ipshared/xilinx.com/tri_3_input_and_gate_v1_0/tri_3_input_and_gate.v           
Verilog, design_1_tri_3_input_and_gate_0_0.v,  design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/src/design_1_tri_3_input_and_gate_0_0/sim/design_1_tri_3_input_and_gate_0_0.v  
Verilog, design_1.v,                           design_2, xil_defaultlib, ../../../bd/design_2/ipshared/xilinx.com/design_1_v1_0/src/design_1.v                                                        
Verilog, design_2_design_1_0_0.v,              design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_0/sim/design_2_design_1_0_0.v                                                    
Verilog, design_2_design_1_0_1.v,              design_2, xil_defaultlib, ../../../bd/design_2/ip/design_2_design_1_0_1/sim/design_2_design_1_0_1.v                                                    
Verilog, design_2.v,                           design_2, xil_defaultlib, ../../../bd/design_2/hdl/design_2.v                                                                                          
Verilog, glbl.v,                               *,        xil_defaultlib, glbl.v                                                                                                                       
