# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name array_objects_0_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_0_V_r \
    op interface \
    ports { array_objects_0_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name array_objects_1_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_1_V_r \
    op interface \
    ports { array_objects_1_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name array_objects_2_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_2_V_r \
    op interface \
    ports { array_objects_2_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name array_objects_3_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_3_V_r \
    op interface \
    ports { array_objects_3_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name array_objects_4_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_4_V_r \
    op interface \
    ports { array_objects_4_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name array_objects_5_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_5_V_r \
    op interface \
    ports { array_objects_5_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name array_objects_6_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_6_V_r \
    op interface \
    ports { array_objects_6_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name array_objects_7_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_7_V_r \
    op interface \
    ports { array_objects_7_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name array_objects_8_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_8_V_r \
    op interface \
    ports { array_objects_8_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name array_objects_9_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_9_V_r \
    op interface \
    ports { array_objects_9_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name array_objects_10_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_10_V_s \
    op interface \
    ports { array_objects_10_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name array_objects_11_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_11_V_s \
    op interface \
    ports { array_objects_11_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name array_objects_12_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_12_V_s \
    op interface \
    ports { array_objects_12_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name array_objects_13_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_13_V_s \
    op interface \
    ports { array_objects_13_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name array_objects_14_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_14_V_s \
    op interface \
    ports { array_objects_14_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name array_objects_15_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_15_V_s \
    op interface \
    ports { array_objects_15_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name array_objects_16_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_16_V_s \
    op interface \
    ports { array_objects_16_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name array_objects_17_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_17_V_s \
    op interface \
    ports { array_objects_17_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name array_objects_18_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_18_V_s \
    op interface \
    ports { array_objects_18_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name array_objects_19_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_19_V_s \
    op interface \
    ports { array_objects_19_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name array_objects_20_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_20_V_s \
    op interface \
    ports { array_objects_20_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name array_objects_21_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_21_V_s \
    op interface \
    ports { array_objects_21_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name array_objects_22_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_22_V_s \
    op interface \
    ports { array_objects_22_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name array_objects_23_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_23_V_s \
    op interface \
    ports { array_objects_23_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name array_objects_24_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_24_V_s \
    op interface \
    ports { array_objects_24_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name array_objects_25_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_25_V_s \
    op interface \
    ports { array_objects_25_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name array_objects_26_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_26_V_s \
    op interface \
    ports { array_objects_26_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name array_objects_27_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_27_V_s \
    op interface \
    ports { array_objects_27_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name array_objects_28_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_28_V_s \
    op interface \
    ports { array_objects_28_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name array_objects_29_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_29_V_s \
    op interface \
    ports { array_objects_29_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name array_objects_30_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_30_V_s \
    op interface \
    ports { array_objects_30_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name array_objects_31_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_31_V_s \
    op interface \
    ports { array_objects_31_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name array_objects_32_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_32_V_s \
    op interface \
    ports { array_objects_32_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name array_objects_33_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_33_V_s \
    op interface \
    ports { array_objects_33_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name array_objects_34_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_34_V_s \
    op interface \
    ports { array_objects_34_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name array_objects_35_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_35_V_s \
    op interface \
    ports { array_objects_35_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name array_objects_36_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_36_V_s \
    op interface \
    ports { array_objects_36_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name array_objects_37_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_37_V_s \
    op interface \
    ports { array_objects_37_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name array_objects_38_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_38_V_s \
    op interface \
    ports { array_objects_38_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name array_objects_39_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_39_V_s \
    op interface \
    ports { array_objects_39_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name array_objects_40_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_40_V_s \
    op interface \
    ports { array_objects_40_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name array_objects_41_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_41_V_s \
    op interface \
    ports { array_objects_41_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name array_objects_42_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_42_V_s \
    op interface \
    ports { array_objects_42_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name array_objects_43_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_43_V_s \
    op interface \
    ports { array_objects_43_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name array_objects_44_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_44_V_s \
    op interface \
    ports { array_objects_44_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name array_objects_45_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_45_V_s \
    op interface \
    ports { array_objects_45_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name array_objects_46_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_46_V_s \
    op interface \
    ports { array_objects_46_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name array_objects_47_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_47_V_s \
    op interface \
    ports { array_objects_47_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name array_objects_48_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_48_V_s \
    op interface \
    ports { array_objects_48_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name array_objects_49_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_49_V_s \
    op interface \
    ports { array_objects_49_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name array_objects_50_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_50_V_s \
    op interface \
    ports { array_objects_50_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name array_objects_51_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_51_V_s \
    op interface \
    ports { array_objects_51_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name array_objects_52_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_52_V_s \
    op interface \
    ports { array_objects_52_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name array_objects_53_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_53_V_s \
    op interface \
    ports { array_objects_53_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name array_objects_54_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_54_V_s \
    op interface \
    ports { array_objects_54_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name array_objects_55_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_55_V_s \
    op interface \
    ports { array_objects_55_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name array_objects_56_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_56_V_s \
    op interface \
    ports { array_objects_56_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name array_objects_57_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_57_V_s \
    op interface \
    ports { array_objects_57_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name array_objects_58_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_58_V_s \
    op interface \
    ports { array_objects_58_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name array_objects_59_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_59_V_s \
    op interface \
    ports { array_objects_59_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name array_objects_60_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_60_V_s \
    op interface \
    ports { array_objects_60_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name array_objects_61_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_61_V_s \
    op interface \
    ports { array_objects_61_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name array_objects_62_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_62_V_s \
    op interface \
    ports { array_objects_62_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name array_objects_63_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_63_V_s \
    op interface \
    ports { array_objects_63_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


