{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512480810801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512480810803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 10:33:30 2017 " "Processing started: Tue Dec  5 10:33:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512480810803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512480810803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512480810803 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512480811021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 acc-bhv " "Found design unit 2: acc-bhv" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rf-bhv " "Found design unit 3: rf-bhv" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dp-rtl2 " "Found design unit 4: dp-rtl2" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""} { "Info" "ISGN_ENTITY_NAME" "2 acc " "Found entity 2: acc" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""} { "Info" "ISGN_ENTITY_NAME" "3 rf " "Found entity 3: rf" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""} { "Info" "ISGN_ENTITY_NAME" "4 dp " "Found entity 4: dp" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/ctrl.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811541 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/cpu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811545 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FFJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FFJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811546 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811546 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811547 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811548 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811549 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811550 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811550 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512480811550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512480811550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dp " "Elaborating entity \"dp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512480811618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acc_out dp.vhdl(242) " "Verilog HDL or VHDL warning at dp.vhdl(242): object \"acc_out\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512480811621 "|dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acc_ld dp.vhdl(244) " "VHDL Signal Declaration warning at dp.vhdl(244): used implicit default value for signal \"acc_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 244 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512480811621 "|dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acc_clr dp.vhdl(244) " "VHDL Signal Declaration warning at dp.vhdl(244): used implicit default value for signal \"acc_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 244 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512480811621 "|dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acc_set dp.vhdl(244) " "VHDL Signal Declaration warning at dp.vhdl(244): used implicit default value for signal \"acc_set\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 244 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512480811621 "|dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out dp.vhdl(262) " "VHDL Process Statement warning at dp.vhdl(262): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811622 "|dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811636 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "void2 dp.vhdl(81) " "VHDL Signal Declaration warning at dp.vhdl(81): used implicit default value for signal \"void2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512480811637 "|dp|alu:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "void3 dp.vhdl(81) " "VHDL Signal Declaration warning at dp.vhdl(81): used implicit default value for signal \"void3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512480811637 "|dp|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void dp.vhdl(82) " "Verilog HDL or VHDL warning at dp.vhdl(82): object \"void\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512480811638 "|dp|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits alu:alu1\|adder4bits:adder " "Elaborating entity \"adder4bits\" for hierarchy \"alu:alu1\|adder4bits:adder\"" {  } { { "dp.vhdl" "adder" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder alu:alu1\|adder4bits:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"alu:alu1\|adder4bits:adder\|FullAdder:FA0\"" {  } { { "components/adder4bits.vhd" "FA0" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/adder4bits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4bits alu:alu1\|subtractor4bits:subtrc " "Elaborating entity \"subtractor4bits\" for hierarchy \"alu:alu1\|subtractor4bits:subtrc\"" {  } { { "dp.vhdl" "subtrc" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void subtractor4bits.vhd(27) " "Verilog HDL or VHDL warning at subtractor4bits.vhd(27): object \"void\" assigned a value but never read" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/subtractor4bits.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512480811651 "|subtractor4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_4bits alu:alu1\|mux8x1_4bits:mux0 " "Elaborating entity \"mux8x1_4bits\" for hierarchy \"alu:alu1\|mux8x1_4bits:mux0\"" {  } { { "dp.vhdl" "mux0" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811655 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux8x1_4bits.vhd(32) " "VHDL Process Statement warning at mux8x1_4bits.vhd(32): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811656 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux8x1_4bits.vhd(34) " "VHDL Process Statement warning at mux8x1_4bits.vhd(34): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811656 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux8x1_4bits.vhd(36) " "VHDL Process Statement warning at mux8x1_4bits.vhd(36): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811656 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux8x1_4bits.vhd(38) " "VHDL Process Statement warning at mux8x1_4bits.vhd(38): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811656 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux8x1_4bits.vhd(40) " "VHDL Process Statement warning at mux8x1_4bits.vhd(40): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811657 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux8x1_4bits.vhd(42) " "VHDL Process Statement warning at mux8x1_4bits.vhd(42): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811657 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux8x1_4bits.vhd(44) " "VHDL Process Statement warning at mux8x1_4bits.vhd(44): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811657 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux8x1_4bits.vhd(46) " "VHDL Process Statement warning at mux8x1_4bits.vhd(46): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811657 "|mux8x1_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_4bits alu:alu1\|mux2x1_4bits:mux1 " "Elaborating entity \"mux2x1_4bits\" for hierarchy \"alu:alu1\|mux2x1_4bits:mux1\"" {  } { { "dp.vhdl" "mux1" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811658 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2x1_4bits.vhd(21) " "VHDL Process Statement warning at mux2x1_4bits.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux2x1_4bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811658 "|mux2x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2x1_4bits.vhd(23) " "VHDL Process Statement warning at mux2x1_4bits.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/mux2x1_4bits.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512480811658 "|mux2x1_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits reg4bits:accumulador " "Elaborating entity \"reg4bits\" for hierarchy \"reg4bits:accumulador\"" {  } { { "dp.vhdl" "accumulador" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bits.vhd(33) " "Verilog HDL or VHDL warning at reg4bits.vhd(33): object \"void\" assigned a value but never read" {  } { { "components/reg4bits.vhd" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/reg4bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512480811660 "|dp|reg4bits:accumulador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK reg4bits:accumulador\|FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"reg4bits:accumulador\|FFJK:FF0\"" {  } { { "components/reg4bits.vhd" "FF0" { Text "/home/lnsnow/Quartus_Projetos/Processor/components/reg4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512480811664 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512480811899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[0\] GND " "Pin \"output_4\[0\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512480811981 "|dp|output_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[1\] GND " "Pin \"output_4\[1\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512480811981 "|dp|output_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[2\] GND " "Pin \"output_4\[2\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512480811981 "|dp|output_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[3\] GND " "Pin \"output_4\[3\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512480811981 "|dp|output_4[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512480811981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512480812129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512480812129 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 209 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512480812190 "|dp|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512480812190 "|dp|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[0\] " "No output dependent on input pin \"imm\[0\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 211 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512480812190 "|dp|imm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[1\] " "No output dependent on input pin \"imm\[1\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 211 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512480812190 "|dp|imm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[2\] " "No output dependent on input pin \"imm\[2\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 211 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512480812190 "|dp|imm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[3\] " "No output dependent on input pin \"imm\[3\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/Quartus_Projetos/Processor/dp.vhdl" 211 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512480812190 "|dp|imm[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512480812190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512480812191 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512480812191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512480812191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512480812201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 10:33:32 2017 " "Processing ended: Tue Dec  5 10:33:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512480812201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512480812201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512480812201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512480812201 ""}
