<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link href="https://fonts.googleapis.com/css2?family=Montserrat:wght@300&family=Piazzolla&display=swap"
        rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Grenze+Gotisch:wght@200&display=swap" rel="stylesheet">
    <title>NIT Jalandhar</title>

    <link href="https://unpkg.com/tailwindcss@^2/dist/tailwind.min.css" rel="stylesheet">

    <style>
        table {
            align-self: left;
            margin: 20px;
            text-align: left;
            padding: 10%;
        }

        td {
            padding: 15px;
            align-items: left;
        }

        h1 {
            text-align: center;
            color: dodgerblue;
        }

        h2 {
            text-align: center;
            color: dodgerblue;
        }

        h3 {
            text-align: center;
            color: mediumpurple;
        }
    </style>
</head>

<body>


    <br>
    <h1 style="font-size:30px; font-weight:bold">Computer Science</h1>


    <div>
        <p>
            <br>
        <h2 style="font-size:20px; font-weight:bold; font-family:Grenze">B.Tech. - Semester 3</h2>
        </p>

        <p>
            <br>
        <h3 style="font-size:20px; font-weight:bold; font-family:Grenze">
            Digital Circuits and Logic Design</h3>
        </p>

        <table class="center">
            <tr>
                <td style="background-color:azure;border-bottom:1px solid black;text-align:justify">
                    <B>1.</B>
                    Basics of Number Systems, Boolean Algebra and Logic Gates
                </td>
            </tr>
            <tr>
                <td style="border-bottom:1px solid black;text-align:justify">
                    <B>2.</B>
                    Gate – Level Minimization: The map method, Four-variable map, Five-Variable map, product of sums
                    simplification
                    Don’t-care conditions, NAND and NOR implementation other Two-level implementations, Exclusive – Or
                    function, Hardware
                    Description language (HDL).
                </td>
            </tr>
            <tr>
                <td style="background-color:azure;border-bottom:1px solid black;text-align:justify">
                    <B>3.</B>
                    Combinational Logic: Combinational Circuits, Analysis procedure Design procedure, Binary
                    Adder-Subtractor Decimal Adder,
                    Binary multiplier, magnitude comparator, Decoders, Encoders, Multiplexers, HDL for combinational
                    circuits.
                </td>
            </tr>
            <tr>
                <td style="border-bottom:1px solid black;text-align:justify">
                    <B>4.</B>
                    Synchronous Sequential Logic: Sequential circuits, latches, Flip-Flops Analysis of clocked
                    sequential circuits, HDL for
                    sequential circuits, State Reduction and Assignment, Design Procedure.
                </td>
            </tr>
            <tr>
                <td style="background-color:azure;border-bottom:1px solid black;text-align:justify">
                    <B>5.</B>
                    Registers and Counters: Registers, shift Registers, Ripple counters synchronous counters, other
                    counters, HDL for
                    Registers and counters.
                </td>
            </tr>
            <tr>
                <td style="border-bottom:1px solid black;text-align:justify">
                    <B>6.</B>
                    Memory, CPLDs, and FPGAs: Introduction, Random-Access Memory, Memory Decoding, Error Detection and
                    correction Read-only
                    memory, Programmable logic Array programmable Array logic, Sequential Programmable Devices.
                </td>
            </tr>
            <tr>
                <td style="background-color:azure;border-bottom:1px solid black;text-align:justify">
                    <B>7.</B>
                    Asynchronous Sequential Logic: Introduction, Analysis Procedure, Circuits with Latches, Design
                    Procedure, Reduction of
                    state and Flow Tables, Race-Free state Assignment Hazards, Design Example.
                </td>
            </tr>

            <tr>
                <td>
                    <B>Recommended books:</B>
                </td>
            </tr>
            <tr>
                <td>
                    <B> 1.</B>
                    DIGITAL DESIGN – Third Edition, M.Morris Mano, Pearson Education/PHI.
                </td>
            </tr>
            <tr>
                <td>
                    <B>2.</B>
                    Digital Principles and Design – Donald D.Givone, Tata McGraw Hill, Edition.
                </td>
            </tr>
            <tr>
                <td>
                    <B>3.</B>
                    John F Wakerly, “Digital Design Principles and Practices 3/e”, Pearson Education 2001.
                </td>
            </tr>
            <tr>
                <td>
                    <B>4.</B>
                    J P. Hayes, “Introduction to Digital Logic Design”, Addison-Wesley Publishing Co
                </td>
            </tr>
            <tr>
                <td>
                    <B>5.</B>
                    Charles H. Roth, Jr. Fundamentals of logic design, Cengage Learning, New Delhi
                </td>
            </tr>
        </table>
        <div class="">
            <center><a href="https://drive.google.com/folderview?id=1bPHklRxSujcSLxY2s61JkqDqzSPdBZta"><button
                        type="button" name="button"
                        style="background-color:#0073c0;font-size:20px;color:white;padding:10px 10px;margin-bottom:10px;border-radius:3px">Resources</button></a>
            </center>
        </div>

    </div>
</body>

</html>