
SERVO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000244c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001e  00800060  0000244c  000024e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  0080007e  0080007e  000024fe  2**0
                  ALLOC
  3 .stab         000018e4  00000000  00000000  00002500  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000c13  00000000  00000000  00003de4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000049f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004b37  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004ca7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000068f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000077db  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008588  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000086e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008975  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009143  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 40 0f 	jmp	0x1e80	; 0x1e80 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e4       	ldi	r30, 0x4C	; 76
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 37       	cpi	r26, 0x7E	; 126
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ae e7       	ldi	r26, 0x7E	; 126
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 38       	cpi	r26, 0x83	; 131
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 99 0f 	call	0x1f32	; 0x1f32 <main>
      8a:	0c 94 24 12 	jmp	0x2448	; 0x2448 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ed 11 	jmp	0x23da	; 0x23da <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a6 e7       	ldi	r26, 0x76	; 118
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 09 12 	jmp	0x2412	; 0x2412 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 f9 11 	jmp	0x23f2	; 0x23f2 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 15 12 	jmp	0x242a	; 0x242a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 f9 11 	jmp	0x23f2	; 0x23f2 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 15 12 	jmp	0x242a	; 0x242a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ed 11 	jmp	0x23da	; 0x23da <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	86 e7       	ldi	r24, 0x76	; 118
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 09 12 	jmp	0x2412	; 0x2412 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 f9 11 	jmp	0x23f2	; 0x23f2 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 15 12 	jmp	0x242a	; 0x242a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 f9 11 	jmp	0x23f2	; 0x23f2 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 15 12 	jmp	0x242a	; 0x242a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 f9 11 	jmp	0x23f2	; 0x23f2 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 15 12 	jmp	0x242a	; 0x242a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 fd 11 	jmp	0x23fa	; 0x23fa <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <ADC_Init>:

#include "ADC_int.h"
#include "ADC_private.h"


void ADC_Init (void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62

	// ADC Enable
	// Prescalar I/P CLK   / 8
	ADCSRA= 0b10000011 ;
     b4e:	e6 e2       	ldi	r30, 0x26	; 38
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	83 e8       	ldi	r24, 0x83	; 131
     b54:	80 83       	st	Z, r24

	// Referance Voltage as AVCC with external capacitor
	// ADC Data Right Adjustment
	// ADC 0 sellected

	ADMUX = 0b01000000 ;
     b56:	e7 e2       	ldi	r30, 0x27	; 39
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 e4       	ldi	r24, 0x40	; 64
     b5c:	80 83       	st	Z, r24

}
     b5e:	cf 91       	pop	r28
     b60:	df 91       	pop	r29
     b62:	08 95       	ret

00000b64 <ADC_Read>:


/*********************************************************/

u16 ADC_Read (u8 channel) {
     b64:	df 93       	push	r29
     b66:	cf 93       	push	r28
     b68:	0f 92       	push	r0
     b6a:	cd b7       	in	r28, 0x3d	; 61
     b6c:	de b7       	in	r29, 0x3e	; 62
     b6e:	89 83       	std	Y+1, r24	; 0x01

	// ADC Channel Selection

		channel &= 0x07;  // channel from 0 : 7  ,& to neglect any bit more than 7
     b70:	89 81       	ldd	r24, Y+1	; 0x01
     b72:	87 70       	andi	r24, 0x07	; 7
     b74:	89 83       	std	Y+1, r24	; 0x01
		ADMUX &= 0xE0;   // to save higher 3 bits as they are and set the rest to 0
     b76:	a7 e2       	ldi	r26, 0x27	; 39
     b78:	b0 e0       	ldi	r27, 0x00	; 0
     b7a:	e7 e2       	ldi	r30, 0x27	; 39
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	80 81       	ld	r24, Z
     b80:	80 7e       	andi	r24, 0xE0	; 224
     b82:	8c 93       	st	X, r24
		ADMUX |= channel;
     b84:	a7 e2       	ldi	r26, 0x27	; 39
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	e7 e2       	ldi	r30, 0x27	; 39
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	90 81       	ld	r25, Z
     b8e:	89 81       	ldd	r24, Y+1	; 0x01
     b90:	89 2b       	or	r24, r25
     b92:	8c 93       	st	X, r24


	// Start Single Convertion
		SET_BIT(ADCSRA,ADSC)  ;
     b94:	a6 e2       	ldi	r26, 0x26	; 38
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e6 e2       	ldi	r30, 0x26	; 38
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	80 64       	ori	r24, 0x40	; 64
     ba0:	8c 93       	st	X, r24


	//wait for the conversion (ADIF bit is set when conversion is done )
		while(!GET_BIT(ADCSRA,4));
     ba2:	e6 e2       	ldi	r30, 0x26	; 38
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
     ba8:	82 95       	swap	r24
     baa:	8f 70       	andi	r24, 0x0F	; 15
     bac:	88 2f       	mov	r24, r24
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	81 70       	andi	r24, 0x01	; 1
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	00 97       	sbiw	r24, 0x00	; 0
     bb6:	a9 f3       	breq	.-22     	; 0xba2 <ADC_Read+0x3e>


		return ADC;
     bb8:	e4 e2       	ldi	r30, 0x24	; 36
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	91 81       	ldd	r25, Z+1	; 0x01

}
     bc0:	0f 90       	pop	r0
     bc2:	cf 91       	pop	r28
     bc4:	df 91       	pop	r29
     bc6:	08 95       	ret

00000bc8 <DIO_SetPinValue>:
#include "DIO_int.h"
#include "DIO_reg.h"

/* IO Pins */
void DIO_SetPinValue(u8 u8PortIdCopy , u8 u8PinIdCopy, u8 u8PinValCopy)
{
     bc8:	df 93       	push	r29
     bca:	cf 93       	push	r28
     bcc:	cd b7       	in	r28, 0x3d	; 61
     bce:	de b7       	in	r29, 0x3e	; 62
     bd0:	27 97       	sbiw	r28, 0x07	; 7
     bd2:	0f b6       	in	r0, 0x3f	; 63
     bd4:	f8 94       	cli
     bd6:	de bf       	out	0x3e, r29	; 62
     bd8:	0f be       	out	0x3f, r0	; 63
     bda:	cd bf       	out	0x3d, r28	; 61
     bdc:	89 83       	std	Y+1, r24	; 0x01
     bde:	6a 83       	std	Y+2, r22	; 0x02
     be0:	4b 83       	std	Y+3, r20	; 0x03
	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((u8PortIdCopy <= PORTD_DIO) && (u8PinIdCopy <= PIN7))
     be2:	89 81       	ldd	r24, Y+1	; 0x01
     be4:	84 30       	cpi	r24, 0x04	; 4
     be6:	08 f0       	brcs	.+2      	; 0xbea <DIO_SetPinValue+0x22>
     be8:	ee c0       	rjmp	.+476    	; 0xdc6 <DIO_SetPinValue+0x1fe>
     bea:	8a 81       	ldd	r24, Y+2	; 0x02
     bec:	88 30       	cpi	r24, 0x08	; 8
     bee:	08 f0       	brcs	.+2      	; 0xbf2 <DIO_SetPinValue+0x2a>
     bf0:	ea c0       	rjmp	.+468    	; 0xdc6 <DIO_SetPinValue+0x1fe>
	{
		if (u8PinValCopy == HIGH)
     bf2:	8b 81       	ldd	r24, Y+3	; 0x03
     bf4:	81 30       	cpi	r24, 0x01	; 1
     bf6:	09 f0       	breq	.+2      	; 0xbfa <DIO_SetPinValue+0x32>
     bf8:	6f c0       	rjmp	.+222    	; 0xcd8 <DIO_SetPinValue+0x110>
		{
			/* Check on the Required PORT Number */
			switch (u8PortIdCopy)
     bfa:	89 81       	ldd	r24, Y+1	; 0x01
     bfc:	28 2f       	mov	r18, r24
     bfe:	30 e0       	ldi	r19, 0x00	; 0
     c00:	3f 83       	std	Y+7, r19	; 0x07
     c02:	2e 83       	std	Y+6, r18	; 0x06
     c04:	8e 81       	ldd	r24, Y+6	; 0x06
     c06:	9f 81       	ldd	r25, Y+7	; 0x07
     c08:	81 30       	cpi	r24, 0x01	; 1
     c0a:	91 05       	cpc	r25, r1
     c0c:	49 f1       	breq	.+82     	; 0xc60 <DIO_SetPinValue+0x98>
     c0e:	2e 81       	ldd	r18, Y+6	; 0x06
     c10:	3f 81       	ldd	r19, Y+7	; 0x07
     c12:	22 30       	cpi	r18, 0x02	; 2
     c14:	31 05       	cpc	r19, r1
     c16:	2c f4       	brge	.+10     	; 0xc22 <DIO_SetPinValue+0x5a>
     c18:	8e 81       	ldd	r24, Y+6	; 0x06
     c1a:	9f 81       	ldd	r25, Y+7	; 0x07
     c1c:	00 97       	sbiw	r24, 0x00	; 0
     c1e:	61 f0       	breq	.+24     	; 0xc38 <DIO_SetPinValue+0x70>
     c20:	d2 c0       	rjmp	.+420    	; 0xdc6 <DIO_SetPinValue+0x1fe>
     c22:	2e 81       	ldd	r18, Y+6	; 0x06
     c24:	3f 81       	ldd	r19, Y+7	; 0x07
     c26:	22 30       	cpi	r18, 0x02	; 2
     c28:	31 05       	cpc	r19, r1
     c2a:	71 f1       	breq	.+92     	; 0xc88 <DIO_SetPinValue+0xc0>
     c2c:	8e 81       	ldd	r24, Y+6	; 0x06
     c2e:	9f 81       	ldd	r25, Y+7	; 0x07
     c30:	83 30       	cpi	r24, 0x03	; 3
     c32:	91 05       	cpc	r25, r1
     c34:	e9 f1       	breq	.+122    	; 0xcb0 <DIO_SetPinValue+0xe8>
     c36:	c7 c0       	rjmp	.+398    	; 0xdc6 <DIO_SetPinValue+0x1fe>
			{
				case PORTA_DIO: SET_BIT(PORTA_Register,u8PinIdCopy); break;
     c38:	ab e3       	ldi	r26, 0x3B	; 59
     c3a:	b0 e0       	ldi	r27, 0x00	; 0
     c3c:	eb e3       	ldi	r30, 0x3B	; 59
     c3e:	f0 e0       	ldi	r31, 0x00	; 0
     c40:	80 81       	ld	r24, Z
     c42:	48 2f       	mov	r20, r24
     c44:	8a 81       	ldd	r24, Y+2	; 0x02
     c46:	28 2f       	mov	r18, r24
     c48:	30 e0       	ldi	r19, 0x00	; 0
     c4a:	81 e0       	ldi	r24, 0x01	; 1
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	02 2e       	mov	r0, r18
     c50:	02 c0       	rjmp	.+4      	; 0xc56 <DIO_SetPinValue+0x8e>
     c52:	88 0f       	add	r24, r24
     c54:	99 1f       	adc	r25, r25
     c56:	0a 94       	dec	r0
     c58:	e2 f7       	brpl	.-8      	; 0xc52 <DIO_SetPinValue+0x8a>
     c5a:	84 2b       	or	r24, r20
     c5c:	8c 93       	st	X, r24
     c5e:	b3 c0       	rjmp	.+358    	; 0xdc6 <DIO_SetPinValue+0x1fe>
				case PORTB_DIO: SET_BIT(PORTB_Register,u8PinIdCopy); break;
     c60:	a8 e3       	ldi	r26, 0x38	; 56
     c62:	b0 e0       	ldi	r27, 0x00	; 0
     c64:	e8 e3       	ldi	r30, 0x38	; 56
     c66:	f0 e0       	ldi	r31, 0x00	; 0
     c68:	80 81       	ld	r24, Z
     c6a:	48 2f       	mov	r20, r24
     c6c:	8a 81       	ldd	r24, Y+2	; 0x02
     c6e:	28 2f       	mov	r18, r24
     c70:	30 e0       	ldi	r19, 0x00	; 0
     c72:	81 e0       	ldi	r24, 0x01	; 1
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	02 2e       	mov	r0, r18
     c78:	02 c0       	rjmp	.+4      	; 0xc7e <DIO_SetPinValue+0xb6>
     c7a:	88 0f       	add	r24, r24
     c7c:	99 1f       	adc	r25, r25
     c7e:	0a 94       	dec	r0
     c80:	e2 f7       	brpl	.-8      	; 0xc7a <DIO_SetPinValue+0xb2>
     c82:	84 2b       	or	r24, r20
     c84:	8c 93       	st	X, r24
     c86:	9f c0       	rjmp	.+318    	; 0xdc6 <DIO_SetPinValue+0x1fe>
				case PORTC_DIO: SET_BIT(PORTC_Register,u8PinIdCopy); break;
     c88:	a5 e3       	ldi	r26, 0x35	; 53
     c8a:	b0 e0       	ldi	r27, 0x00	; 0
     c8c:	e5 e3       	ldi	r30, 0x35	; 53
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	48 2f       	mov	r20, r24
     c94:	8a 81       	ldd	r24, Y+2	; 0x02
     c96:	28 2f       	mov	r18, r24
     c98:	30 e0       	ldi	r19, 0x00	; 0
     c9a:	81 e0       	ldi	r24, 0x01	; 1
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	02 2e       	mov	r0, r18
     ca0:	02 c0       	rjmp	.+4      	; 0xca6 <DIO_SetPinValue+0xde>
     ca2:	88 0f       	add	r24, r24
     ca4:	99 1f       	adc	r25, r25
     ca6:	0a 94       	dec	r0
     ca8:	e2 f7       	brpl	.-8      	; 0xca2 <DIO_SetPinValue+0xda>
     caa:	84 2b       	or	r24, r20
     cac:	8c 93       	st	X, r24
     cae:	8b c0       	rjmp	.+278    	; 0xdc6 <DIO_SetPinValue+0x1fe>
				case PORTD_DIO: SET_BIT(PORTD_Register,u8PinIdCopy); break;
     cb0:	a2 e3       	ldi	r26, 0x32	; 50
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	e2 e3       	ldi	r30, 0x32	; 50
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	48 2f       	mov	r20, r24
     cbc:	8a 81       	ldd	r24, Y+2	; 0x02
     cbe:	28 2f       	mov	r18, r24
     cc0:	30 e0       	ldi	r19, 0x00	; 0
     cc2:	81 e0       	ldi	r24, 0x01	; 1
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	02 2e       	mov	r0, r18
     cc8:	02 c0       	rjmp	.+4      	; 0xcce <DIO_SetPinValue+0x106>
     cca:	88 0f       	add	r24, r24
     ccc:	99 1f       	adc	r25, r25
     cce:	0a 94       	dec	r0
     cd0:	e2 f7       	brpl	.-8      	; 0xcca <DIO_SetPinValue+0x102>
     cd2:	84 2b       	or	r24, r20
     cd4:	8c 93       	st	X, r24
     cd6:	77 c0       	rjmp	.+238    	; 0xdc6 <DIO_SetPinValue+0x1fe>
			}
		
		}
		
		else if (u8PinValCopy == LOW)
     cd8:	8b 81       	ldd	r24, Y+3	; 0x03
     cda:	88 23       	and	r24, r24
     cdc:	09 f0       	breq	.+2      	; 0xce0 <DIO_SetPinValue+0x118>
     cde:	73 c0       	rjmp	.+230    	; 0xdc6 <DIO_SetPinValue+0x1fe>
		{
			/* Check on the Required PORT Number */
			switch (u8PortIdCopy)
     ce0:	89 81       	ldd	r24, Y+1	; 0x01
     ce2:	28 2f       	mov	r18, r24
     ce4:	30 e0       	ldi	r19, 0x00	; 0
     ce6:	3d 83       	std	Y+5, r19	; 0x05
     ce8:	2c 83       	std	Y+4, r18	; 0x04
     cea:	8c 81       	ldd	r24, Y+4	; 0x04
     cec:	9d 81       	ldd	r25, Y+5	; 0x05
     cee:	81 30       	cpi	r24, 0x01	; 1
     cf0:	91 05       	cpc	r25, r1
     cf2:	59 f1       	breq	.+86     	; 0xd4a <DIO_SetPinValue+0x182>
     cf4:	2c 81       	ldd	r18, Y+4	; 0x04
     cf6:	3d 81       	ldd	r19, Y+5	; 0x05
     cf8:	22 30       	cpi	r18, 0x02	; 2
     cfa:	31 05       	cpc	r19, r1
     cfc:	2c f4       	brge	.+10     	; 0xd08 <DIO_SetPinValue+0x140>
     cfe:	8c 81       	ldd	r24, Y+4	; 0x04
     d00:	9d 81       	ldd	r25, Y+5	; 0x05
     d02:	00 97       	sbiw	r24, 0x00	; 0
     d04:	69 f0       	breq	.+26     	; 0xd20 <DIO_SetPinValue+0x158>
     d06:	5f c0       	rjmp	.+190    	; 0xdc6 <DIO_SetPinValue+0x1fe>
     d08:	2c 81       	ldd	r18, Y+4	; 0x04
     d0a:	3d 81       	ldd	r19, Y+5	; 0x05
     d0c:	22 30       	cpi	r18, 0x02	; 2
     d0e:	31 05       	cpc	r19, r1
     d10:	89 f1       	breq	.+98     	; 0xd74 <DIO_SetPinValue+0x1ac>
     d12:	8c 81       	ldd	r24, Y+4	; 0x04
     d14:	9d 81       	ldd	r25, Y+5	; 0x05
     d16:	83 30       	cpi	r24, 0x03	; 3
     d18:	91 05       	cpc	r25, r1
     d1a:	09 f4       	brne	.+2      	; 0xd1e <DIO_SetPinValue+0x156>
     d1c:	40 c0       	rjmp	.+128    	; 0xd9e <DIO_SetPinValue+0x1d6>
     d1e:	53 c0       	rjmp	.+166    	; 0xdc6 <DIO_SetPinValue+0x1fe>
			{
				case PORTA_DIO: CLR_BIT(PORTA_Register,u8PinIdCopy); break;
     d20:	ab e3       	ldi	r26, 0x3B	; 59
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	eb e3       	ldi	r30, 0x3B	; 59
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	48 2f       	mov	r20, r24
     d2c:	8a 81       	ldd	r24, Y+2	; 0x02
     d2e:	28 2f       	mov	r18, r24
     d30:	30 e0       	ldi	r19, 0x00	; 0
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	02 2e       	mov	r0, r18
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <DIO_SetPinValue+0x176>
     d3a:	88 0f       	add	r24, r24
     d3c:	99 1f       	adc	r25, r25
     d3e:	0a 94       	dec	r0
     d40:	e2 f7       	brpl	.-8      	; 0xd3a <DIO_SetPinValue+0x172>
     d42:	80 95       	com	r24
     d44:	84 23       	and	r24, r20
     d46:	8c 93       	st	X, r24
     d48:	3e c0       	rjmp	.+124    	; 0xdc6 <DIO_SetPinValue+0x1fe>
				case PORTB_DIO: CLR_BIT(PORTB_Register,u8PinIdCopy); break;
     d4a:	a8 e3       	ldi	r26, 0x38	; 56
     d4c:	b0 e0       	ldi	r27, 0x00	; 0
     d4e:	e8 e3       	ldi	r30, 0x38	; 56
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	48 2f       	mov	r20, r24
     d56:	8a 81       	ldd	r24, Y+2	; 0x02
     d58:	28 2f       	mov	r18, r24
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	02 2e       	mov	r0, r18
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <DIO_SetPinValue+0x1a0>
     d64:	88 0f       	add	r24, r24
     d66:	99 1f       	adc	r25, r25
     d68:	0a 94       	dec	r0
     d6a:	e2 f7       	brpl	.-8      	; 0xd64 <DIO_SetPinValue+0x19c>
     d6c:	80 95       	com	r24
     d6e:	84 23       	and	r24, r20
     d70:	8c 93       	st	X, r24
     d72:	29 c0       	rjmp	.+82     	; 0xdc6 <DIO_SetPinValue+0x1fe>
				case PORTC_DIO: CLR_BIT(PORTC_Register,u8PinIdCopy); break;
     d74:	a5 e3       	ldi	r26, 0x35	; 53
     d76:	b0 e0       	ldi	r27, 0x00	; 0
     d78:	e5 e3       	ldi	r30, 0x35	; 53
     d7a:	f0 e0       	ldi	r31, 0x00	; 0
     d7c:	80 81       	ld	r24, Z
     d7e:	48 2f       	mov	r20, r24
     d80:	8a 81       	ldd	r24, Y+2	; 0x02
     d82:	28 2f       	mov	r18, r24
     d84:	30 e0       	ldi	r19, 0x00	; 0
     d86:	81 e0       	ldi	r24, 0x01	; 1
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	02 2e       	mov	r0, r18
     d8c:	02 c0       	rjmp	.+4      	; 0xd92 <DIO_SetPinValue+0x1ca>
     d8e:	88 0f       	add	r24, r24
     d90:	99 1f       	adc	r25, r25
     d92:	0a 94       	dec	r0
     d94:	e2 f7       	brpl	.-8      	; 0xd8e <DIO_SetPinValue+0x1c6>
     d96:	80 95       	com	r24
     d98:	84 23       	and	r24, r20
     d9a:	8c 93       	st	X, r24
     d9c:	14 c0       	rjmp	.+40     	; 0xdc6 <DIO_SetPinValue+0x1fe>
				case PORTD_DIO: CLR_BIT(PORTD_Register,u8PinIdCopy); break;
     d9e:	a2 e3       	ldi	r26, 0x32	; 50
     da0:	b0 e0       	ldi	r27, 0x00	; 0
     da2:	e2 e3       	ldi	r30, 0x32	; 50
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	80 81       	ld	r24, Z
     da8:	48 2f       	mov	r20, r24
     daa:	8a 81       	ldd	r24, Y+2	; 0x02
     dac:	28 2f       	mov	r18, r24
     dae:	30 e0       	ldi	r19, 0x00	; 0
     db0:	81 e0       	ldi	r24, 0x01	; 1
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	02 2e       	mov	r0, r18
     db6:	02 c0       	rjmp	.+4      	; 0xdbc <DIO_SetPinValue+0x1f4>
     db8:	88 0f       	add	r24, r24
     dba:	99 1f       	adc	r25, r25
     dbc:	0a 94       	dec	r0
     dbe:	e2 f7       	brpl	.-8      	; 0xdb8 <DIO_SetPinValue+0x1f0>
     dc0:	80 95       	com	r24
     dc2:	84 23       	and	r24, r20
     dc4:	8c 93       	st	X, r24
	
	else
	{
		/* Do nothing, Error in the Pin ID or PORT ID */
	}
}
     dc6:	27 96       	adiw	r28, 0x07	; 7
     dc8:	0f b6       	in	r0, 0x3f	; 63
     dca:	f8 94       	cli
     dcc:	de bf       	out	0x3e, r29	; 62
     dce:	0f be       	out	0x3f, r0	; 63
     dd0:	cd bf       	out	0x3d, r28	; 61
     dd2:	cf 91       	pop	r28
     dd4:	df 91       	pop	r29
     dd6:	08 95       	ret

00000dd8 <DIO_GetPinValue>:

u8 DIO_GetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy)
{
     dd8:	df 93       	push	r29
     dda:	cf 93       	push	r28
     ddc:	00 d0       	rcall	.+0      	; 0xdde <DIO_GetPinValue+0x6>
     dde:	00 d0       	rcall	.+0      	; 0xde0 <DIO_GetPinValue+0x8>
     de0:	0f 92       	push	r0
     de2:	cd b7       	in	r28, 0x3d	; 61
     de4:	de b7       	in	r29, 0x3e	; 62
     de6:	8a 83       	std	Y+2, r24	; 0x02
     de8:	6b 83       	std	Y+3, r22	; 0x03
	/* Define Local Variable to get the BIT Value */
	u8 u8ResultLocal;
	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((u8PortIdCopy <= PORTD_DIO) && (u8PinIdCopy <= PIN7))
     dea:	8a 81       	ldd	r24, Y+2	; 0x02
     dec:	84 30       	cpi	r24, 0x04	; 4
     dee:	08 f0       	brcs	.+2      	; 0xdf2 <DIO_GetPinValue+0x1a>
     df0:	6c c0       	rjmp	.+216    	; 0xeca <DIO_GetPinValue+0xf2>
     df2:	8b 81       	ldd	r24, Y+3	; 0x03
     df4:	88 30       	cpi	r24, 0x08	; 8
     df6:	08 f0       	brcs	.+2      	; 0xdfa <DIO_GetPinValue+0x22>
     df8:	68 c0       	rjmp	.+208    	; 0xeca <DIO_GetPinValue+0xf2>
	{
		/* Check on the Required PORT Number */
		switch (u8PortIdCopy)
     dfa:	8a 81       	ldd	r24, Y+2	; 0x02
     dfc:	28 2f       	mov	r18, r24
     dfe:	30 e0       	ldi	r19, 0x00	; 0
     e00:	3d 83       	std	Y+5, r19	; 0x05
     e02:	2c 83       	std	Y+4, r18	; 0x04
     e04:	4c 81       	ldd	r20, Y+4	; 0x04
     e06:	5d 81       	ldd	r21, Y+5	; 0x05
     e08:	41 30       	cpi	r20, 0x01	; 1
     e0a:	51 05       	cpc	r21, r1
     e0c:	41 f1       	breq	.+80     	; 0xe5e <DIO_GetPinValue+0x86>
     e0e:	8c 81       	ldd	r24, Y+4	; 0x04
     e10:	9d 81       	ldd	r25, Y+5	; 0x05
     e12:	82 30       	cpi	r24, 0x02	; 2
     e14:	91 05       	cpc	r25, r1
     e16:	34 f4       	brge	.+12     	; 0xe24 <DIO_GetPinValue+0x4c>
     e18:	2c 81       	ldd	r18, Y+4	; 0x04
     e1a:	3d 81       	ldd	r19, Y+5	; 0x05
     e1c:	21 15       	cp	r18, r1
     e1e:	31 05       	cpc	r19, r1
     e20:	61 f0       	breq	.+24     	; 0xe3a <DIO_GetPinValue+0x62>
     e22:	55 c0       	rjmp	.+170    	; 0xece <DIO_GetPinValue+0xf6>
     e24:	4c 81       	ldd	r20, Y+4	; 0x04
     e26:	5d 81       	ldd	r21, Y+5	; 0x05
     e28:	42 30       	cpi	r20, 0x02	; 2
     e2a:	51 05       	cpc	r21, r1
     e2c:	51 f1       	breq	.+84     	; 0xe82 <DIO_GetPinValue+0xaa>
     e2e:	8c 81       	ldd	r24, Y+4	; 0x04
     e30:	9d 81       	ldd	r25, Y+5	; 0x05
     e32:	83 30       	cpi	r24, 0x03	; 3
     e34:	91 05       	cpc	r25, r1
     e36:	b9 f1       	breq	.+110    	; 0xea6 <DIO_GetPinValue+0xce>
     e38:	4a c0       	rjmp	.+148    	; 0xece <DIO_GetPinValue+0xf6>
		{
			case PORTA_DIO: u8ResultLocal= GET_BIT(PINA_Register,u8PinIdCopy); break;
     e3a:	e9 e3       	ldi	r30, 0x39	; 57
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	28 2f       	mov	r18, r24
     e42:	30 e0       	ldi	r19, 0x00	; 0
     e44:	8b 81       	ldd	r24, Y+3	; 0x03
     e46:	88 2f       	mov	r24, r24
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	a9 01       	movw	r20, r18
     e4c:	02 c0       	rjmp	.+4      	; 0xe52 <DIO_GetPinValue+0x7a>
     e4e:	55 95       	asr	r21
     e50:	47 95       	ror	r20
     e52:	8a 95       	dec	r24
     e54:	e2 f7       	brpl	.-8      	; 0xe4e <DIO_GetPinValue+0x76>
     e56:	ca 01       	movw	r24, r20
     e58:	81 70       	andi	r24, 0x01	; 1
     e5a:	89 83       	std	Y+1, r24	; 0x01
     e5c:	38 c0       	rjmp	.+112    	; 0xece <DIO_GetPinValue+0xf6>
			case PORTB_DIO: u8ResultLocal= GET_BIT(PINB_Register,u8PinIdCopy); break;
     e5e:	e6 e3       	ldi	r30, 0x36	; 54
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	80 81       	ld	r24, Z
     e64:	28 2f       	mov	r18, r24
     e66:	30 e0       	ldi	r19, 0x00	; 0
     e68:	8b 81       	ldd	r24, Y+3	; 0x03
     e6a:	88 2f       	mov	r24, r24
     e6c:	90 e0       	ldi	r25, 0x00	; 0
     e6e:	a9 01       	movw	r20, r18
     e70:	02 c0       	rjmp	.+4      	; 0xe76 <DIO_GetPinValue+0x9e>
     e72:	55 95       	asr	r21
     e74:	47 95       	ror	r20
     e76:	8a 95       	dec	r24
     e78:	e2 f7       	brpl	.-8      	; 0xe72 <DIO_GetPinValue+0x9a>
     e7a:	ca 01       	movw	r24, r20
     e7c:	81 70       	andi	r24, 0x01	; 1
     e7e:	89 83       	std	Y+1, r24	; 0x01
     e80:	26 c0       	rjmp	.+76     	; 0xece <DIO_GetPinValue+0xf6>
			case PORTC_DIO: u8ResultLocal= GET_BIT(PINC_Register,u8PinIdCopy); break;
     e82:	e3 e3       	ldi	r30, 0x33	; 51
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	28 2f       	mov	r18, r24
     e8a:	30 e0       	ldi	r19, 0x00	; 0
     e8c:	8b 81       	ldd	r24, Y+3	; 0x03
     e8e:	88 2f       	mov	r24, r24
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	a9 01       	movw	r20, r18
     e94:	02 c0       	rjmp	.+4      	; 0xe9a <DIO_GetPinValue+0xc2>
     e96:	55 95       	asr	r21
     e98:	47 95       	ror	r20
     e9a:	8a 95       	dec	r24
     e9c:	e2 f7       	brpl	.-8      	; 0xe96 <DIO_GetPinValue+0xbe>
     e9e:	ca 01       	movw	r24, r20
     ea0:	81 70       	andi	r24, 0x01	; 1
     ea2:	89 83       	std	Y+1, r24	; 0x01
     ea4:	14 c0       	rjmp	.+40     	; 0xece <DIO_GetPinValue+0xf6>
			case PORTD_DIO: u8ResultLocal= GET_BIT(PIND_Register,u8PinIdCopy); break;
     ea6:	e0 e3       	ldi	r30, 0x30	; 48
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z
     eac:	28 2f       	mov	r18, r24
     eae:	30 e0       	ldi	r19, 0x00	; 0
     eb0:	8b 81       	ldd	r24, Y+3	; 0x03
     eb2:	88 2f       	mov	r24, r24
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	a9 01       	movw	r20, r18
     eb8:	02 c0       	rjmp	.+4      	; 0xebe <DIO_GetPinValue+0xe6>
     eba:	55 95       	asr	r21
     ebc:	47 95       	ror	r20
     ebe:	8a 95       	dec	r24
     ec0:	e2 f7       	brpl	.-8      	; 0xeba <DIO_GetPinValue+0xe2>
     ec2:	ca 01       	movw	r24, r20
     ec4:	81 70       	andi	r24, 0x01	; 1
     ec6:	89 83       	std	Y+1, r24	; 0x01
     ec8:	02 c0       	rjmp	.+4      	; 0xece <DIO_GetPinValue+0xf6>
	}
	
	else
	{
		/* return 0xff in case of error in the Pin ID or PORT ID */
		u8ResultLocal = 0xFF;
     eca:	8f ef       	ldi	r24, 0xFF	; 255
     ecc:	89 83       	std	Y+1, r24	; 0x01
	}
	
	return u8ResultLocal;
     ece:	89 81       	ldd	r24, Y+1	; 0x01
}
     ed0:	0f 90       	pop	r0
     ed2:	0f 90       	pop	r0
     ed4:	0f 90       	pop	r0
     ed6:	0f 90       	pop	r0
     ed8:	0f 90       	pop	r0
     eda:	cf 91       	pop	r28
     edc:	df 91       	pop	r29
     ede:	08 95       	ret

00000ee0 <DIO_SetPinDirection>:

void DIO_SetPinDirection (u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinDirCopy)
{
     ee0:	df 93       	push	r29
     ee2:	cf 93       	push	r28
     ee4:	cd b7       	in	r28, 0x3d	; 61
     ee6:	de b7       	in	r29, 0x3e	; 62
     ee8:	27 97       	sbiw	r28, 0x07	; 7
     eea:	0f b6       	in	r0, 0x3f	; 63
     eec:	f8 94       	cli
     eee:	de bf       	out	0x3e, r29	; 62
     ef0:	0f be       	out	0x3f, r0	; 63
     ef2:	cd bf       	out	0x3d, r28	; 61
     ef4:	89 83       	std	Y+1, r24	; 0x01
     ef6:	6a 83       	std	Y+2, r22	; 0x02
     ef8:	4b 83       	std	Y+3, r20	; 0x03
	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((u8PortIdCopy <= PORTD_DIO) && (u8PinIdCopy <= PIN7))
     efa:	89 81       	ldd	r24, Y+1	; 0x01
     efc:	84 30       	cpi	r24, 0x04	; 4
     efe:	08 f0       	brcs	.+2      	; 0xf02 <DIO_SetPinDirection+0x22>
     f00:	ee c0       	rjmp	.+476    	; 0x10de <DIO_SetPinDirection+0x1fe>
     f02:	8a 81       	ldd	r24, Y+2	; 0x02
     f04:	88 30       	cpi	r24, 0x08	; 8
     f06:	08 f0       	brcs	.+2      	; 0xf0a <DIO_SetPinDirection+0x2a>
     f08:	ea c0       	rjmp	.+468    	; 0x10de <DIO_SetPinDirection+0x1fe>
	{
		if ( u8PinDirCopy == OUTPUT )
     f0a:	8b 81       	ldd	r24, Y+3	; 0x03
     f0c:	81 30       	cpi	r24, 0x01	; 1
     f0e:	09 f0       	breq	.+2      	; 0xf12 <DIO_SetPinDirection+0x32>
     f10:	6f c0       	rjmp	.+222    	; 0xff0 <DIO_SetPinDirection+0x110>
		{
			/* Check on the Required PORT Number */
			switch (u8PortIdCopy)
     f12:	89 81       	ldd	r24, Y+1	; 0x01
     f14:	28 2f       	mov	r18, r24
     f16:	30 e0       	ldi	r19, 0x00	; 0
     f18:	3f 83       	std	Y+7, r19	; 0x07
     f1a:	2e 83       	std	Y+6, r18	; 0x06
     f1c:	8e 81       	ldd	r24, Y+6	; 0x06
     f1e:	9f 81       	ldd	r25, Y+7	; 0x07
     f20:	81 30       	cpi	r24, 0x01	; 1
     f22:	91 05       	cpc	r25, r1
     f24:	49 f1       	breq	.+82     	; 0xf78 <DIO_SetPinDirection+0x98>
     f26:	2e 81       	ldd	r18, Y+6	; 0x06
     f28:	3f 81       	ldd	r19, Y+7	; 0x07
     f2a:	22 30       	cpi	r18, 0x02	; 2
     f2c:	31 05       	cpc	r19, r1
     f2e:	2c f4       	brge	.+10     	; 0xf3a <DIO_SetPinDirection+0x5a>
     f30:	8e 81       	ldd	r24, Y+6	; 0x06
     f32:	9f 81       	ldd	r25, Y+7	; 0x07
     f34:	00 97       	sbiw	r24, 0x00	; 0
     f36:	61 f0       	breq	.+24     	; 0xf50 <DIO_SetPinDirection+0x70>
     f38:	d2 c0       	rjmp	.+420    	; 0x10de <DIO_SetPinDirection+0x1fe>
     f3a:	2e 81       	ldd	r18, Y+6	; 0x06
     f3c:	3f 81       	ldd	r19, Y+7	; 0x07
     f3e:	22 30       	cpi	r18, 0x02	; 2
     f40:	31 05       	cpc	r19, r1
     f42:	71 f1       	breq	.+92     	; 0xfa0 <DIO_SetPinDirection+0xc0>
     f44:	8e 81       	ldd	r24, Y+6	; 0x06
     f46:	9f 81       	ldd	r25, Y+7	; 0x07
     f48:	83 30       	cpi	r24, 0x03	; 3
     f4a:	91 05       	cpc	r25, r1
     f4c:	e9 f1       	breq	.+122    	; 0xfc8 <DIO_SetPinDirection+0xe8>
     f4e:	c7 c0       	rjmp	.+398    	; 0x10de <DIO_SetPinDirection+0x1fe>
			{
				case PORTA_DIO: SET_BIT(DDRA_Register,u8PinIdCopy); break;
     f50:	aa e3       	ldi	r26, 0x3A	; 58
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	ea e3       	ldi	r30, 0x3A	; 58
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	48 2f       	mov	r20, r24
     f5c:	8a 81       	ldd	r24, Y+2	; 0x02
     f5e:	28 2f       	mov	r18, r24
     f60:	30 e0       	ldi	r19, 0x00	; 0
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	90 e0       	ldi	r25, 0x00	; 0
     f66:	02 2e       	mov	r0, r18
     f68:	02 c0       	rjmp	.+4      	; 0xf6e <DIO_SetPinDirection+0x8e>
     f6a:	88 0f       	add	r24, r24
     f6c:	99 1f       	adc	r25, r25
     f6e:	0a 94       	dec	r0
     f70:	e2 f7       	brpl	.-8      	; 0xf6a <DIO_SetPinDirection+0x8a>
     f72:	84 2b       	or	r24, r20
     f74:	8c 93       	st	X, r24
     f76:	b3 c0       	rjmp	.+358    	; 0x10de <DIO_SetPinDirection+0x1fe>
				case PORTB_DIO: SET_BIT(DDRB_Register,u8PinIdCopy); break;
     f78:	a7 e3       	ldi	r26, 0x37	; 55
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	e7 e3       	ldi	r30, 0x37	; 55
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	48 2f       	mov	r20, r24
     f84:	8a 81       	ldd	r24, Y+2	; 0x02
     f86:	28 2f       	mov	r18, r24
     f88:	30 e0       	ldi	r19, 0x00	; 0
     f8a:	81 e0       	ldi	r24, 0x01	; 1
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	02 2e       	mov	r0, r18
     f90:	02 c0       	rjmp	.+4      	; 0xf96 <DIO_SetPinDirection+0xb6>
     f92:	88 0f       	add	r24, r24
     f94:	99 1f       	adc	r25, r25
     f96:	0a 94       	dec	r0
     f98:	e2 f7       	brpl	.-8      	; 0xf92 <DIO_SetPinDirection+0xb2>
     f9a:	84 2b       	or	r24, r20
     f9c:	8c 93       	st	X, r24
     f9e:	9f c0       	rjmp	.+318    	; 0x10de <DIO_SetPinDirection+0x1fe>
				case PORTC_DIO: SET_BIT(DDRC_Register,u8PinIdCopy); break;
     fa0:	a4 e3       	ldi	r26, 0x34	; 52
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	e4 e3       	ldi	r30, 0x34	; 52
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	48 2f       	mov	r20, r24
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	28 2f       	mov	r18, r24
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	02 2e       	mov	r0, r18
     fb8:	02 c0       	rjmp	.+4      	; 0xfbe <DIO_SetPinDirection+0xde>
     fba:	88 0f       	add	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	0a 94       	dec	r0
     fc0:	e2 f7       	brpl	.-8      	; 0xfba <DIO_SetPinDirection+0xda>
     fc2:	84 2b       	or	r24, r20
     fc4:	8c 93       	st	X, r24
     fc6:	8b c0       	rjmp	.+278    	; 0x10de <DIO_SetPinDirection+0x1fe>
				case PORTD_DIO: SET_BIT(DDRD_Register,u8PinIdCopy); break;
     fc8:	a1 e3       	ldi	r26, 0x31	; 49
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	e1 e3       	ldi	r30, 0x31	; 49
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	48 2f       	mov	r20, r24
     fd4:	8a 81       	ldd	r24, Y+2	; 0x02
     fd6:	28 2f       	mov	r18, r24
     fd8:	30 e0       	ldi	r19, 0x00	; 0
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	02 2e       	mov	r0, r18
     fe0:	02 c0       	rjmp	.+4      	; 0xfe6 <DIO_SetPinDirection+0x106>
     fe2:	88 0f       	add	r24, r24
     fe4:	99 1f       	adc	r25, r25
     fe6:	0a 94       	dec	r0
     fe8:	e2 f7       	brpl	.-8      	; 0xfe2 <DIO_SetPinDirection+0x102>
     fea:	84 2b       	or	r24, r20
     fec:	8c 93       	st	X, r24
     fee:	77 c0       	rjmp	.+238    	; 0x10de <DIO_SetPinDirection+0x1fe>
			}
		}
		
		else if ( u8PinDirCopy == INPUT )
     ff0:	8b 81       	ldd	r24, Y+3	; 0x03
     ff2:	88 23       	and	r24, r24
     ff4:	09 f0       	breq	.+2      	; 0xff8 <DIO_SetPinDirection+0x118>
     ff6:	73 c0       	rjmp	.+230    	; 0x10de <DIO_SetPinDirection+0x1fe>
		{
			/* Check on the Required PORT Number */
			switch (u8PortIdCopy)
     ff8:	89 81       	ldd	r24, Y+1	; 0x01
     ffa:	28 2f       	mov	r18, r24
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	3d 83       	std	Y+5, r19	; 0x05
    1000:	2c 83       	std	Y+4, r18	; 0x04
    1002:	8c 81       	ldd	r24, Y+4	; 0x04
    1004:	9d 81       	ldd	r25, Y+5	; 0x05
    1006:	81 30       	cpi	r24, 0x01	; 1
    1008:	91 05       	cpc	r25, r1
    100a:	59 f1       	breq	.+86     	; 0x1062 <DIO_SetPinDirection+0x182>
    100c:	2c 81       	ldd	r18, Y+4	; 0x04
    100e:	3d 81       	ldd	r19, Y+5	; 0x05
    1010:	22 30       	cpi	r18, 0x02	; 2
    1012:	31 05       	cpc	r19, r1
    1014:	2c f4       	brge	.+10     	; 0x1020 <DIO_SetPinDirection+0x140>
    1016:	8c 81       	ldd	r24, Y+4	; 0x04
    1018:	9d 81       	ldd	r25, Y+5	; 0x05
    101a:	00 97       	sbiw	r24, 0x00	; 0
    101c:	69 f0       	breq	.+26     	; 0x1038 <DIO_SetPinDirection+0x158>
    101e:	5f c0       	rjmp	.+190    	; 0x10de <DIO_SetPinDirection+0x1fe>
    1020:	2c 81       	ldd	r18, Y+4	; 0x04
    1022:	3d 81       	ldd	r19, Y+5	; 0x05
    1024:	22 30       	cpi	r18, 0x02	; 2
    1026:	31 05       	cpc	r19, r1
    1028:	89 f1       	breq	.+98     	; 0x108c <DIO_SetPinDirection+0x1ac>
    102a:	8c 81       	ldd	r24, Y+4	; 0x04
    102c:	9d 81       	ldd	r25, Y+5	; 0x05
    102e:	83 30       	cpi	r24, 0x03	; 3
    1030:	91 05       	cpc	r25, r1
    1032:	09 f4       	brne	.+2      	; 0x1036 <DIO_SetPinDirection+0x156>
    1034:	40 c0       	rjmp	.+128    	; 0x10b6 <DIO_SetPinDirection+0x1d6>
    1036:	53 c0       	rjmp	.+166    	; 0x10de <DIO_SetPinDirection+0x1fe>
			{
				case PORTA_DIO: CLR_BIT(DDRA_Register,u8PinIdCopy); break;
    1038:	aa e3       	ldi	r26, 0x3A	; 58
    103a:	b0 e0       	ldi	r27, 0x00	; 0
    103c:	ea e3       	ldi	r30, 0x3A	; 58
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	80 81       	ld	r24, Z
    1042:	48 2f       	mov	r20, r24
    1044:	8a 81       	ldd	r24, Y+2	; 0x02
    1046:	28 2f       	mov	r18, r24
    1048:	30 e0       	ldi	r19, 0x00	; 0
    104a:	81 e0       	ldi	r24, 0x01	; 1
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	02 2e       	mov	r0, r18
    1050:	02 c0       	rjmp	.+4      	; 0x1056 <DIO_SetPinDirection+0x176>
    1052:	88 0f       	add	r24, r24
    1054:	99 1f       	adc	r25, r25
    1056:	0a 94       	dec	r0
    1058:	e2 f7       	brpl	.-8      	; 0x1052 <DIO_SetPinDirection+0x172>
    105a:	80 95       	com	r24
    105c:	84 23       	and	r24, r20
    105e:	8c 93       	st	X, r24
    1060:	3e c0       	rjmp	.+124    	; 0x10de <DIO_SetPinDirection+0x1fe>
				case PORTB_DIO: CLR_BIT(DDRB_Register,u8PinIdCopy); break;
    1062:	a7 e3       	ldi	r26, 0x37	; 55
    1064:	b0 e0       	ldi	r27, 0x00	; 0
    1066:	e7 e3       	ldi	r30, 0x37	; 55
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	80 81       	ld	r24, Z
    106c:	48 2f       	mov	r20, r24
    106e:	8a 81       	ldd	r24, Y+2	; 0x02
    1070:	28 2f       	mov	r18, r24
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	81 e0       	ldi	r24, 0x01	; 1
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	02 2e       	mov	r0, r18
    107a:	02 c0       	rjmp	.+4      	; 0x1080 <DIO_SetPinDirection+0x1a0>
    107c:	88 0f       	add	r24, r24
    107e:	99 1f       	adc	r25, r25
    1080:	0a 94       	dec	r0
    1082:	e2 f7       	brpl	.-8      	; 0x107c <DIO_SetPinDirection+0x19c>
    1084:	80 95       	com	r24
    1086:	84 23       	and	r24, r20
    1088:	8c 93       	st	X, r24
    108a:	29 c0       	rjmp	.+82     	; 0x10de <DIO_SetPinDirection+0x1fe>
				case PORTC_DIO: CLR_BIT(DDRC_Register,u8PinIdCopy); break;
    108c:	a4 e3       	ldi	r26, 0x34	; 52
    108e:	b0 e0       	ldi	r27, 0x00	; 0
    1090:	e4 e3       	ldi	r30, 0x34	; 52
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	80 81       	ld	r24, Z
    1096:	48 2f       	mov	r20, r24
    1098:	8a 81       	ldd	r24, Y+2	; 0x02
    109a:	28 2f       	mov	r18, r24
    109c:	30 e0       	ldi	r19, 0x00	; 0
    109e:	81 e0       	ldi	r24, 0x01	; 1
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	02 2e       	mov	r0, r18
    10a4:	02 c0       	rjmp	.+4      	; 0x10aa <DIO_SetPinDirection+0x1ca>
    10a6:	88 0f       	add	r24, r24
    10a8:	99 1f       	adc	r25, r25
    10aa:	0a 94       	dec	r0
    10ac:	e2 f7       	brpl	.-8      	; 0x10a6 <DIO_SetPinDirection+0x1c6>
    10ae:	80 95       	com	r24
    10b0:	84 23       	and	r24, r20
    10b2:	8c 93       	st	X, r24
    10b4:	14 c0       	rjmp	.+40     	; 0x10de <DIO_SetPinDirection+0x1fe>
				case PORTD_DIO: CLR_BIT(DDRD_Register,u8PinIdCopy); break;
    10b6:	a1 e3       	ldi	r26, 0x31	; 49
    10b8:	b0 e0       	ldi	r27, 0x00	; 0
    10ba:	e1 e3       	ldi	r30, 0x31	; 49
    10bc:	f0 e0       	ldi	r31, 0x00	; 0
    10be:	80 81       	ld	r24, Z
    10c0:	48 2f       	mov	r20, r24
    10c2:	8a 81       	ldd	r24, Y+2	; 0x02
    10c4:	28 2f       	mov	r18, r24
    10c6:	30 e0       	ldi	r19, 0x00	; 0
    10c8:	81 e0       	ldi	r24, 0x01	; 1
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	02 2e       	mov	r0, r18
    10ce:	02 c0       	rjmp	.+4      	; 0x10d4 <DIO_SetPinDirection+0x1f4>
    10d0:	88 0f       	add	r24, r24
    10d2:	99 1f       	adc	r25, r25
    10d4:	0a 94       	dec	r0
    10d6:	e2 f7       	brpl	.-8      	; 0x10d0 <DIO_SetPinDirection+0x1f0>
    10d8:	80 95       	com	r24
    10da:	84 23       	and	r24, r20
    10dc:	8c 93       	st	X, r24
	
	else
	{
		/* Do nothing, Error in the Pin ID or PORT ID */
	}
}
    10de:	27 96       	adiw	r28, 0x07	; 7
    10e0:	0f b6       	in	r0, 0x3f	; 63
    10e2:	f8 94       	cli
    10e4:	de bf       	out	0x3e, r29	; 62
    10e6:	0f be       	out	0x3f, r0	; 63
    10e8:	cd bf       	out	0x3d, r28	; 61
    10ea:	cf 91       	pop	r28
    10ec:	df 91       	pop	r29
    10ee:	08 95       	ret

000010f0 <DIO_SetPortDirection>:


/* IO Ports */
void DIO_SetPortDirection (u8 u8PortId, u8 u8PortDir)
{
    10f0:	df 93       	push	r29
    10f2:	cf 93       	push	r28
    10f4:	00 d0       	rcall	.+0      	; 0x10f6 <DIO_SetPortDirection+0x6>
    10f6:	00 d0       	rcall	.+0      	; 0x10f8 <DIO_SetPortDirection+0x8>
    10f8:	cd b7       	in	r28, 0x3d	; 61
    10fa:	de b7       	in	r29, 0x3e	; 62
    10fc:	89 83       	std	Y+1, r24	; 0x01
    10fe:	6a 83       	std	Y+2, r22	; 0x02
	/* Check on the Required PORT Number */
	switch (u8PortId)
    1100:	89 81       	ldd	r24, Y+1	; 0x01
    1102:	28 2f       	mov	r18, r24
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	3c 83       	std	Y+4, r19	; 0x04
    1108:	2b 83       	std	Y+3, r18	; 0x03
    110a:	8b 81       	ldd	r24, Y+3	; 0x03
    110c:	9c 81       	ldd	r25, Y+4	; 0x04
    110e:	81 30       	cpi	r24, 0x01	; 1
    1110:	91 05       	cpc	r25, r1
    1112:	d1 f0       	breq	.+52     	; 0x1148 <DIO_SetPortDirection+0x58>
    1114:	2b 81       	ldd	r18, Y+3	; 0x03
    1116:	3c 81       	ldd	r19, Y+4	; 0x04
    1118:	22 30       	cpi	r18, 0x02	; 2
    111a:	31 05       	cpc	r19, r1
    111c:	2c f4       	brge	.+10     	; 0x1128 <DIO_SetPortDirection+0x38>
    111e:	8b 81       	ldd	r24, Y+3	; 0x03
    1120:	9c 81       	ldd	r25, Y+4	; 0x04
    1122:	00 97       	sbiw	r24, 0x00	; 0
    1124:	61 f0       	breq	.+24     	; 0x113e <DIO_SetPortDirection+0x4e>
    1126:	1e c0       	rjmp	.+60     	; 0x1164 <DIO_SetPortDirection+0x74>
    1128:	2b 81       	ldd	r18, Y+3	; 0x03
    112a:	3c 81       	ldd	r19, Y+4	; 0x04
    112c:	22 30       	cpi	r18, 0x02	; 2
    112e:	31 05       	cpc	r19, r1
    1130:	81 f0       	breq	.+32     	; 0x1152 <DIO_SetPortDirection+0x62>
    1132:	8b 81       	ldd	r24, Y+3	; 0x03
    1134:	9c 81       	ldd	r25, Y+4	; 0x04
    1136:	83 30       	cpi	r24, 0x03	; 3
    1138:	91 05       	cpc	r25, r1
    113a:	81 f0       	breq	.+32     	; 0x115c <DIO_SetPortDirection+0x6c>
    113c:	13 c0       	rjmp	.+38     	; 0x1164 <DIO_SetPortDirection+0x74>
	{
			case PORTA_DIO: DDRA_Register = u8PortDir; break;
    113e:	ea e3       	ldi	r30, 0x3A	; 58
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	8a 81       	ldd	r24, Y+2	; 0x02
    1144:	80 83       	st	Z, r24
    1146:	0e c0       	rjmp	.+28     	; 0x1164 <DIO_SetPortDirection+0x74>
			case PORTB_DIO: DDRB_Register = u8PortDir; break;
    1148:	e7 e3       	ldi	r30, 0x37	; 55
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	8a 81       	ldd	r24, Y+2	; 0x02
    114e:	80 83       	st	Z, r24
    1150:	09 c0       	rjmp	.+18     	; 0x1164 <DIO_SetPortDirection+0x74>
			case PORTC_DIO: DDRC_Register = u8PortDir; break;
    1152:	e4 e3       	ldi	r30, 0x34	; 52
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	8a 81       	ldd	r24, Y+2	; 0x02
    1158:	80 83       	st	Z, r24
    115a:	04 c0       	rjmp	.+8      	; 0x1164 <DIO_SetPortDirection+0x74>
			case PORTD_DIO: DDRD_Register = u8PortDir; break;
    115c:	e1 e3       	ldi	r30, 0x31	; 49
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	8a 81       	ldd	r24, Y+2	; 0x02
    1162:	80 83       	st	Z, r24
		default: /* Wrong Port ID */       break;
	}
}
    1164:	0f 90       	pop	r0
    1166:	0f 90       	pop	r0
    1168:	0f 90       	pop	r0
    116a:	0f 90       	pop	r0
    116c:	cf 91       	pop	r28
    116e:	df 91       	pop	r29
    1170:	08 95       	ret

00001172 <DIO_SetPortValue>:

void DIO_SetPortValue (u8 u8PortId, u8 u8PortVal)
{
    1172:	df 93       	push	r29
    1174:	cf 93       	push	r28
    1176:	00 d0       	rcall	.+0      	; 0x1178 <DIO_SetPortValue+0x6>
    1178:	00 d0       	rcall	.+0      	; 0x117a <DIO_SetPortValue+0x8>
    117a:	cd b7       	in	r28, 0x3d	; 61
    117c:	de b7       	in	r29, 0x3e	; 62
    117e:	89 83       	std	Y+1, r24	; 0x01
    1180:	6a 83       	std	Y+2, r22	; 0x02
	/* Check on the Required PORT Number */
	switch (u8PortId)
    1182:	89 81       	ldd	r24, Y+1	; 0x01
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	3c 83       	std	Y+4, r19	; 0x04
    118a:	2b 83       	std	Y+3, r18	; 0x03
    118c:	8b 81       	ldd	r24, Y+3	; 0x03
    118e:	9c 81       	ldd	r25, Y+4	; 0x04
    1190:	81 30       	cpi	r24, 0x01	; 1
    1192:	91 05       	cpc	r25, r1
    1194:	d1 f0       	breq	.+52     	; 0x11ca <DIO_SetPortValue+0x58>
    1196:	2b 81       	ldd	r18, Y+3	; 0x03
    1198:	3c 81       	ldd	r19, Y+4	; 0x04
    119a:	22 30       	cpi	r18, 0x02	; 2
    119c:	31 05       	cpc	r19, r1
    119e:	2c f4       	brge	.+10     	; 0x11aa <DIO_SetPortValue+0x38>
    11a0:	8b 81       	ldd	r24, Y+3	; 0x03
    11a2:	9c 81       	ldd	r25, Y+4	; 0x04
    11a4:	00 97       	sbiw	r24, 0x00	; 0
    11a6:	61 f0       	breq	.+24     	; 0x11c0 <DIO_SetPortValue+0x4e>
    11a8:	1e c0       	rjmp	.+60     	; 0x11e6 <DIO_SetPortValue+0x74>
    11aa:	2b 81       	ldd	r18, Y+3	; 0x03
    11ac:	3c 81       	ldd	r19, Y+4	; 0x04
    11ae:	22 30       	cpi	r18, 0x02	; 2
    11b0:	31 05       	cpc	r19, r1
    11b2:	81 f0       	breq	.+32     	; 0x11d4 <DIO_SetPortValue+0x62>
    11b4:	8b 81       	ldd	r24, Y+3	; 0x03
    11b6:	9c 81       	ldd	r25, Y+4	; 0x04
    11b8:	83 30       	cpi	r24, 0x03	; 3
    11ba:	91 05       	cpc	r25, r1
    11bc:	81 f0       	breq	.+32     	; 0x11de <DIO_SetPortValue+0x6c>
    11be:	13 c0       	rjmp	.+38     	; 0x11e6 <DIO_SetPortValue+0x74>
	{
			case PORTA_DIO: PORTA_Register = u8PortVal; break;
    11c0:	eb e3       	ldi	r30, 0x3B	; 59
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	8a 81       	ldd	r24, Y+2	; 0x02
    11c6:	80 83       	st	Z, r24
    11c8:	0e c0       	rjmp	.+28     	; 0x11e6 <DIO_SetPortValue+0x74>
			case PORTB_DIO: PORTB_Register = u8PortVal; break;
    11ca:	e8 e3       	ldi	r30, 0x38	; 56
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	80 83       	st	Z, r24
    11d2:	09 c0       	rjmp	.+18     	; 0x11e6 <DIO_SetPortValue+0x74>
			case PORTC_DIO: PORTC_Register = u8PortVal; break;
    11d4:	e5 e3       	ldi	r30, 0x35	; 53
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	8a 81       	ldd	r24, Y+2	; 0x02
    11da:	80 83       	st	Z, r24
    11dc:	04 c0       	rjmp	.+8      	; 0x11e6 <DIO_SetPortValue+0x74>
			case PORTD_DIO: PORTD_Register = u8PortVal; break;
    11de:	e2 e3       	ldi	r30, 0x32	; 50
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	8a 81       	ldd	r24, Y+2	; 0x02
    11e4:	80 83       	st	Z, r24
		default: /* Wrong Port ID */        break;
	}
}
    11e6:	0f 90       	pop	r0
    11e8:	0f 90       	pop	r0
    11ea:	0f 90       	pop	r0
    11ec:	0f 90       	pop	r0
    11ee:	cf 91       	pop	r28
    11f0:	df 91       	pop	r29
    11f2:	08 95       	ret

000011f4 <LCD_vidWriteCommand>:

#include "LCD_int.h"


/****************************************************************/
void LCD_vidWriteCommand (u8 u8CmdCpy) {
    11f4:	df 93       	push	r29
    11f6:	cf 93       	push	r28
    11f8:	cd b7       	in	r28, 0x3d	; 61
    11fa:	de b7       	in	r29, 0x3e	; 62
    11fc:	2f 97       	sbiw	r28, 0x0f	; 15
    11fe:	0f b6       	in	r0, 0x3f	; 63
    1200:	f8 94       	cli
    1202:	de bf       	out	0x3e, r29	; 62
    1204:	0f be       	out	0x3f, r0	; 63
    1206:	cd bf       	out	0x3d, r28	; 61
    1208:	8f 87       	std	Y+15, r24	; 0x0f
	  // Set RS = 0
	  DIO_SetPinValue(PORTD_DIO , PIN1, LOW);
    120a:	83 e0       	ldi	r24, 0x03	; 3
    120c:	61 e0       	ldi	r22, 0x01	; 1
    120e:	40 e0       	ldi	r20, 0x00	; 0
    1210:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>

	  // Set R/W = 0
	  DIO_SetPinValue(PORTD_DIO , PIN2, LOW);
    1214:	83 e0       	ldi	r24, 0x03	; 3
    1216:	62 e0       	ldi	r22, 0x02	; 2
    1218:	40 e0       	ldi	r20, 0x00	; 0
    121a:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>

	  // Set EN = 0
	  DIO_SetPinValue(PORTD_DIO , PIN3, HIGH);
    121e:	83 e0       	ldi	r24, 0x03	; 3
    1220:	63 e0       	ldi	r22, 0x03	; 3
    1222:	41 e0       	ldi	r20, 0x01	; 1
    1224:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>

	  DIO_SetPortValue (PORTC_DIO,u8CmdCpy);
    1228:	82 e0       	ldi	r24, 0x02	; 2
    122a:	6f 85       	ldd	r22, Y+15	; 0x0f
    122c:	0e 94 b9 08 	call	0x1172	; 0x1172 <DIO_SetPortValue>

	  // set EN to 1 after settting command
	  // pulse
	  DIO_SetPinValue(PORTD_DIO , PIN3, LOW);
    1230:	83 e0       	ldi	r24, 0x03	; 3
    1232:	63 e0       	ldi	r22, 0x03	; 3
    1234:	40 e0       	ldi	r20, 0x00	; 0
    1236:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>
    123a:	80 e0       	ldi	r24, 0x00	; 0
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	a0 e2       	ldi	r26, 0x20	; 32
    1240:	b1 e4       	ldi	r27, 0x41	; 65
    1242:	8b 87       	std	Y+11, r24	; 0x0b
    1244:	9c 87       	std	Y+12, r25	; 0x0c
    1246:	ad 87       	std	Y+13, r26	; 0x0d
    1248:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    124a:	6b 85       	ldd	r22, Y+11	; 0x0b
    124c:	7c 85       	ldd	r23, Y+12	; 0x0c
    124e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1250:	9e 85       	ldd	r25, Y+14	; 0x0e
    1252:	20 e0       	ldi	r18, 0x00	; 0
    1254:	30 e0       	ldi	r19, 0x00	; 0
    1256:	4a ef       	ldi	r20, 0xFA	; 250
    1258:	54 e4       	ldi	r21, 0x44	; 68
    125a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    125e:	dc 01       	movw	r26, r24
    1260:	cb 01       	movw	r24, r22
    1262:	8f 83       	std	Y+7, r24	; 0x07
    1264:	98 87       	std	Y+8, r25	; 0x08
    1266:	a9 87       	std	Y+9, r26	; 0x09
    1268:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    126a:	6f 81       	ldd	r22, Y+7	; 0x07
    126c:	78 85       	ldd	r23, Y+8	; 0x08
    126e:	89 85       	ldd	r24, Y+9	; 0x09
    1270:	9a 85       	ldd	r25, Y+10	; 0x0a
    1272:	20 e0       	ldi	r18, 0x00	; 0
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	40 e8       	ldi	r20, 0x80	; 128
    1278:	5f e3       	ldi	r21, 0x3F	; 63
    127a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    127e:	88 23       	and	r24, r24
    1280:	2c f4       	brge	.+10     	; 0x128c <LCD_vidWriteCommand+0x98>
		__ticks = 1;
    1282:	81 e0       	ldi	r24, 0x01	; 1
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	9e 83       	std	Y+6, r25	; 0x06
    1288:	8d 83       	std	Y+5, r24	; 0x05
    128a:	3f c0       	rjmp	.+126    	; 0x130a <LCD_vidWriteCommand+0x116>
	else if (__tmp > 65535)
    128c:	6f 81       	ldd	r22, Y+7	; 0x07
    128e:	78 85       	ldd	r23, Y+8	; 0x08
    1290:	89 85       	ldd	r24, Y+9	; 0x09
    1292:	9a 85       	ldd	r25, Y+10	; 0x0a
    1294:	20 e0       	ldi	r18, 0x00	; 0
    1296:	3f ef       	ldi	r19, 0xFF	; 255
    1298:	4f e7       	ldi	r20, 0x7F	; 127
    129a:	57 e4       	ldi	r21, 0x47	; 71
    129c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    12a0:	18 16       	cp	r1, r24
    12a2:	4c f5       	brge	.+82     	; 0x12f6 <LCD_vidWriteCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12a4:	6b 85       	ldd	r22, Y+11	; 0x0b
    12a6:	7c 85       	ldd	r23, Y+12	; 0x0c
    12a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    12aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    12ac:	20 e0       	ldi	r18, 0x00	; 0
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	40 e2       	ldi	r20, 0x20	; 32
    12b2:	51 e4       	ldi	r21, 0x41	; 65
    12b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12b8:	dc 01       	movw	r26, r24
    12ba:	cb 01       	movw	r24, r22
    12bc:	bc 01       	movw	r22, r24
    12be:	cd 01       	movw	r24, r26
    12c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12c4:	dc 01       	movw	r26, r24
    12c6:	cb 01       	movw	r24, r22
    12c8:	9e 83       	std	Y+6, r25	; 0x06
    12ca:	8d 83       	std	Y+5, r24	; 0x05
    12cc:	0f c0       	rjmp	.+30     	; 0x12ec <LCD_vidWriteCommand+0xf8>
    12ce:	88 ec       	ldi	r24, 0xC8	; 200
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	9c 83       	std	Y+4, r25	; 0x04
    12d4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    12d6:	8b 81       	ldd	r24, Y+3	; 0x03
    12d8:	9c 81       	ldd	r25, Y+4	; 0x04
    12da:	01 97       	sbiw	r24, 0x01	; 1
    12dc:	f1 f7       	brne	.-4      	; 0x12da <LCD_vidWriteCommand+0xe6>
    12de:	9c 83       	std	Y+4, r25	; 0x04
    12e0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12e2:	8d 81       	ldd	r24, Y+5	; 0x05
    12e4:	9e 81       	ldd	r25, Y+6	; 0x06
    12e6:	01 97       	sbiw	r24, 0x01	; 1
    12e8:	9e 83       	std	Y+6, r25	; 0x06
    12ea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12ec:	8d 81       	ldd	r24, Y+5	; 0x05
    12ee:	9e 81       	ldd	r25, Y+6	; 0x06
    12f0:	00 97       	sbiw	r24, 0x00	; 0
    12f2:	69 f7       	brne	.-38     	; 0x12ce <LCD_vidWriteCommand+0xda>
    12f4:	14 c0       	rjmp	.+40     	; 0x131e <LCD_vidWriteCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12f6:	6f 81       	ldd	r22, Y+7	; 0x07
    12f8:	78 85       	ldd	r23, Y+8	; 0x08
    12fa:	89 85       	ldd	r24, Y+9	; 0x09
    12fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    12fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1302:	dc 01       	movw	r26, r24
    1304:	cb 01       	movw	r24, r22
    1306:	9e 83       	std	Y+6, r25	; 0x06
    1308:	8d 83       	std	Y+5, r24	; 0x05
    130a:	8d 81       	ldd	r24, Y+5	; 0x05
    130c:	9e 81       	ldd	r25, Y+6	; 0x06
    130e:	9a 83       	std	Y+2, r25	; 0x02
    1310:	89 83       	std	Y+1, r24	; 0x01
    1312:	89 81       	ldd	r24, Y+1	; 0x01
    1314:	9a 81       	ldd	r25, Y+2	; 0x02
    1316:	01 97       	sbiw	r24, 0x01	; 1
    1318:	f1 f7       	brne	.-4      	; 0x1316 <LCD_vidWriteCommand+0x122>
    131a:	9a 83       	std	Y+2, r25	; 0x02
    131c:	89 83       	std	Y+1, r24	; 0x01
	  _delay_ms(10);
	  DIO_SetPinValue(PORTD_DIO , PIN3, HIGH);
    131e:	83 e0       	ldi	r24, 0x03	; 3
    1320:	63 e0       	ldi	r22, 0x03	; 3
    1322:	41 e0       	ldi	r20, 0x01	; 1
    1324:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>

  }
    1328:	2f 96       	adiw	r28, 0x0f	; 15
    132a:	0f b6       	in	r0, 0x3f	; 63
    132c:	f8 94       	cli
    132e:	de bf       	out	0x3e, r29	; 62
    1330:	0f be       	out	0x3f, r0	; 63
    1332:	cd bf       	out	0x3d, r28	; 61
    1334:	cf 91       	pop	r28
    1336:	df 91       	pop	r29
    1338:	08 95       	ret

0000133a <LCD_vidInitialize>:


/****************************************************************/


void LCD_vidInitialize(void){
    133a:	0f 93       	push	r16
    133c:	1f 93       	push	r17
    133e:	df 93       	push	r29
    1340:	cf 93       	push	r28
    1342:	cd b7       	in	r28, 0x3d	; 61
    1344:	de b7       	in	r29, 0x3e	; 62
    1346:	c6 54       	subi	r28, 0x46	; 70
    1348:	d0 40       	sbci	r29, 0x00	; 0
    134a:	0f b6       	in	r0, 0x3f	; 63
    134c:	f8 94       	cli
    134e:	de bf       	out	0x3e, r29	; 62
    1350:	0f be       	out	0x3f, r0	; 63
    1352:	cd bf       	out	0x3d, r28	; 61


	 // set VDD @ A0 to 5 volt
	  DIO_SetPinValue(PORTD_DIO , PIN0, HIGH);
    1354:	83 e0       	ldi	r24, 0x03	; 3
    1356:	60 e0       	ldi	r22, 0x00	; 0
    1358:	41 e0       	ldi	r20, 0x01	; 1
    135a:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>
    135e:	fe 01       	movw	r30, r28
    1360:	ed 5b       	subi	r30, 0xBD	; 189
    1362:	ff 4f       	sbci	r31, 0xFF	; 255
    1364:	80 e0       	ldi	r24, 0x00	; 0
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	a8 e4       	ldi	r26, 0x48	; 72
    136a:	b2 e4       	ldi	r27, 0x42	; 66
    136c:	80 83       	st	Z, r24
    136e:	91 83       	std	Z+1, r25	; 0x01
    1370:	a2 83       	std	Z+2, r26	; 0x02
    1372:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1374:	8e 01       	movw	r16, r28
    1376:	01 5c       	subi	r16, 0xC1	; 193
    1378:	1f 4f       	sbci	r17, 0xFF	; 255
    137a:	fe 01       	movw	r30, r28
    137c:	ed 5b       	subi	r30, 0xBD	; 189
    137e:	ff 4f       	sbci	r31, 0xFF	; 255
    1380:	60 81       	ld	r22, Z
    1382:	71 81       	ldd	r23, Z+1	; 0x01
    1384:	82 81       	ldd	r24, Z+2	; 0x02
    1386:	93 81       	ldd	r25, Z+3	; 0x03
    1388:	20 e0       	ldi	r18, 0x00	; 0
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	4a ef       	ldi	r20, 0xFA	; 250
    138e:	54 e4       	ldi	r21, 0x44	; 68
    1390:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1394:	dc 01       	movw	r26, r24
    1396:	cb 01       	movw	r24, r22
    1398:	f8 01       	movw	r30, r16
    139a:	80 83       	st	Z, r24
    139c:	91 83       	std	Z+1, r25	; 0x01
    139e:	a2 83       	std	Z+2, r26	; 0x02
    13a0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    13a2:	fe 01       	movw	r30, r28
    13a4:	ff 96       	adiw	r30, 0x3f	; 63
    13a6:	60 81       	ld	r22, Z
    13a8:	71 81       	ldd	r23, Z+1	; 0x01
    13aa:	82 81       	ldd	r24, Z+2	; 0x02
    13ac:	93 81       	ldd	r25, Z+3	; 0x03
    13ae:	20 e0       	ldi	r18, 0x00	; 0
    13b0:	30 e0       	ldi	r19, 0x00	; 0
    13b2:	40 e8       	ldi	r20, 0x80	; 128
    13b4:	5f e3       	ldi	r21, 0x3F	; 63
    13b6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13ba:	88 23       	and	r24, r24
    13bc:	2c f4       	brge	.+10     	; 0x13c8 <LCD_vidInitialize+0x8e>
		__ticks = 1;
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	9e af       	std	Y+62, r25	; 0x3e
    13c4:	8d af       	std	Y+61, r24	; 0x3d
    13c6:	46 c0       	rjmp	.+140    	; 0x1454 <LCD_vidInitialize+0x11a>
	else if (__tmp > 65535)
    13c8:	fe 01       	movw	r30, r28
    13ca:	ff 96       	adiw	r30, 0x3f	; 63
    13cc:	60 81       	ld	r22, Z
    13ce:	71 81       	ldd	r23, Z+1	; 0x01
    13d0:	82 81       	ldd	r24, Z+2	; 0x02
    13d2:	93 81       	ldd	r25, Z+3	; 0x03
    13d4:	20 e0       	ldi	r18, 0x00	; 0
    13d6:	3f ef       	ldi	r19, 0xFF	; 255
    13d8:	4f e7       	ldi	r20, 0x7F	; 127
    13da:	57 e4       	ldi	r21, 0x47	; 71
    13dc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    13e0:	18 16       	cp	r1, r24
    13e2:	64 f5       	brge	.+88     	; 0x143c <LCD_vidInitialize+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13e4:	fe 01       	movw	r30, r28
    13e6:	ed 5b       	subi	r30, 0xBD	; 189
    13e8:	ff 4f       	sbci	r31, 0xFF	; 255
    13ea:	60 81       	ld	r22, Z
    13ec:	71 81       	ldd	r23, Z+1	; 0x01
    13ee:	82 81       	ldd	r24, Z+2	; 0x02
    13f0:	93 81       	ldd	r25, Z+3	; 0x03
    13f2:	20 e0       	ldi	r18, 0x00	; 0
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	40 e2       	ldi	r20, 0x20	; 32
    13f8:	51 e4       	ldi	r21, 0x41	; 65
    13fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13fe:	dc 01       	movw	r26, r24
    1400:	cb 01       	movw	r24, r22
    1402:	bc 01       	movw	r22, r24
    1404:	cd 01       	movw	r24, r26
    1406:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    140a:	dc 01       	movw	r26, r24
    140c:	cb 01       	movw	r24, r22
    140e:	9e af       	std	Y+62, r25	; 0x3e
    1410:	8d af       	std	Y+61, r24	; 0x3d
    1412:	0f c0       	rjmp	.+30     	; 0x1432 <LCD_vidInitialize+0xf8>
    1414:	88 ec       	ldi	r24, 0xC8	; 200
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	9c af       	std	Y+60, r25	; 0x3c
    141a:	8b af       	std	Y+59, r24	; 0x3b
    141c:	8b ad       	ldd	r24, Y+59	; 0x3b
    141e:	9c ad       	ldd	r25, Y+60	; 0x3c
    1420:	01 97       	sbiw	r24, 0x01	; 1
    1422:	f1 f7       	brne	.-4      	; 0x1420 <LCD_vidInitialize+0xe6>
    1424:	9c af       	std	Y+60, r25	; 0x3c
    1426:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1428:	8d ad       	ldd	r24, Y+61	; 0x3d
    142a:	9e ad       	ldd	r25, Y+62	; 0x3e
    142c:	01 97       	sbiw	r24, 0x01	; 1
    142e:	9e af       	std	Y+62, r25	; 0x3e
    1430:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1432:	8d ad       	ldd	r24, Y+61	; 0x3d
    1434:	9e ad       	ldd	r25, Y+62	; 0x3e
    1436:	00 97       	sbiw	r24, 0x00	; 0
    1438:	69 f7       	brne	.-38     	; 0x1414 <LCD_vidInitialize+0xda>
    143a:	16 c0       	rjmp	.+44     	; 0x1468 <LCD_vidInitialize+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    143c:	fe 01       	movw	r30, r28
    143e:	ff 96       	adiw	r30, 0x3f	; 63
    1440:	60 81       	ld	r22, Z
    1442:	71 81       	ldd	r23, Z+1	; 0x01
    1444:	82 81       	ldd	r24, Z+2	; 0x02
    1446:	93 81       	ldd	r25, Z+3	; 0x03
    1448:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    144c:	dc 01       	movw	r26, r24
    144e:	cb 01       	movw	r24, r22
    1450:	9e af       	std	Y+62, r25	; 0x3e
    1452:	8d af       	std	Y+61, r24	; 0x3d
    1454:	8d ad       	ldd	r24, Y+61	; 0x3d
    1456:	9e ad       	ldd	r25, Y+62	; 0x3e
    1458:	9a af       	std	Y+58, r25	; 0x3a
    145a:	89 af       	std	Y+57, r24	; 0x39
    145c:	89 ad       	ldd	r24, Y+57	; 0x39
    145e:	9a ad       	ldd	r25, Y+58	; 0x3a
    1460:	01 97       	sbiw	r24, 0x01	; 1
    1462:	f1 f7       	brne	.-4      	; 0x1460 <LCD_vidInitialize+0x126>
    1464:	9a af       	std	Y+58, r25	; 0x3a
    1466:	89 af       	std	Y+57, r24	; 0x39
	  //Return Home
	  	// LCD_vidWriteCommand (0b00000010);//0X02
	  	// _delay_ms (10000);

	//FUNCTION SET
	  LCD_vidWriteCommand (0b00111000);//0X38  // N=0 1 line 0b00110000
    1468:	88 e3       	ldi	r24, 0x38	; 56
    146a:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <LCD_vidWriteCommand>
    146e:	80 e0       	ldi	r24, 0x00	; 0
    1470:	90 e0       	ldi	r25, 0x00	; 0
    1472:	a0 e2       	ldi	r26, 0x20	; 32
    1474:	b1 e4       	ldi	r27, 0x41	; 65
    1476:	8d ab       	std	Y+53, r24	; 0x35
    1478:	9e ab       	std	Y+54, r25	; 0x36
    147a:	af ab       	std	Y+55, r26	; 0x37
    147c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    147e:	6d a9       	ldd	r22, Y+53	; 0x35
    1480:	7e a9       	ldd	r23, Y+54	; 0x36
    1482:	8f a9       	ldd	r24, Y+55	; 0x37
    1484:	98 ad       	ldd	r25, Y+56	; 0x38
    1486:	20 e0       	ldi	r18, 0x00	; 0
    1488:	30 e0       	ldi	r19, 0x00	; 0
    148a:	4a ef       	ldi	r20, 0xFA	; 250
    148c:	54 e4       	ldi	r21, 0x44	; 68
    148e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1492:	dc 01       	movw	r26, r24
    1494:	cb 01       	movw	r24, r22
    1496:	89 ab       	std	Y+49, r24	; 0x31
    1498:	9a ab       	std	Y+50, r25	; 0x32
    149a:	ab ab       	std	Y+51, r26	; 0x33
    149c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    149e:	69 a9       	ldd	r22, Y+49	; 0x31
    14a0:	7a a9       	ldd	r23, Y+50	; 0x32
    14a2:	8b a9       	ldd	r24, Y+51	; 0x33
    14a4:	9c a9       	ldd	r25, Y+52	; 0x34
    14a6:	20 e0       	ldi	r18, 0x00	; 0
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	40 e8       	ldi	r20, 0x80	; 128
    14ac:	5f e3       	ldi	r21, 0x3F	; 63
    14ae:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14b2:	88 23       	and	r24, r24
    14b4:	2c f4       	brge	.+10     	; 0x14c0 <LCD_vidInitialize+0x186>
		__ticks = 1;
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	90 e0       	ldi	r25, 0x00	; 0
    14ba:	98 ab       	std	Y+48, r25	; 0x30
    14bc:	8f a7       	std	Y+47, r24	; 0x2f
    14be:	3f c0       	rjmp	.+126    	; 0x153e <LCD_vidInitialize+0x204>
	else if (__tmp > 65535)
    14c0:	69 a9       	ldd	r22, Y+49	; 0x31
    14c2:	7a a9       	ldd	r23, Y+50	; 0x32
    14c4:	8b a9       	ldd	r24, Y+51	; 0x33
    14c6:	9c a9       	ldd	r25, Y+52	; 0x34
    14c8:	20 e0       	ldi	r18, 0x00	; 0
    14ca:	3f ef       	ldi	r19, 0xFF	; 255
    14cc:	4f e7       	ldi	r20, 0x7F	; 127
    14ce:	57 e4       	ldi	r21, 0x47	; 71
    14d0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    14d4:	18 16       	cp	r1, r24
    14d6:	4c f5       	brge	.+82     	; 0x152a <LCD_vidInitialize+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14d8:	6d a9       	ldd	r22, Y+53	; 0x35
    14da:	7e a9       	ldd	r23, Y+54	; 0x36
    14dc:	8f a9       	ldd	r24, Y+55	; 0x37
    14de:	98 ad       	ldd	r25, Y+56	; 0x38
    14e0:	20 e0       	ldi	r18, 0x00	; 0
    14e2:	30 e0       	ldi	r19, 0x00	; 0
    14e4:	40 e2       	ldi	r20, 0x20	; 32
    14e6:	51 e4       	ldi	r21, 0x41	; 65
    14e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14ec:	dc 01       	movw	r26, r24
    14ee:	cb 01       	movw	r24, r22
    14f0:	bc 01       	movw	r22, r24
    14f2:	cd 01       	movw	r24, r26
    14f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14f8:	dc 01       	movw	r26, r24
    14fa:	cb 01       	movw	r24, r22
    14fc:	98 ab       	std	Y+48, r25	; 0x30
    14fe:	8f a7       	std	Y+47, r24	; 0x2f
    1500:	0f c0       	rjmp	.+30     	; 0x1520 <LCD_vidInitialize+0x1e6>
    1502:	88 ec       	ldi	r24, 0xC8	; 200
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	9e a7       	std	Y+46, r25	; 0x2e
    1508:	8d a7       	std	Y+45, r24	; 0x2d
    150a:	8d a5       	ldd	r24, Y+45	; 0x2d
    150c:	9e a5       	ldd	r25, Y+46	; 0x2e
    150e:	01 97       	sbiw	r24, 0x01	; 1
    1510:	f1 f7       	brne	.-4      	; 0x150e <LCD_vidInitialize+0x1d4>
    1512:	9e a7       	std	Y+46, r25	; 0x2e
    1514:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1516:	8f a5       	ldd	r24, Y+47	; 0x2f
    1518:	98 a9       	ldd	r25, Y+48	; 0x30
    151a:	01 97       	sbiw	r24, 0x01	; 1
    151c:	98 ab       	std	Y+48, r25	; 0x30
    151e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1520:	8f a5       	ldd	r24, Y+47	; 0x2f
    1522:	98 a9       	ldd	r25, Y+48	; 0x30
    1524:	00 97       	sbiw	r24, 0x00	; 0
    1526:	69 f7       	brne	.-38     	; 0x1502 <LCD_vidInitialize+0x1c8>
    1528:	14 c0       	rjmp	.+40     	; 0x1552 <LCD_vidInitialize+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    152a:	69 a9       	ldd	r22, Y+49	; 0x31
    152c:	7a a9       	ldd	r23, Y+50	; 0x32
    152e:	8b a9       	ldd	r24, Y+51	; 0x33
    1530:	9c a9       	ldd	r25, Y+52	; 0x34
    1532:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1536:	dc 01       	movw	r26, r24
    1538:	cb 01       	movw	r24, r22
    153a:	98 ab       	std	Y+48, r25	; 0x30
    153c:	8f a7       	std	Y+47, r24	; 0x2f
    153e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1540:	98 a9       	ldd	r25, Y+48	; 0x30
    1542:	9c a7       	std	Y+44, r25	; 0x2c
    1544:	8b a7       	std	Y+43, r24	; 0x2b
    1546:	8b a5       	ldd	r24, Y+43	; 0x2b
    1548:	9c a5       	ldd	r25, Y+44	; 0x2c
    154a:	01 97       	sbiw	r24, 0x01	; 1
    154c:	f1 f7       	brne	.-4      	; 0x154a <LCD_vidInitialize+0x210>
    154e:	9c a7       	std	Y+44, r25	; 0x2c
    1550:	8b a7       	std	Y+43, r24	; 0x2b
	  _delay_ms (10);


	  // DISPLAY ON/OFF CONTROL
	  LCD_vidWriteCommand (0b00001111);
    1552:	8f e0       	ldi	r24, 0x0F	; 15
    1554:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <LCD_vidWriteCommand>
    1558:	80 e0       	ldi	r24, 0x00	; 0
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	a0 e2       	ldi	r26, 0x20	; 32
    155e:	b1 e4       	ldi	r27, 0x41	; 65
    1560:	8f a3       	std	Y+39, r24	; 0x27
    1562:	98 a7       	std	Y+40, r25	; 0x28
    1564:	a9 a7       	std	Y+41, r26	; 0x29
    1566:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1568:	6f a1       	ldd	r22, Y+39	; 0x27
    156a:	78 a5       	ldd	r23, Y+40	; 0x28
    156c:	89 a5       	ldd	r24, Y+41	; 0x29
    156e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1570:	20 e0       	ldi	r18, 0x00	; 0
    1572:	30 e0       	ldi	r19, 0x00	; 0
    1574:	4a ef       	ldi	r20, 0xFA	; 250
    1576:	54 e4       	ldi	r21, 0x44	; 68
    1578:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    157c:	dc 01       	movw	r26, r24
    157e:	cb 01       	movw	r24, r22
    1580:	8b a3       	std	Y+35, r24	; 0x23
    1582:	9c a3       	std	Y+36, r25	; 0x24
    1584:	ad a3       	std	Y+37, r26	; 0x25
    1586:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1588:	6b a1       	ldd	r22, Y+35	; 0x23
    158a:	7c a1       	ldd	r23, Y+36	; 0x24
    158c:	8d a1       	ldd	r24, Y+37	; 0x25
    158e:	9e a1       	ldd	r25, Y+38	; 0x26
    1590:	20 e0       	ldi	r18, 0x00	; 0
    1592:	30 e0       	ldi	r19, 0x00	; 0
    1594:	40 e8       	ldi	r20, 0x80	; 128
    1596:	5f e3       	ldi	r21, 0x3F	; 63
    1598:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    159c:	88 23       	and	r24, r24
    159e:	2c f4       	brge	.+10     	; 0x15aa <LCD_vidInitialize+0x270>
		__ticks = 1;
    15a0:	81 e0       	ldi	r24, 0x01	; 1
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	9a a3       	std	Y+34, r25	; 0x22
    15a6:	89 a3       	std	Y+33, r24	; 0x21
    15a8:	3f c0       	rjmp	.+126    	; 0x1628 <LCD_vidInitialize+0x2ee>
	else if (__tmp > 65535)
    15aa:	6b a1       	ldd	r22, Y+35	; 0x23
    15ac:	7c a1       	ldd	r23, Y+36	; 0x24
    15ae:	8d a1       	ldd	r24, Y+37	; 0x25
    15b0:	9e a1       	ldd	r25, Y+38	; 0x26
    15b2:	20 e0       	ldi	r18, 0x00	; 0
    15b4:	3f ef       	ldi	r19, 0xFF	; 255
    15b6:	4f e7       	ldi	r20, 0x7F	; 127
    15b8:	57 e4       	ldi	r21, 0x47	; 71
    15ba:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    15be:	18 16       	cp	r1, r24
    15c0:	4c f5       	brge	.+82     	; 0x1614 <LCD_vidInitialize+0x2da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15c2:	6f a1       	ldd	r22, Y+39	; 0x27
    15c4:	78 a5       	ldd	r23, Y+40	; 0x28
    15c6:	89 a5       	ldd	r24, Y+41	; 0x29
    15c8:	9a a5       	ldd	r25, Y+42	; 0x2a
    15ca:	20 e0       	ldi	r18, 0x00	; 0
    15cc:	30 e0       	ldi	r19, 0x00	; 0
    15ce:	40 e2       	ldi	r20, 0x20	; 32
    15d0:	51 e4       	ldi	r21, 0x41	; 65
    15d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15d6:	dc 01       	movw	r26, r24
    15d8:	cb 01       	movw	r24, r22
    15da:	bc 01       	movw	r22, r24
    15dc:	cd 01       	movw	r24, r26
    15de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15e2:	dc 01       	movw	r26, r24
    15e4:	cb 01       	movw	r24, r22
    15e6:	9a a3       	std	Y+34, r25	; 0x22
    15e8:	89 a3       	std	Y+33, r24	; 0x21
    15ea:	0f c0       	rjmp	.+30     	; 0x160a <LCD_vidInitialize+0x2d0>
    15ec:	88 ec       	ldi	r24, 0xC8	; 200
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	98 a3       	std	Y+32, r25	; 0x20
    15f2:	8f 8f       	std	Y+31, r24	; 0x1f
    15f4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    15f6:	98 a1       	ldd	r25, Y+32	; 0x20
    15f8:	01 97       	sbiw	r24, 0x01	; 1
    15fa:	f1 f7       	brne	.-4      	; 0x15f8 <LCD_vidInitialize+0x2be>
    15fc:	98 a3       	std	Y+32, r25	; 0x20
    15fe:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1600:	89 a1       	ldd	r24, Y+33	; 0x21
    1602:	9a a1       	ldd	r25, Y+34	; 0x22
    1604:	01 97       	sbiw	r24, 0x01	; 1
    1606:	9a a3       	std	Y+34, r25	; 0x22
    1608:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    160a:	89 a1       	ldd	r24, Y+33	; 0x21
    160c:	9a a1       	ldd	r25, Y+34	; 0x22
    160e:	00 97       	sbiw	r24, 0x00	; 0
    1610:	69 f7       	brne	.-38     	; 0x15ec <LCD_vidInitialize+0x2b2>
    1612:	14 c0       	rjmp	.+40     	; 0x163c <LCD_vidInitialize+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1614:	6b a1       	ldd	r22, Y+35	; 0x23
    1616:	7c a1       	ldd	r23, Y+36	; 0x24
    1618:	8d a1       	ldd	r24, Y+37	; 0x25
    161a:	9e a1       	ldd	r25, Y+38	; 0x26
    161c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	9a a3       	std	Y+34, r25	; 0x22
    1626:	89 a3       	std	Y+33, r24	; 0x21
    1628:	89 a1       	ldd	r24, Y+33	; 0x21
    162a:	9a a1       	ldd	r25, Y+34	; 0x22
    162c:	9e 8f       	std	Y+30, r25	; 0x1e
    162e:	8d 8f       	std	Y+29, r24	; 0x1d
    1630:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1632:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1634:	01 97       	sbiw	r24, 0x01	; 1
    1636:	f1 f7       	brne	.-4      	; 0x1634 <LCD_vidInitialize+0x2fa>
    1638:	9e 8f       	std	Y+30, r25	; 0x1e
    163a:	8d 8f       	std	Y+29, r24	; 0x1d
	//  LCD_vidWriteCommand (0b00001100); //0X0C
	  _delay_ms (10);

	  // DISPLAY CLEAR
	 	  LCD_vidWriteCommand (0b00000001);
    163c:	81 e0       	ldi	r24, 0x01	; 1
    163e:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <LCD_vidWriteCommand>
    1642:	80 e0       	ldi	r24, 0x00	; 0
    1644:	90 e0       	ldi	r25, 0x00	; 0
    1646:	a0 e2       	ldi	r26, 0x20	; 32
    1648:	b1 e4       	ldi	r27, 0x41	; 65
    164a:	89 8f       	std	Y+25, r24	; 0x19
    164c:	9a 8f       	std	Y+26, r25	; 0x1a
    164e:	ab 8f       	std	Y+27, r26	; 0x1b
    1650:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1652:	69 8d       	ldd	r22, Y+25	; 0x19
    1654:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1656:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1658:	9c 8d       	ldd	r25, Y+28	; 0x1c
    165a:	20 e0       	ldi	r18, 0x00	; 0
    165c:	30 e0       	ldi	r19, 0x00	; 0
    165e:	4a ef       	ldi	r20, 0xFA	; 250
    1660:	54 e4       	ldi	r21, 0x44	; 68
    1662:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1666:	dc 01       	movw	r26, r24
    1668:	cb 01       	movw	r24, r22
    166a:	8d 8b       	std	Y+21, r24	; 0x15
    166c:	9e 8b       	std	Y+22, r25	; 0x16
    166e:	af 8b       	std	Y+23, r26	; 0x17
    1670:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1672:	6d 89       	ldd	r22, Y+21	; 0x15
    1674:	7e 89       	ldd	r23, Y+22	; 0x16
    1676:	8f 89       	ldd	r24, Y+23	; 0x17
    1678:	98 8d       	ldd	r25, Y+24	; 0x18
    167a:	20 e0       	ldi	r18, 0x00	; 0
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	40 e8       	ldi	r20, 0x80	; 128
    1680:	5f e3       	ldi	r21, 0x3F	; 63
    1682:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1686:	88 23       	and	r24, r24
    1688:	2c f4       	brge	.+10     	; 0x1694 <LCD_vidInitialize+0x35a>
		__ticks = 1;
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	9c 8b       	std	Y+20, r25	; 0x14
    1690:	8b 8b       	std	Y+19, r24	; 0x13
    1692:	3f c0       	rjmp	.+126    	; 0x1712 <LCD_vidInitialize+0x3d8>
	else if (__tmp > 65535)
    1694:	6d 89       	ldd	r22, Y+21	; 0x15
    1696:	7e 89       	ldd	r23, Y+22	; 0x16
    1698:	8f 89       	ldd	r24, Y+23	; 0x17
    169a:	98 8d       	ldd	r25, Y+24	; 0x18
    169c:	20 e0       	ldi	r18, 0x00	; 0
    169e:	3f ef       	ldi	r19, 0xFF	; 255
    16a0:	4f e7       	ldi	r20, 0x7F	; 127
    16a2:	57 e4       	ldi	r21, 0x47	; 71
    16a4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16a8:	18 16       	cp	r1, r24
    16aa:	4c f5       	brge	.+82     	; 0x16fe <LCD_vidInitialize+0x3c4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16ac:	69 8d       	ldd	r22, Y+25	; 0x19
    16ae:	7a 8d       	ldd	r23, Y+26	; 0x1a
    16b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    16b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    16b4:	20 e0       	ldi	r18, 0x00	; 0
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	40 e2       	ldi	r20, 0x20	; 32
    16ba:	51 e4       	ldi	r21, 0x41	; 65
    16bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16c0:	dc 01       	movw	r26, r24
    16c2:	cb 01       	movw	r24, r22
    16c4:	bc 01       	movw	r22, r24
    16c6:	cd 01       	movw	r24, r26
    16c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16cc:	dc 01       	movw	r26, r24
    16ce:	cb 01       	movw	r24, r22
    16d0:	9c 8b       	std	Y+20, r25	; 0x14
    16d2:	8b 8b       	std	Y+19, r24	; 0x13
    16d4:	0f c0       	rjmp	.+30     	; 0x16f4 <LCD_vidInitialize+0x3ba>
    16d6:	88 ec       	ldi	r24, 0xC8	; 200
    16d8:	90 e0       	ldi	r25, 0x00	; 0
    16da:	9a 8b       	std	Y+18, r25	; 0x12
    16dc:	89 8b       	std	Y+17, r24	; 0x11
    16de:	89 89       	ldd	r24, Y+17	; 0x11
    16e0:	9a 89       	ldd	r25, Y+18	; 0x12
    16e2:	01 97       	sbiw	r24, 0x01	; 1
    16e4:	f1 f7       	brne	.-4      	; 0x16e2 <LCD_vidInitialize+0x3a8>
    16e6:	9a 8b       	std	Y+18, r25	; 0x12
    16e8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16ea:	8b 89       	ldd	r24, Y+19	; 0x13
    16ec:	9c 89       	ldd	r25, Y+20	; 0x14
    16ee:	01 97       	sbiw	r24, 0x01	; 1
    16f0:	9c 8b       	std	Y+20, r25	; 0x14
    16f2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16f4:	8b 89       	ldd	r24, Y+19	; 0x13
    16f6:	9c 89       	ldd	r25, Y+20	; 0x14
    16f8:	00 97       	sbiw	r24, 0x00	; 0
    16fa:	69 f7       	brne	.-38     	; 0x16d6 <LCD_vidInitialize+0x39c>
    16fc:	14 c0       	rjmp	.+40     	; 0x1726 <LCD_vidInitialize+0x3ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16fe:	6d 89       	ldd	r22, Y+21	; 0x15
    1700:	7e 89       	ldd	r23, Y+22	; 0x16
    1702:	8f 89       	ldd	r24, Y+23	; 0x17
    1704:	98 8d       	ldd	r25, Y+24	; 0x18
    1706:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    170a:	dc 01       	movw	r26, r24
    170c:	cb 01       	movw	r24, r22
    170e:	9c 8b       	std	Y+20, r25	; 0x14
    1710:	8b 8b       	std	Y+19, r24	; 0x13
    1712:	8b 89       	ldd	r24, Y+19	; 0x13
    1714:	9c 89       	ldd	r25, Y+20	; 0x14
    1716:	98 8b       	std	Y+16, r25	; 0x10
    1718:	8f 87       	std	Y+15, r24	; 0x0f
    171a:	8f 85       	ldd	r24, Y+15	; 0x0f
    171c:	98 89       	ldd	r25, Y+16	; 0x10
    171e:	01 97       	sbiw	r24, 0x01	; 1
    1720:	f1 f7       	brne	.-4      	; 0x171e <LCD_vidInitialize+0x3e4>
    1722:	98 8b       	std	Y+16, r25	; 0x10
    1724:	8f 87       	std	Y+15, r24	; 0x0f
	 	  _delay_ms (10);


	  // Entry mode set
	  LCD_vidWriteCommand (0b00000110);//0X06
    1726:	86 e0       	ldi	r24, 0x06	; 6
    1728:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <LCD_vidWriteCommand>
    172c:	80 e0       	ldi	r24, 0x00	; 0
    172e:	90 e0       	ldi	r25, 0x00	; 0
    1730:	a0 ea       	ldi	r26, 0xA0	; 160
    1732:	b1 e4       	ldi	r27, 0x41	; 65
    1734:	8b 87       	std	Y+11, r24	; 0x0b
    1736:	9c 87       	std	Y+12, r25	; 0x0c
    1738:	ad 87       	std	Y+13, r26	; 0x0d
    173a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    173c:	6b 85       	ldd	r22, Y+11	; 0x0b
    173e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1740:	8d 85       	ldd	r24, Y+13	; 0x0d
    1742:	9e 85       	ldd	r25, Y+14	; 0x0e
    1744:	20 e0       	ldi	r18, 0x00	; 0
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	4a ef       	ldi	r20, 0xFA	; 250
    174a:	54 e4       	ldi	r21, 0x44	; 68
    174c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1750:	dc 01       	movw	r26, r24
    1752:	cb 01       	movw	r24, r22
    1754:	8f 83       	std	Y+7, r24	; 0x07
    1756:	98 87       	std	Y+8, r25	; 0x08
    1758:	a9 87       	std	Y+9, r26	; 0x09
    175a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    175c:	6f 81       	ldd	r22, Y+7	; 0x07
    175e:	78 85       	ldd	r23, Y+8	; 0x08
    1760:	89 85       	ldd	r24, Y+9	; 0x09
    1762:	9a 85       	ldd	r25, Y+10	; 0x0a
    1764:	20 e0       	ldi	r18, 0x00	; 0
    1766:	30 e0       	ldi	r19, 0x00	; 0
    1768:	40 e8       	ldi	r20, 0x80	; 128
    176a:	5f e3       	ldi	r21, 0x3F	; 63
    176c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1770:	88 23       	and	r24, r24
    1772:	2c f4       	brge	.+10     	; 0x177e <LCD_vidInitialize+0x444>
		__ticks = 1;
    1774:	81 e0       	ldi	r24, 0x01	; 1
    1776:	90 e0       	ldi	r25, 0x00	; 0
    1778:	9e 83       	std	Y+6, r25	; 0x06
    177a:	8d 83       	std	Y+5, r24	; 0x05
    177c:	3f c0       	rjmp	.+126    	; 0x17fc <LCD_vidInitialize+0x4c2>
	else if (__tmp > 65535)
    177e:	6f 81       	ldd	r22, Y+7	; 0x07
    1780:	78 85       	ldd	r23, Y+8	; 0x08
    1782:	89 85       	ldd	r24, Y+9	; 0x09
    1784:	9a 85       	ldd	r25, Y+10	; 0x0a
    1786:	20 e0       	ldi	r18, 0x00	; 0
    1788:	3f ef       	ldi	r19, 0xFF	; 255
    178a:	4f e7       	ldi	r20, 0x7F	; 127
    178c:	57 e4       	ldi	r21, 0x47	; 71
    178e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1792:	18 16       	cp	r1, r24
    1794:	4c f5       	brge	.+82     	; 0x17e8 <LCD_vidInitialize+0x4ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1796:	6b 85       	ldd	r22, Y+11	; 0x0b
    1798:	7c 85       	ldd	r23, Y+12	; 0x0c
    179a:	8d 85       	ldd	r24, Y+13	; 0x0d
    179c:	9e 85       	ldd	r25, Y+14	; 0x0e
    179e:	20 e0       	ldi	r18, 0x00	; 0
    17a0:	30 e0       	ldi	r19, 0x00	; 0
    17a2:	40 e2       	ldi	r20, 0x20	; 32
    17a4:	51 e4       	ldi	r21, 0x41	; 65
    17a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17aa:	dc 01       	movw	r26, r24
    17ac:	cb 01       	movw	r24, r22
    17ae:	bc 01       	movw	r22, r24
    17b0:	cd 01       	movw	r24, r26
    17b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17b6:	dc 01       	movw	r26, r24
    17b8:	cb 01       	movw	r24, r22
    17ba:	9e 83       	std	Y+6, r25	; 0x06
    17bc:	8d 83       	std	Y+5, r24	; 0x05
    17be:	0f c0       	rjmp	.+30     	; 0x17de <LCD_vidInitialize+0x4a4>
    17c0:	88 ec       	ldi	r24, 0xC8	; 200
    17c2:	90 e0       	ldi	r25, 0x00	; 0
    17c4:	9c 83       	std	Y+4, r25	; 0x04
    17c6:	8b 83       	std	Y+3, r24	; 0x03
    17c8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ca:	9c 81       	ldd	r25, Y+4	; 0x04
    17cc:	01 97       	sbiw	r24, 0x01	; 1
    17ce:	f1 f7       	brne	.-4      	; 0x17cc <LCD_vidInitialize+0x492>
    17d0:	9c 83       	std	Y+4, r25	; 0x04
    17d2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17d4:	8d 81       	ldd	r24, Y+5	; 0x05
    17d6:	9e 81       	ldd	r25, Y+6	; 0x06
    17d8:	01 97       	sbiw	r24, 0x01	; 1
    17da:	9e 83       	std	Y+6, r25	; 0x06
    17dc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17de:	8d 81       	ldd	r24, Y+5	; 0x05
    17e0:	9e 81       	ldd	r25, Y+6	; 0x06
    17e2:	00 97       	sbiw	r24, 0x00	; 0
    17e4:	69 f7       	brne	.-38     	; 0x17c0 <LCD_vidInitialize+0x486>
    17e6:	14 c0       	rjmp	.+40     	; 0x1810 <LCD_vidInitialize+0x4d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17e8:	6f 81       	ldd	r22, Y+7	; 0x07
    17ea:	78 85       	ldd	r23, Y+8	; 0x08
    17ec:	89 85       	ldd	r24, Y+9	; 0x09
    17ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    17f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17f4:	dc 01       	movw	r26, r24
    17f6:	cb 01       	movw	r24, r22
    17f8:	9e 83       	std	Y+6, r25	; 0x06
    17fa:	8d 83       	std	Y+5, r24	; 0x05
    17fc:	8d 81       	ldd	r24, Y+5	; 0x05
    17fe:	9e 81       	ldd	r25, Y+6	; 0x06
    1800:	9a 83       	std	Y+2, r25	; 0x02
    1802:	89 83       	std	Y+1, r24	; 0x01
    1804:	89 81       	ldd	r24, Y+1	; 0x01
    1806:	9a 81       	ldd	r25, Y+2	; 0x02
    1808:	01 97       	sbiw	r24, 0x01	; 1
    180a:	f1 f7       	brne	.-4      	; 0x1808 <LCD_vidInitialize+0x4ce>
    180c:	9a 83       	std	Y+2, r25	; 0x02
    180e:	89 83       	std	Y+1, r24	; 0x01
	  _delay_ms (20);

}
    1810:	ca 5b       	subi	r28, 0xBA	; 186
    1812:	df 4f       	sbci	r29, 0xFF	; 255
    1814:	0f b6       	in	r0, 0x3f	; 63
    1816:	f8 94       	cli
    1818:	de bf       	out	0x3e, r29	; 62
    181a:	0f be       	out	0x3f, r0	; 63
    181c:	cd bf       	out	0x3d, r28	; 61
    181e:	cf 91       	pop	r28
    1820:	df 91       	pop	r29
    1822:	1f 91       	pop	r17
    1824:	0f 91       	pop	r16
    1826:	08 95       	ret

00001828 <LCD_vidWriteCharacter>:



/****************************************************************/

void LCD_vidWriteCharacter(u8 u8DataCpy){
    1828:	df 93       	push	r29
    182a:	cf 93       	push	r28
    182c:	cd b7       	in	r28, 0x3d	; 61
    182e:	de b7       	in	r29, 0x3e	; 62
    1830:	6d 97       	sbiw	r28, 0x1d	; 29
    1832:	0f b6       	in	r0, 0x3f	; 63
    1834:	f8 94       	cli
    1836:	de bf       	out	0x3e, r29	; 62
    1838:	0f be       	out	0x3f, r0	; 63
    183a:	cd bf       	out	0x3d, r28	; 61
    183c:	8d 8f       	std	Y+29, r24	; 0x1d
	 // Set RS to HIGH
		DIO_SetPinValue(PORTD_DIO, 1 , HIGH);
    183e:	83 e0       	ldi	r24, 0x03	; 3
    1840:	61 e0       	ldi	r22, 0x01	; 1
    1842:	41 e0       	ldi	r20, 0x01	; 1
    1844:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>

		// Set R/W to LOW
		DIO_SetPinValue(PORTD_DIO, 2 , LOW);
    1848:	83 e0       	ldi	r24, 0x03	; 3
    184a:	62 e0       	ldi	r22, 0x02	; 2
    184c:	40 e0       	ldi	r20, 0x00	; 0
    184e:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>

		// Set E to HIGH
		DIO_SetPinValue(PORTD_DIO, 3 , HIGH);
    1852:	83 e0       	ldi	r24, 0x03	; 3
    1854:	63 e0       	ldi	r22, 0x03	; 3
    1856:	41 e0       	ldi	r20, 0x01	; 1
    1858:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>

		// Load Command on Data bus
		DIO_SetPortValue(PORTC_DIO, u8DataCpy);
    185c:	82 e0       	ldi	r24, 0x02	; 2
    185e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1860:	0e 94 b9 08 	call	0x1172	; 0x1172 <DIO_SetPortValue>

		// Set E to LOW
		DIO_SetPinValue(PORTD_DIO, 3, LOW);
    1864:	83 e0       	ldi	r24, 0x03	; 3
    1866:	63 e0       	ldi	r22, 0x03	; 3
    1868:	40 e0       	ldi	r20, 0x00	; 0
    186a:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>
    186e:	80 e0       	ldi	r24, 0x00	; 0
    1870:	90 e0       	ldi	r25, 0x00	; 0
    1872:	a0 e2       	ldi	r26, 0x20	; 32
    1874:	b1 e4       	ldi	r27, 0x41	; 65
    1876:	89 8f       	std	Y+25, r24	; 0x19
    1878:	9a 8f       	std	Y+26, r25	; 0x1a
    187a:	ab 8f       	std	Y+27, r26	; 0x1b
    187c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    187e:	69 8d       	ldd	r22, Y+25	; 0x19
    1880:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1882:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1884:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1886:	20 e0       	ldi	r18, 0x00	; 0
    1888:	30 e0       	ldi	r19, 0x00	; 0
    188a:	4a ef       	ldi	r20, 0xFA	; 250
    188c:	54 e4       	ldi	r21, 0x44	; 68
    188e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1892:	dc 01       	movw	r26, r24
    1894:	cb 01       	movw	r24, r22
    1896:	8d 8b       	std	Y+21, r24	; 0x15
    1898:	9e 8b       	std	Y+22, r25	; 0x16
    189a:	af 8b       	std	Y+23, r26	; 0x17
    189c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    189e:	6d 89       	ldd	r22, Y+21	; 0x15
    18a0:	7e 89       	ldd	r23, Y+22	; 0x16
    18a2:	8f 89       	ldd	r24, Y+23	; 0x17
    18a4:	98 8d       	ldd	r25, Y+24	; 0x18
    18a6:	20 e0       	ldi	r18, 0x00	; 0
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	40 e8       	ldi	r20, 0x80	; 128
    18ac:	5f e3       	ldi	r21, 0x3F	; 63
    18ae:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18b2:	88 23       	and	r24, r24
    18b4:	2c f4       	brge	.+10     	; 0x18c0 <LCD_vidWriteCharacter+0x98>
		__ticks = 1;
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	90 e0       	ldi	r25, 0x00	; 0
    18ba:	9c 8b       	std	Y+20, r25	; 0x14
    18bc:	8b 8b       	std	Y+19, r24	; 0x13
    18be:	3f c0       	rjmp	.+126    	; 0x193e <LCD_vidWriteCharacter+0x116>
	else if (__tmp > 65535)
    18c0:	6d 89       	ldd	r22, Y+21	; 0x15
    18c2:	7e 89       	ldd	r23, Y+22	; 0x16
    18c4:	8f 89       	ldd	r24, Y+23	; 0x17
    18c6:	98 8d       	ldd	r25, Y+24	; 0x18
    18c8:	20 e0       	ldi	r18, 0x00	; 0
    18ca:	3f ef       	ldi	r19, 0xFF	; 255
    18cc:	4f e7       	ldi	r20, 0x7F	; 127
    18ce:	57 e4       	ldi	r21, 0x47	; 71
    18d0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18d4:	18 16       	cp	r1, r24
    18d6:	4c f5       	brge	.+82     	; 0x192a <LCD_vidWriteCharacter+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18d8:	69 8d       	ldd	r22, Y+25	; 0x19
    18da:	7a 8d       	ldd	r23, Y+26	; 0x1a
    18dc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    18de:	9c 8d       	ldd	r25, Y+28	; 0x1c
    18e0:	20 e0       	ldi	r18, 0x00	; 0
    18e2:	30 e0       	ldi	r19, 0x00	; 0
    18e4:	40 e2       	ldi	r20, 0x20	; 32
    18e6:	51 e4       	ldi	r21, 0x41	; 65
    18e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18ec:	dc 01       	movw	r26, r24
    18ee:	cb 01       	movw	r24, r22
    18f0:	bc 01       	movw	r22, r24
    18f2:	cd 01       	movw	r24, r26
    18f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18f8:	dc 01       	movw	r26, r24
    18fa:	cb 01       	movw	r24, r22
    18fc:	9c 8b       	std	Y+20, r25	; 0x14
    18fe:	8b 8b       	std	Y+19, r24	; 0x13
    1900:	0f c0       	rjmp	.+30     	; 0x1920 <LCD_vidWriteCharacter+0xf8>
    1902:	88 ec       	ldi	r24, 0xC8	; 200
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	9a 8b       	std	Y+18, r25	; 0x12
    1908:	89 8b       	std	Y+17, r24	; 0x11
    190a:	89 89       	ldd	r24, Y+17	; 0x11
    190c:	9a 89       	ldd	r25, Y+18	; 0x12
    190e:	01 97       	sbiw	r24, 0x01	; 1
    1910:	f1 f7       	brne	.-4      	; 0x190e <LCD_vidWriteCharacter+0xe6>
    1912:	9a 8b       	std	Y+18, r25	; 0x12
    1914:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1916:	8b 89       	ldd	r24, Y+19	; 0x13
    1918:	9c 89       	ldd	r25, Y+20	; 0x14
    191a:	01 97       	sbiw	r24, 0x01	; 1
    191c:	9c 8b       	std	Y+20, r25	; 0x14
    191e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1920:	8b 89       	ldd	r24, Y+19	; 0x13
    1922:	9c 89       	ldd	r25, Y+20	; 0x14
    1924:	00 97       	sbiw	r24, 0x00	; 0
    1926:	69 f7       	brne	.-38     	; 0x1902 <LCD_vidWriteCharacter+0xda>
    1928:	14 c0       	rjmp	.+40     	; 0x1952 <LCD_vidWriteCharacter+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    192a:	6d 89       	ldd	r22, Y+21	; 0x15
    192c:	7e 89       	ldd	r23, Y+22	; 0x16
    192e:	8f 89       	ldd	r24, Y+23	; 0x17
    1930:	98 8d       	ldd	r25, Y+24	; 0x18
    1932:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1936:	dc 01       	movw	r26, r24
    1938:	cb 01       	movw	r24, r22
    193a:	9c 8b       	std	Y+20, r25	; 0x14
    193c:	8b 8b       	std	Y+19, r24	; 0x13
    193e:	8b 89       	ldd	r24, Y+19	; 0x13
    1940:	9c 89       	ldd	r25, Y+20	; 0x14
    1942:	98 8b       	std	Y+16, r25	; 0x10
    1944:	8f 87       	std	Y+15, r24	; 0x0f
    1946:	8f 85       	ldd	r24, Y+15	; 0x0f
    1948:	98 89       	ldd	r25, Y+16	; 0x10
    194a:	01 97       	sbiw	r24, 0x01	; 1
    194c:	f1 f7       	brne	.-4      	; 0x194a <LCD_vidWriteCharacter+0x122>
    194e:	98 8b       	std	Y+16, r25	; 0x10
    1950:	8f 87       	std	Y+15, r24	; 0x0f

		// Wait for E to settle
		_delay_ms(10);

		// Set E to HIGH
		DIO_SetPinValue(PORTD_DIO, 2, HIGH);
    1952:	83 e0       	ldi	r24, 0x03	; 3
    1954:	62 e0       	ldi	r22, 0x02	; 2
    1956:	41 e0       	ldi	r20, 0x01	; 1
    1958:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_SetPinValue>
    195c:	80 e0       	ldi	r24, 0x00	; 0
    195e:	90 e0       	ldi	r25, 0x00	; 0
    1960:	a0 e2       	ldi	r26, 0x20	; 32
    1962:	b1 e4       	ldi	r27, 0x41	; 65
    1964:	8b 87       	std	Y+11, r24	; 0x0b
    1966:	9c 87       	std	Y+12, r25	; 0x0c
    1968:	ad 87       	std	Y+13, r26	; 0x0d
    196a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    196c:	6b 85       	ldd	r22, Y+11	; 0x0b
    196e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1970:	8d 85       	ldd	r24, Y+13	; 0x0d
    1972:	9e 85       	ldd	r25, Y+14	; 0x0e
    1974:	20 e0       	ldi	r18, 0x00	; 0
    1976:	30 e0       	ldi	r19, 0x00	; 0
    1978:	4a ef       	ldi	r20, 0xFA	; 250
    197a:	54 e4       	ldi	r21, 0x44	; 68
    197c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1980:	dc 01       	movw	r26, r24
    1982:	cb 01       	movw	r24, r22
    1984:	8f 83       	std	Y+7, r24	; 0x07
    1986:	98 87       	std	Y+8, r25	; 0x08
    1988:	a9 87       	std	Y+9, r26	; 0x09
    198a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    198c:	6f 81       	ldd	r22, Y+7	; 0x07
    198e:	78 85       	ldd	r23, Y+8	; 0x08
    1990:	89 85       	ldd	r24, Y+9	; 0x09
    1992:	9a 85       	ldd	r25, Y+10	; 0x0a
    1994:	20 e0       	ldi	r18, 0x00	; 0
    1996:	30 e0       	ldi	r19, 0x00	; 0
    1998:	40 e8       	ldi	r20, 0x80	; 128
    199a:	5f e3       	ldi	r21, 0x3F	; 63
    199c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    19a0:	88 23       	and	r24, r24
    19a2:	2c f4       	brge	.+10     	; 0x19ae <LCD_vidWriteCharacter+0x186>
		__ticks = 1;
    19a4:	81 e0       	ldi	r24, 0x01	; 1
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	9e 83       	std	Y+6, r25	; 0x06
    19aa:	8d 83       	std	Y+5, r24	; 0x05
    19ac:	3f c0       	rjmp	.+126    	; 0x1a2c <LCD_vidWriteCharacter+0x204>
	else if (__tmp > 65535)
    19ae:	6f 81       	ldd	r22, Y+7	; 0x07
    19b0:	78 85       	ldd	r23, Y+8	; 0x08
    19b2:	89 85       	ldd	r24, Y+9	; 0x09
    19b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    19b6:	20 e0       	ldi	r18, 0x00	; 0
    19b8:	3f ef       	ldi	r19, 0xFF	; 255
    19ba:	4f e7       	ldi	r20, 0x7F	; 127
    19bc:	57 e4       	ldi	r21, 0x47	; 71
    19be:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    19c2:	18 16       	cp	r1, r24
    19c4:	4c f5       	brge	.+82     	; 0x1a18 <LCD_vidWriteCharacter+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19c6:	6b 85       	ldd	r22, Y+11	; 0x0b
    19c8:	7c 85       	ldd	r23, Y+12	; 0x0c
    19ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    19cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    19ce:	20 e0       	ldi	r18, 0x00	; 0
    19d0:	30 e0       	ldi	r19, 0x00	; 0
    19d2:	40 e2       	ldi	r20, 0x20	; 32
    19d4:	51 e4       	ldi	r21, 0x41	; 65
    19d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19da:	dc 01       	movw	r26, r24
    19dc:	cb 01       	movw	r24, r22
    19de:	bc 01       	movw	r22, r24
    19e0:	cd 01       	movw	r24, r26
    19e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19e6:	dc 01       	movw	r26, r24
    19e8:	cb 01       	movw	r24, r22
    19ea:	9e 83       	std	Y+6, r25	; 0x06
    19ec:	8d 83       	std	Y+5, r24	; 0x05
    19ee:	0f c0       	rjmp	.+30     	; 0x1a0e <LCD_vidWriteCharacter+0x1e6>
    19f0:	88 ec       	ldi	r24, 0xC8	; 200
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	9c 83       	std	Y+4, r25	; 0x04
    19f6:	8b 83       	std	Y+3, r24	; 0x03
    19f8:	8b 81       	ldd	r24, Y+3	; 0x03
    19fa:	9c 81       	ldd	r25, Y+4	; 0x04
    19fc:	01 97       	sbiw	r24, 0x01	; 1
    19fe:	f1 f7       	brne	.-4      	; 0x19fc <LCD_vidWriteCharacter+0x1d4>
    1a00:	9c 83       	std	Y+4, r25	; 0x04
    1a02:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a04:	8d 81       	ldd	r24, Y+5	; 0x05
    1a06:	9e 81       	ldd	r25, Y+6	; 0x06
    1a08:	01 97       	sbiw	r24, 0x01	; 1
    1a0a:	9e 83       	std	Y+6, r25	; 0x06
    1a0c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a0e:	8d 81       	ldd	r24, Y+5	; 0x05
    1a10:	9e 81       	ldd	r25, Y+6	; 0x06
    1a12:	00 97       	sbiw	r24, 0x00	; 0
    1a14:	69 f7       	brne	.-38     	; 0x19f0 <LCD_vidWriteCharacter+0x1c8>
    1a16:	14 c0       	rjmp	.+40     	; 0x1a40 <LCD_vidWriteCharacter+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a18:	6f 81       	ldd	r22, Y+7	; 0x07
    1a1a:	78 85       	ldd	r23, Y+8	; 0x08
    1a1c:	89 85       	ldd	r24, Y+9	; 0x09
    1a1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a20:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a24:	dc 01       	movw	r26, r24
    1a26:	cb 01       	movw	r24, r22
    1a28:	9e 83       	std	Y+6, r25	; 0x06
    1a2a:	8d 83       	std	Y+5, r24	; 0x05
    1a2c:	8d 81       	ldd	r24, Y+5	; 0x05
    1a2e:	9e 81       	ldd	r25, Y+6	; 0x06
    1a30:	9a 83       	std	Y+2, r25	; 0x02
    1a32:	89 83       	std	Y+1, r24	; 0x01
    1a34:	89 81       	ldd	r24, Y+1	; 0x01
    1a36:	9a 81       	ldd	r25, Y+2	; 0x02
    1a38:	01 97       	sbiw	r24, 0x01	; 1
    1a3a:	f1 f7       	brne	.-4      	; 0x1a38 <LCD_vidWriteCharacter+0x210>
    1a3c:	9a 83       	std	Y+2, r25	; 0x02
    1a3e:	89 83       	std	Y+1, r24	; 0x01

		// Delay to let the LCD Display the character
		_delay_ms(10);

}
    1a40:	6d 96       	adiw	r28, 0x1d	; 29
    1a42:	0f b6       	in	r0, 0x3f	; 63
    1a44:	f8 94       	cli
    1a46:	de bf       	out	0x3e, r29	; 62
    1a48:	0f be       	out	0x3f, r0	; 63
    1a4a:	cd bf       	out	0x3d, r28	; 61
    1a4c:	cf 91       	pop	r28
    1a4e:	df 91       	pop	r29
    1a50:	08 95       	ret

00001a52 <LCD_vidWriteString>:


/****************************************************************/

void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index){
    1a52:	df 93       	push	r29
    1a54:	cf 93       	push	r28
    1a56:	cd b7       	in	r28, 0x3d	; 61
    1a58:	de b7       	in	r29, 0x3e	; 62
    1a5a:	62 97       	sbiw	r28, 0x12	; 18
    1a5c:	0f b6       	in	r0, 0x3f	; 63
    1a5e:	f8 94       	cli
    1a60:	de bf       	out	0x3e, r29	; 62
    1a62:	0f be       	out	0x3f, r0	; 63
    1a64:	cd bf       	out	0x3d, r28	; 61
    1a66:	99 8b       	std	Y+17, r25	; 0x11
    1a68:	88 8b       	std	Y+16, r24	; 0x10
    1a6a:	6a 8b       	std	Y+18, r22	; 0x12


	//	/* Local loop index */
	//	u8 u8Index = 0;
		u8 iteration=0;
    1a6c:	1f 86       	std	Y+15, r1	; 0x0f
	//	while (pu8StringCpy[u8Index] != '\0')
		for (iteration=0; ((iteration<u8Index)&&(pu8StringCpy[iteration] != '\0')) ; iteration++)
    1a6e:	1f 86       	std	Y+15, r1	; 0x0f
    1a70:	80 c0       	rjmp	.+256    	; 0x1b72 <LCD_vidWriteString+0x120>
		{

			/* Write Character on LCD */
			LCD_vidWriteCharacter(pu8StringCpy[iteration]);
    1a72:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a74:	28 2f       	mov	r18, r24
    1a76:	30 e0       	ldi	r19, 0x00	; 0
    1a78:	88 89       	ldd	r24, Y+16	; 0x10
    1a7a:	99 89       	ldd	r25, Y+17	; 0x11
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	e2 0f       	add	r30, r18
    1a80:	f3 1f       	adc	r31, r19
    1a82:	80 81       	ld	r24, Z
    1a84:	0e 94 14 0c 	call	0x1828	; 0x1828 <LCD_vidWriteCharacter>
    1a88:	80 e0       	ldi	r24, 0x00	; 0
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	a0 e2       	ldi	r26, 0x20	; 32
    1a8e:	b1 e4       	ldi	r27, 0x41	; 65
    1a90:	8b 87       	std	Y+11, r24	; 0x0b
    1a92:	9c 87       	std	Y+12, r25	; 0x0c
    1a94:	ad 87       	std	Y+13, r26	; 0x0d
    1a96:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a98:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a9a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a9c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a9e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1aa0:	20 e0       	ldi	r18, 0x00	; 0
    1aa2:	30 e0       	ldi	r19, 0x00	; 0
    1aa4:	4a ef       	ldi	r20, 0xFA	; 250
    1aa6:	54 e4       	ldi	r21, 0x44	; 68
    1aa8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aac:	dc 01       	movw	r26, r24
    1aae:	cb 01       	movw	r24, r22
    1ab0:	8f 83       	std	Y+7, r24	; 0x07
    1ab2:	98 87       	std	Y+8, r25	; 0x08
    1ab4:	a9 87       	std	Y+9, r26	; 0x09
    1ab6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ab8:	6f 81       	ldd	r22, Y+7	; 0x07
    1aba:	78 85       	ldd	r23, Y+8	; 0x08
    1abc:	89 85       	ldd	r24, Y+9	; 0x09
    1abe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ac0:	20 e0       	ldi	r18, 0x00	; 0
    1ac2:	30 e0       	ldi	r19, 0x00	; 0
    1ac4:	40 e8       	ldi	r20, 0x80	; 128
    1ac6:	5f e3       	ldi	r21, 0x3F	; 63
    1ac8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1acc:	88 23       	and	r24, r24
    1ace:	2c f4       	brge	.+10     	; 0x1ada <LCD_vidWriteString+0x88>
		__ticks = 1;
    1ad0:	81 e0       	ldi	r24, 0x01	; 1
    1ad2:	90 e0       	ldi	r25, 0x00	; 0
    1ad4:	9e 83       	std	Y+6, r25	; 0x06
    1ad6:	8d 83       	std	Y+5, r24	; 0x05
    1ad8:	3f c0       	rjmp	.+126    	; 0x1b58 <LCD_vidWriteString+0x106>
	else if (__tmp > 65535)
    1ada:	6f 81       	ldd	r22, Y+7	; 0x07
    1adc:	78 85       	ldd	r23, Y+8	; 0x08
    1ade:	89 85       	ldd	r24, Y+9	; 0x09
    1ae0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ae2:	20 e0       	ldi	r18, 0x00	; 0
    1ae4:	3f ef       	ldi	r19, 0xFF	; 255
    1ae6:	4f e7       	ldi	r20, 0x7F	; 127
    1ae8:	57 e4       	ldi	r21, 0x47	; 71
    1aea:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1aee:	18 16       	cp	r1, r24
    1af0:	4c f5       	brge	.+82     	; 0x1b44 <LCD_vidWriteString+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1af2:	6b 85       	ldd	r22, Y+11	; 0x0b
    1af4:	7c 85       	ldd	r23, Y+12	; 0x0c
    1af6:	8d 85       	ldd	r24, Y+13	; 0x0d
    1af8:	9e 85       	ldd	r25, Y+14	; 0x0e
    1afa:	20 e0       	ldi	r18, 0x00	; 0
    1afc:	30 e0       	ldi	r19, 0x00	; 0
    1afe:	40 e2       	ldi	r20, 0x20	; 32
    1b00:	51 e4       	ldi	r21, 0x41	; 65
    1b02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b06:	dc 01       	movw	r26, r24
    1b08:	cb 01       	movw	r24, r22
    1b0a:	bc 01       	movw	r22, r24
    1b0c:	cd 01       	movw	r24, r26
    1b0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b12:	dc 01       	movw	r26, r24
    1b14:	cb 01       	movw	r24, r22
    1b16:	9e 83       	std	Y+6, r25	; 0x06
    1b18:	8d 83       	std	Y+5, r24	; 0x05
    1b1a:	0f c0       	rjmp	.+30     	; 0x1b3a <LCD_vidWriteString+0xe8>
    1b1c:	88 ec       	ldi	r24, 0xC8	; 200
    1b1e:	90 e0       	ldi	r25, 0x00	; 0
    1b20:	9c 83       	std	Y+4, r25	; 0x04
    1b22:	8b 83       	std	Y+3, r24	; 0x03
    1b24:	8b 81       	ldd	r24, Y+3	; 0x03
    1b26:	9c 81       	ldd	r25, Y+4	; 0x04
    1b28:	01 97       	sbiw	r24, 0x01	; 1
    1b2a:	f1 f7       	brne	.-4      	; 0x1b28 <LCD_vidWriteString+0xd6>
    1b2c:	9c 83       	std	Y+4, r25	; 0x04
    1b2e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b30:	8d 81       	ldd	r24, Y+5	; 0x05
    1b32:	9e 81       	ldd	r25, Y+6	; 0x06
    1b34:	01 97       	sbiw	r24, 0x01	; 1
    1b36:	9e 83       	std	Y+6, r25	; 0x06
    1b38:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b3a:	8d 81       	ldd	r24, Y+5	; 0x05
    1b3c:	9e 81       	ldd	r25, Y+6	; 0x06
    1b3e:	00 97       	sbiw	r24, 0x00	; 0
    1b40:	69 f7       	brne	.-38     	; 0x1b1c <LCD_vidWriteString+0xca>
    1b42:	14 c0       	rjmp	.+40     	; 0x1b6c <LCD_vidWriteString+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b44:	6f 81       	ldd	r22, Y+7	; 0x07
    1b46:	78 85       	ldd	r23, Y+8	; 0x08
    1b48:	89 85       	ldd	r24, Y+9	; 0x09
    1b4a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b50:	dc 01       	movw	r26, r24
    1b52:	cb 01       	movw	r24, r22
    1b54:	9e 83       	std	Y+6, r25	; 0x06
    1b56:	8d 83       	std	Y+5, r24	; 0x05
    1b58:	8d 81       	ldd	r24, Y+5	; 0x05
    1b5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b5c:	9a 83       	std	Y+2, r25	; 0x02
    1b5e:	89 83       	std	Y+1, r24	; 0x01
    1b60:	89 81       	ldd	r24, Y+1	; 0x01
    1b62:	9a 81       	ldd	r25, Y+2	; 0x02
    1b64:	01 97       	sbiw	r24, 0x01	; 1
    1b66:	f1 f7       	brne	.-4      	; 0x1b64 <LCD_vidWriteString+0x112>
    1b68:	9a 83       	std	Y+2, r25	; 0x02
    1b6a:	89 83       	std	Y+1, r24	; 0x01

	//	/* Local loop index */
	//	u8 u8Index = 0;
		u8 iteration=0;
	//	while (pu8StringCpy[u8Index] != '\0')
		for (iteration=0; ((iteration<u8Index)&&(pu8StringCpy[iteration] != '\0')) ; iteration++)
    1b6c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b6e:	8f 5f       	subi	r24, 0xFF	; 255
    1b70:	8f 87       	std	Y+15, r24	; 0x0f
    1b72:	9f 85       	ldd	r25, Y+15	; 0x0f
    1b74:	8a 89       	ldd	r24, Y+18	; 0x12
    1b76:	98 17       	cp	r25, r24
    1b78:	60 f4       	brcc	.+24     	; 0x1b92 <LCD_vidWriteString+0x140>
    1b7a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b7c:	28 2f       	mov	r18, r24
    1b7e:	30 e0       	ldi	r19, 0x00	; 0
    1b80:	88 89       	ldd	r24, Y+16	; 0x10
    1b82:	99 89       	ldd	r25, Y+17	; 0x11
    1b84:	fc 01       	movw	r30, r24
    1b86:	e2 0f       	add	r30, r18
    1b88:	f3 1f       	adc	r31, r19
    1b8a:	80 81       	ld	r24, Z
    1b8c:	88 23       	and	r24, r24
    1b8e:	09 f0       	breq	.+2      	; 0x1b92 <LCD_vidWriteString+0x140>
    1b90:	70 cf       	rjmp	.-288    	; 0x1a72 <LCD_vidWriteString+0x20>
			/* Delay to let the LCD show the character */
			_delay_ms(10);
		}


}
    1b92:	62 96       	adiw	r28, 0x12	; 18
    1b94:	0f b6       	in	r0, 0x3f	; 63
    1b96:	f8 94       	cli
    1b98:	de bf       	out	0x3e, r29	; 62
    1b9a:	0f be       	out	0x3f, r0	; 63
    1b9c:	cd bf       	out	0x3d, r28	; 61
    1b9e:	cf 91       	pop	r28
    1ba0:	df 91       	pop	r29
    1ba2:	08 95       	ret

00001ba4 <Gotoxy>:

/****************************************************************/

void Gotoxy (u8 X,u8 Y){
    1ba4:	df 93       	push	r29
    1ba6:	cf 93       	push	r28
    1ba8:	00 d0       	rcall	.+0      	; 0x1baa <Gotoxy+0x6>
    1baa:	00 d0       	rcall	.+0      	; 0x1bac <Gotoxy+0x8>
    1bac:	cd b7       	in	r28, 0x3d	; 61
    1bae:	de b7       	in	r29, 0x3e	; 62
    1bb0:	89 83       	std	Y+1, r24	; 0x01
    1bb2:	6a 83       	std	Y+2, r22	; 0x02
	if (X>0 && X<=16)
    1bb4:	89 81       	ldd	r24, Y+1	; 0x01
    1bb6:	88 23       	and	r24, r24
    1bb8:	e1 f0       	breq	.+56     	; 0x1bf2 <Gotoxy+0x4e>
    1bba:	89 81       	ldd	r24, Y+1	; 0x01
    1bbc:	81 31       	cpi	r24, 0x11	; 17
    1bbe:	c8 f4       	brcc	.+50     	; 0x1bf2 <Gotoxy+0x4e>
		{
		    switch(Y)
    1bc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc2:	28 2f       	mov	r18, r24
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	3c 83       	std	Y+4, r19	; 0x04
    1bc8:	2b 83       	std	Y+3, r18	; 0x03
    1bca:	8b 81       	ldd	r24, Y+3	; 0x03
    1bcc:	9c 81       	ldd	r25, Y+4	; 0x04
    1bce:	81 30       	cpi	r24, 0x01	; 1
    1bd0:	91 05       	cpc	r25, r1
    1bd2:	31 f0       	breq	.+12     	; 0x1be0 <Gotoxy+0x3c>
    1bd4:	2b 81       	ldd	r18, Y+3	; 0x03
    1bd6:	3c 81       	ldd	r19, Y+4	; 0x04
    1bd8:	22 30       	cpi	r18, 0x02	; 2
    1bda:	31 05       	cpc	r19, r1
    1bdc:	31 f0       	breq	.+12     	; 0x1bea <Gotoxy+0x46>
    1bde:	09 c0       	rjmp	.+18     	; 0x1bf2 <Gotoxy+0x4e>
		    {
			    case 1:
			    	LCD_vidWriteCommand(X+127);
    1be0:	89 81       	ldd	r24, Y+1	; 0x01
    1be2:	81 58       	subi	r24, 0x81	; 129
    1be4:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <LCD_vidWriteCommand>
    1be8:	04 c0       	rjmp	.+8      	; 0x1bf2 <Gotoxy+0x4e>
			    break;
			    case 2:
			    	LCD_vidWriteCommand(X+191);
    1bea:	89 81       	ldd	r24, Y+1	; 0x01
    1bec:	81 54       	subi	r24, 0x41	; 65
    1bee:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <LCD_vidWriteCommand>
			    default:
			    break;
		    }
		}

}
    1bf2:	0f 90       	pop	r0
    1bf4:	0f 90       	pop	r0
    1bf6:	0f 90       	pop	r0
    1bf8:	0f 90       	pop	r0
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	08 95       	ret

00001c00 <LCDWriteInteger>:

/****************************************************************/

void LCDWriteInteger(u16 val , u16 field_length)
{
    1c00:	df 93       	push	r29
    1c02:	cf 93       	push	r28
    1c04:	cd b7       	in	r28, 0x3d	; 61
    1c06:	de b7       	in	r29, 0x3e	; 62
    1c08:	62 97       	sbiw	r28, 0x12	; 18
    1c0a:	0f b6       	in	r0, 0x3f	; 63
    1c0c:	f8 94       	cli
    1c0e:	de bf       	out	0x3e, r29	; 62
    1c10:	0f be       	out	0x3f, r0	; 63
    1c12:	cd bf       	out	0x3d, r28	; 61
    1c14:	98 8b       	std	Y+16, r25	; 0x10
    1c16:	8f 87       	std	Y+15, r24	; 0x0f
    1c18:	7a 8b       	std	Y+18, r23	; 0x12
    1c1a:	69 8b       	std	Y+17, r22	; 0x11
	2)unsigned int field_length :total length of field in which the value is printed
	must be between 1-5 if it is -1 the field length is no of digits in the val

	****************************************************************/

	u16 str[5]={0,0,0,0,0};
    1c1c:	8a e0       	ldi	r24, 0x0A	; 10
    1c1e:	fe 01       	movw	r30, r28
    1c20:	35 96       	adiw	r30, 0x05	; 5
    1c22:	df 01       	movw	r26, r30
    1c24:	28 2f       	mov	r18, r24
    1c26:	1d 92       	st	X+, r1
    1c28:	2a 95       	dec	r18
    1c2a:	e9 f7       	brne	.-6      	; 0x1c26 <LCDWriteInteger+0x26>
	u16 i=4,j=0;
    1c2c:	84 e0       	ldi	r24, 0x04	; 4
    1c2e:	90 e0       	ldi	r25, 0x00	; 0
    1c30:	9c 83       	std	Y+4, r25	; 0x04
    1c32:	8b 83       	std	Y+3, r24	; 0x03
    1c34:	1a 82       	std	Y+2, r1	; 0x02
    1c36:	19 82       	std	Y+1, r1	; 0x01
		LCD_vidWriteCharacter('-');   //Write Negative sign
		val=val*(-1);     //convert to positive
	}
	else
	{
		LCD_vidWriteCharacter(' ');
    1c38:	80 e2       	ldi	r24, 0x20	; 32
    1c3a:	0e 94 14 0c 	call	0x1828	; 0x1828 <LCD_vidWriteCharacter>
    1c3e:	24 c0       	rjmp	.+72     	; 0x1c88 <LCDWriteInteger+0x88>
	}

	while(val)
	{
		str[i]=val%10;
    1c40:	eb 81       	ldd	r30, Y+3	; 0x03
    1c42:	fc 81       	ldd	r31, Y+4	; 0x04
    1c44:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c46:	98 89       	ldd	r25, Y+16	; 0x10
    1c48:	2a e0       	ldi	r18, 0x0A	; 10
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	b9 01       	movw	r22, r18
    1c4e:	0e 94 b7 11 	call	0x236e	; 0x236e <__udivmodhi4>
    1c52:	ac 01       	movw	r20, r24
    1c54:	9f 01       	movw	r18, r30
    1c56:	22 0f       	add	r18, r18
    1c58:	33 1f       	adc	r19, r19
    1c5a:	ce 01       	movw	r24, r28
    1c5c:	01 96       	adiw	r24, 0x01	; 1
    1c5e:	82 0f       	add	r24, r18
    1c60:	93 1f       	adc	r25, r19
    1c62:	fc 01       	movw	r30, r24
    1c64:	34 96       	adiw	r30, 0x04	; 4
    1c66:	51 83       	std	Z+1, r21	; 0x01
    1c68:	40 83       	st	Z, r20
		val=val/10;
    1c6a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c6c:	98 89       	ldd	r25, Y+16	; 0x10
    1c6e:	2a e0       	ldi	r18, 0x0A	; 10
    1c70:	30 e0       	ldi	r19, 0x00	; 0
    1c72:	b9 01       	movw	r22, r18
    1c74:	0e 94 b7 11 	call	0x236e	; 0x236e <__udivmodhi4>
    1c78:	cb 01       	movw	r24, r22
    1c7a:	98 8b       	std	Y+16, r25	; 0x10
    1c7c:	8f 87       	std	Y+15, r24	; 0x0f
		i--;
    1c7e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c80:	9c 81       	ldd	r25, Y+4	; 0x04
    1c82:	01 97       	sbiw	r24, 0x01	; 1
    1c84:	9c 83       	std	Y+4, r25	; 0x04
    1c86:	8b 83       	std	Y+3, r24	; 0x03
	else
	{
		LCD_vidWriteCharacter(' ');
	}

	while(val)
    1c88:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c8a:	98 89       	ldd	r25, Y+16	; 0x10
    1c8c:	00 97       	sbiw	r24, 0x00	; 0
    1c8e:	c1 f6       	brne	.-80     	; 0x1c40 <LCDWriteInteger+0x40>
		str[i]=val%10;
		val=val/10;
		i--;
	}

	if(field_length==-1)
    1c90:	89 89       	ldd	r24, Y+17	; 0x11
    1c92:	9a 89       	ldd	r25, Y+18	; 0x12
    1c94:	af ef       	ldi	r26, 0xFF	; 255
    1c96:	8f 3f       	cpi	r24, 0xFF	; 255
    1c98:	9a 07       	cpc	r25, r26
    1c9a:	b1 f4       	brne	.+44     	; 0x1cc8 <LCDWriteInteger+0xc8>
    1c9c:	05 c0       	rjmp	.+10     	; 0x1ca8 <LCDWriteInteger+0xa8>
		while(str[j]==0) j++;
    1c9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ca0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ca2:	01 96       	adiw	r24, 0x01	; 1
    1ca4:	9a 83       	std	Y+2, r25	; 0x02
    1ca6:	89 83       	std	Y+1, r24	; 0x01
    1ca8:	89 81       	ldd	r24, Y+1	; 0x01
    1caa:	9a 81       	ldd	r25, Y+2	; 0x02
    1cac:	9c 01       	movw	r18, r24
    1cae:	22 0f       	add	r18, r18
    1cb0:	33 1f       	adc	r19, r19
    1cb2:	ce 01       	movw	r24, r28
    1cb4:	01 96       	adiw	r24, 0x01	; 1
    1cb6:	82 0f       	add	r24, r18
    1cb8:	93 1f       	adc	r25, r19
    1cba:	fc 01       	movw	r30, r24
    1cbc:	34 96       	adiw	r30, 0x04	; 4
    1cbe:	80 81       	ld	r24, Z
    1cc0:	91 81       	ldd	r25, Z+1	; 0x01
    1cc2:	00 97       	sbiw	r24, 0x00	; 0
    1cc4:	61 f3       	breq	.-40     	; 0x1c9e <LCDWriteInteger+0x9e>
    1cc6:	08 c0       	rjmp	.+16     	; 0x1cd8 <LCDWriteInteger+0xd8>
	else
		j=5-field_length;
    1cc8:	85 e0       	ldi	r24, 0x05	; 5
    1cca:	90 e0       	ldi	r25, 0x00	; 0
    1ccc:	29 89       	ldd	r18, Y+17	; 0x11
    1cce:	3a 89       	ldd	r19, Y+18	; 0x12
    1cd0:	82 1b       	sub	r24, r18
    1cd2:	93 0b       	sbc	r25, r19
    1cd4:	9a 83       	std	Y+2, r25	; 0x02
    1cd6:	89 83       	std	Y+1, r24	; 0x01

	for(i=j;i<5;i++)
    1cd8:	89 81       	ldd	r24, Y+1	; 0x01
    1cda:	9a 81       	ldd	r25, Y+2	; 0x02
    1cdc:	9c 83       	std	Y+4, r25	; 0x04
    1cde:	8b 83       	std	Y+3, r24	; 0x03
    1ce0:	15 c0       	rjmp	.+42     	; 0x1d0c <LCDWriteInteger+0x10c>
	{
		LCD_vidWriteCharacter('0'+str[i]);
    1ce2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ce6:	9c 01       	movw	r18, r24
    1ce8:	22 0f       	add	r18, r18
    1cea:	33 1f       	adc	r19, r19
    1cec:	ce 01       	movw	r24, r28
    1cee:	01 96       	adiw	r24, 0x01	; 1
    1cf0:	82 0f       	add	r24, r18
    1cf2:	93 1f       	adc	r25, r19
    1cf4:	fc 01       	movw	r30, r24
    1cf6:	34 96       	adiw	r30, 0x04	; 4
    1cf8:	80 81       	ld	r24, Z
    1cfa:	91 81       	ldd	r25, Z+1	; 0x01
    1cfc:	80 5d       	subi	r24, 0xD0	; 208
    1cfe:	0e 94 14 0c 	call	0x1828	; 0x1828 <LCD_vidWriteCharacter>
	if(field_length==-1)
		while(str[j]==0) j++;
	else
		j=5-field_length;

	for(i=j;i<5;i++)
    1d02:	8b 81       	ldd	r24, Y+3	; 0x03
    1d04:	9c 81       	ldd	r25, Y+4	; 0x04
    1d06:	01 96       	adiw	r24, 0x01	; 1
    1d08:	9c 83       	std	Y+4, r25	; 0x04
    1d0a:	8b 83       	std	Y+3, r24	; 0x03
    1d0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d0e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d10:	85 30       	cpi	r24, 0x05	; 5
    1d12:	91 05       	cpc	r25, r1
    1d14:	30 f3       	brcs	.-52     	; 0x1ce2 <LCDWriteInteger+0xe2>
	{
		LCD_vidWriteCharacter('0'+str[i]);
	}
}
    1d16:	62 96       	adiw	r28, 0x12	; 18
    1d18:	0f b6       	in	r0, 0x3f	; 63
    1d1a:	f8 94       	cli
    1d1c:	de bf       	out	0x3e, r29	; 62
    1d1e:	0f be       	out	0x3f, r0	; 63
    1d20:	cd bf       	out	0x3d, r28	; 61
    1d22:	cf 91       	pop	r28
    1d24:	df 91       	pop	r29
    1d26:	08 95       	ret

00001d28 <vid_SeparateResult>:
/********************************************************/

void vid_SeparateResult(u32 u32Result , u8 * u8ArrayResult) {
    1d28:	0f 93       	push	r16
    1d2a:	1f 93       	push	r17
    1d2c:	df 93       	push	r29
    1d2e:	cf 93       	push	r28
    1d30:	00 d0       	rcall	.+0      	; 0x1d32 <vid_SeparateResult+0xa>
    1d32:	00 d0       	rcall	.+0      	; 0x1d34 <vid_SeparateResult+0xc>
    1d34:	00 d0       	rcall	.+0      	; 0x1d36 <vid_SeparateResult+0xe>
    1d36:	cd b7       	in	r28, 0x3d	; 61
    1d38:	de b7       	in	r29, 0x3e	; 62
    1d3a:	69 83       	std	Y+1, r22	; 0x01
    1d3c:	7a 83       	std	Y+2, r23	; 0x02
    1d3e:	8b 83       	std	Y+3, r24	; 0x03
    1d40:	9c 83       	std	Y+4, r25	; 0x04
    1d42:	5e 83       	std	Y+6, r21	; 0x06
    1d44:	4d 83       	std	Y+5, r20	; 0x05

	u8ArrayResult[0]= ( (u32Result / 10000) % 10 ) + 48 ;
    1d46:	89 81       	ldd	r24, Y+1	; 0x01
    1d48:	9a 81       	ldd	r25, Y+2	; 0x02
    1d4a:	ab 81       	ldd	r26, Y+3	; 0x03
    1d4c:	bc 81       	ldd	r27, Y+4	; 0x04
    1d4e:	20 e1       	ldi	r18, 0x10	; 16
    1d50:	37 e2       	ldi	r19, 0x27	; 39
    1d52:	40 e0       	ldi	r20, 0x00	; 0
    1d54:	50 e0       	ldi	r21, 0x00	; 0
    1d56:	bc 01       	movw	r22, r24
    1d58:	cd 01       	movw	r24, r26
    1d5a:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1d5e:	da 01       	movw	r26, r20
    1d60:	c9 01       	movw	r24, r18
    1d62:	2a e0       	ldi	r18, 0x0A	; 10
    1d64:	30 e0       	ldi	r19, 0x00	; 0
    1d66:	40 e0       	ldi	r20, 0x00	; 0
    1d68:	50 e0       	ldi	r21, 0x00	; 0
    1d6a:	bc 01       	movw	r22, r24
    1d6c:	cd 01       	movw	r24, r26
    1d6e:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1d72:	dc 01       	movw	r26, r24
    1d74:	cb 01       	movw	r24, r22
    1d76:	80 5d       	subi	r24, 0xD0	; 208
    1d78:	ed 81       	ldd	r30, Y+5	; 0x05
    1d7a:	fe 81       	ldd	r31, Y+6	; 0x06
    1d7c:	80 83       	st	Z, r24
	u8ArrayResult[1]= ( (u32Result / 1000) % 10 ) + 48 ;
    1d7e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d80:	9e 81       	ldd	r25, Y+6	; 0x06
    1d82:	8c 01       	movw	r16, r24
    1d84:	0f 5f       	subi	r16, 0xFF	; 255
    1d86:	1f 4f       	sbci	r17, 0xFF	; 255
    1d88:	89 81       	ldd	r24, Y+1	; 0x01
    1d8a:	9a 81       	ldd	r25, Y+2	; 0x02
    1d8c:	ab 81       	ldd	r26, Y+3	; 0x03
    1d8e:	bc 81       	ldd	r27, Y+4	; 0x04
    1d90:	28 ee       	ldi	r18, 0xE8	; 232
    1d92:	33 e0       	ldi	r19, 0x03	; 3
    1d94:	40 e0       	ldi	r20, 0x00	; 0
    1d96:	50 e0       	ldi	r21, 0x00	; 0
    1d98:	bc 01       	movw	r22, r24
    1d9a:	cd 01       	movw	r24, r26
    1d9c:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1da0:	da 01       	movw	r26, r20
    1da2:	c9 01       	movw	r24, r18
    1da4:	2a e0       	ldi	r18, 0x0A	; 10
    1da6:	30 e0       	ldi	r19, 0x00	; 0
    1da8:	40 e0       	ldi	r20, 0x00	; 0
    1daa:	50 e0       	ldi	r21, 0x00	; 0
    1dac:	bc 01       	movw	r22, r24
    1dae:	cd 01       	movw	r24, r26
    1db0:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1db4:	dc 01       	movw	r26, r24
    1db6:	cb 01       	movw	r24, r22
    1db8:	80 5d       	subi	r24, 0xD0	; 208
    1dba:	f8 01       	movw	r30, r16
    1dbc:	80 83       	st	Z, r24
	u8ArrayResult[2]= ( (u32Result / 100) % 10 ) + 48 ;
    1dbe:	8d 81       	ldd	r24, Y+5	; 0x05
    1dc0:	9e 81       	ldd	r25, Y+6	; 0x06
    1dc2:	8c 01       	movw	r16, r24
    1dc4:	0e 5f       	subi	r16, 0xFE	; 254
    1dc6:	1f 4f       	sbci	r17, 0xFF	; 255
    1dc8:	89 81       	ldd	r24, Y+1	; 0x01
    1dca:	9a 81       	ldd	r25, Y+2	; 0x02
    1dcc:	ab 81       	ldd	r26, Y+3	; 0x03
    1dce:	bc 81       	ldd	r27, Y+4	; 0x04
    1dd0:	24 e6       	ldi	r18, 0x64	; 100
    1dd2:	30 e0       	ldi	r19, 0x00	; 0
    1dd4:	40 e0       	ldi	r20, 0x00	; 0
    1dd6:	50 e0       	ldi	r21, 0x00	; 0
    1dd8:	bc 01       	movw	r22, r24
    1dda:	cd 01       	movw	r24, r26
    1ddc:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1de0:	da 01       	movw	r26, r20
    1de2:	c9 01       	movw	r24, r18
    1de4:	2a e0       	ldi	r18, 0x0A	; 10
    1de6:	30 e0       	ldi	r19, 0x00	; 0
    1de8:	40 e0       	ldi	r20, 0x00	; 0
    1dea:	50 e0       	ldi	r21, 0x00	; 0
    1dec:	bc 01       	movw	r22, r24
    1dee:	cd 01       	movw	r24, r26
    1df0:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1df4:	dc 01       	movw	r26, r24
    1df6:	cb 01       	movw	r24, r22
    1df8:	80 5d       	subi	r24, 0xD0	; 208
    1dfa:	f8 01       	movw	r30, r16
    1dfc:	80 83       	st	Z, r24
	u8ArrayResult[3]= ( (u32Result / 10) % 10 ) + 48 ;
    1dfe:	8d 81       	ldd	r24, Y+5	; 0x05
    1e00:	9e 81       	ldd	r25, Y+6	; 0x06
    1e02:	8c 01       	movw	r16, r24
    1e04:	0d 5f       	subi	r16, 0xFD	; 253
    1e06:	1f 4f       	sbci	r17, 0xFF	; 255
    1e08:	89 81       	ldd	r24, Y+1	; 0x01
    1e0a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e0c:	ab 81       	ldd	r26, Y+3	; 0x03
    1e0e:	bc 81       	ldd	r27, Y+4	; 0x04
    1e10:	2a e0       	ldi	r18, 0x0A	; 10
    1e12:	30 e0       	ldi	r19, 0x00	; 0
    1e14:	40 e0       	ldi	r20, 0x00	; 0
    1e16:	50 e0       	ldi	r21, 0x00	; 0
    1e18:	bc 01       	movw	r22, r24
    1e1a:	cd 01       	movw	r24, r26
    1e1c:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1e20:	da 01       	movw	r26, r20
    1e22:	c9 01       	movw	r24, r18
    1e24:	2a e0       	ldi	r18, 0x0A	; 10
    1e26:	30 e0       	ldi	r19, 0x00	; 0
    1e28:	40 e0       	ldi	r20, 0x00	; 0
    1e2a:	50 e0       	ldi	r21, 0x00	; 0
    1e2c:	bc 01       	movw	r22, r24
    1e2e:	cd 01       	movw	r24, r26
    1e30:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1e34:	dc 01       	movw	r26, r24
    1e36:	cb 01       	movw	r24, r22
    1e38:	80 5d       	subi	r24, 0xD0	; 208
    1e3a:	f8 01       	movw	r30, r16
    1e3c:	80 83       	st	Z, r24
	u8ArrayResult[4]=   (u32Result  % 10 ) + 48 ;
    1e3e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e40:	9e 81       	ldd	r25, Y+6	; 0x06
    1e42:	8c 01       	movw	r16, r24
    1e44:	0c 5f       	subi	r16, 0xFC	; 252
    1e46:	1f 4f       	sbci	r17, 0xFF	; 255
    1e48:	89 81       	ldd	r24, Y+1	; 0x01
    1e4a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e4c:	ab 81       	ldd	r26, Y+3	; 0x03
    1e4e:	bc 81       	ldd	r27, Y+4	; 0x04
    1e50:	2a e0       	ldi	r18, 0x0A	; 10
    1e52:	30 e0       	ldi	r19, 0x00	; 0
    1e54:	40 e0       	ldi	r20, 0x00	; 0
    1e56:	50 e0       	ldi	r21, 0x00	; 0
    1e58:	bc 01       	movw	r22, r24
    1e5a:	cd 01       	movw	r24, r26
    1e5c:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    1e60:	dc 01       	movw	r26, r24
    1e62:	cb 01       	movw	r24, r22
    1e64:	80 5d       	subi	r24, 0xD0	; 208
    1e66:	f8 01       	movw	r30, r16
    1e68:	80 83       	st	Z, r24

}
    1e6a:	26 96       	adiw	r28, 0x06	; 6
    1e6c:	0f b6       	in	r0, 0x3f	; 63
    1e6e:	f8 94       	cli
    1e70:	de bf       	out	0x3e, r29	; 62
    1e72:	0f be       	out	0x3f, r0	; 63
    1e74:	cd bf       	out	0x3d, r28	; 61
    1e76:	cf 91       	pop	r28
    1e78:	df 91       	pop	r29
    1e7a:	1f 91       	pop	r17
    1e7c:	0f 91       	pop	r16
    1e7e:	08 95       	ret

00001e80 <__vector_7>:




ISR(TIMER1_COMPA_vect)
{
    1e80:	1f 92       	push	r1
    1e82:	0f 92       	push	r0
    1e84:	0f b6       	in	r0, 0x3f	; 63
    1e86:	0f 92       	push	r0
    1e88:	11 24       	eor	r1, r1
    1e8a:	2f 93       	push	r18
    1e8c:	3f 93       	push	r19
    1e8e:	8f 93       	push	r24
    1e90:	9f 93       	push	r25
    1e92:	af 93       	push	r26
    1e94:	bf 93       	push	r27
    1e96:	ef 93       	push	r30
    1e98:	ff 93       	push	r31
    1e9a:	df 93       	push	r29
    1e9c:	cf 93       	push	r28
    1e9e:	cd b7       	in	r28, 0x3d	; 61
    1ea0:	de b7       	in	r29, 0x3e	; 62
	static u8 flag = 0 ;

	if (flag == 0) {
    1ea2:	80 91 7e 00 	lds	r24, 0x007E
    1ea6:	88 23       	and	r24, r24
    1ea8:	b9 f4       	brne	.+46     	; 0x1ed8 <__vector_7+0x58>
		SET_BIT(PORTB,0);
    1eaa:	a8 e3       	ldi	r26, 0x38	; 56
    1eac:	b0 e0       	ldi	r27, 0x00	; 0
    1eae:	e8 e3       	ldi	r30, 0x38	; 56
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	80 81       	ld	r24, Z
    1eb4:	81 60       	ori	r24, 0x01	; 1
    1eb6:	8c 93       	st	X, r24
		OCR1A_REG = u32OnTime ;
    1eb8:	ea e4       	ldi	r30, 0x4A	; 74
    1eba:	f0 e0       	ldi	r31, 0x00	; 0
    1ebc:	80 91 7f 00 	lds	r24, 0x007F
    1ec0:	90 91 80 00 	lds	r25, 0x0080
    1ec4:	a0 91 81 00 	lds	r26, 0x0081
    1ec8:	b0 91 82 00 	lds	r27, 0x0082
    1ecc:	91 83       	std	Z+1, r25	; 0x01
    1ece:	80 83       	st	Z, r24
		flag = 1 ;
    1ed0:	81 e0       	ldi	r24, 0x01	; 1
    1ed2:	80 93 7e 00 	sts	0x007E, r24
    1ed6:	1e c0       	rjmp	.+60     	; 0x1f14 <__vector_7+0x94>

	}
	else if(flag==1){
    1ed8:	80 91 7e 00 	lds	r24, 0x007E
    1edc:	81 30       	cpi	r24, 0x01	; 1
    1ede:	d1 f4       	brne	.+52     	; 0x1f14 <__vector_7+0x94>
		CLR_BIT(PORTB,0);
    1ee0:	a8 e3       	ldi	r26, 0x38	; 56
    1ee2:	b0 e0       	ldi	r27, 0x00	; 0
    1ee4:	e8 e3       	ldi	r30, 0x38	; 56
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
    1eea:	8e 7f       	andi	r24, 0xFE	; 254
    1eec:	8c 93       	st	X, r24
		OCR1A_REG =(u32)20000 - u32OnTime  ;
    1eee:	ea e4       	ldi	r30, 0x4A	; 74
    1ef0:	f0 e0       	ldi	r31, 0x00	; 0
    1ef2:	80 91 7f 00 	lds	r24, 0x007F
    1ef6:	90 91 80 00 	lds	r25, 0x0080
    1efa:	a0 91 81 00 	lds	r26, 0x0081
    1efe:	b0 91 82 00 	lds	r27, 0x0082
    1f02:	9c 01       	movw	r18, r24
    1f04:	80 e2       	ldi	r24, 0x20	; 32
    1f06:	9e e4       	ldi	r25, 0x4E	; 78
    1f08:	82 1b       	sub	r24, r18
    1f0a:	93 0b       	sbc	r25, r19
    1f0c:	91 83       	std	Z+1, r25	; 0x01
    1f0e:	80 83       	st	Z, r24
		flag = 0 ;
    1f10:	10 92 7e 00 	sts	0x007E, r1
	}
	else{

	}

}
    1f14:	cf 91       	pop	r28
    1f16:	df 91       	pop	r29
    1f18:	ff 91       	pop	r31
    1f1a:	ef 91       	pop	r30
    1f1c:	bf 91       	pop	r27
    1f1e:	af 91       	pop	r26
    1f20:	9f 91       	pop	r25
    1f22:	8f 91       	pop	r24
    1f24:	3f 91       	pop	r19
    1f26:	2f 91       	pop	r18
    1f28:	0f 90       	pop	r0
    1f2a:	0f be       	out	0x3f, r0	; 63
    1f2c:	0f 90       	pop	r0
    1f2e:	1f 90       	pop	r1
    1f30:	18 95       	reti

00001f32 <main>:




	void main (void){
    1f32:	df 93       	push	r29
    1f34:	cf 93       	push	r28
    1f36:	cd b7       	in	r28, 0x3d	; 61
    1f38:	de b7       	in	r29, 0x3e	; 62
    1f3a:	cb 54       	subi	r28, 0x4B	; 75
    1f3c:	d0 40       	sbci	r29, 0x00	; 0
    1f3e:	0f b6       	in	r0, 0x3f	; 63
    1f40:	f8 94       	cli
    1f42:	de bf       	out	0x3e, r29	; 62
    1f44:	0f be       	out	0x3f, r0	; 63
    1f46:	cd bf       	out	0x3d, r28	; 61

			u8 s[11] ="ADC_VAL = ";
    1f48:	ce 01       	movw	r24, r28
    1f4a:	87 96       	adiw	r24, 0x27	; 39
    1f4c:	24 96       	adiw	r28, 0x04	; 4
    1f4e:	9f af       	std	Y+63, r25	; 0x3f
    1f50:	8e af       	std	Y+62, r24	; 0x3e
    1f52:	24 97       	sbiw	r28, 0x04	; 4
    1f54:	e0 e6       	ldi	r30, 0x60	; 96
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	26 96       	adiw	r28, 0x06	; 6
    1f5a:	ff af       	std	Y+63, r31	; 0x3f
    1f5c:	ee af       	std	Y+62, r30	; 0x3e
    1f5e:	26 97       	sbiw	r28, 0x06	; 6
    1f60:	fb e0       	ldi	r31, 0x0B	; 11
    1f62:	27 96       	adiw	r28, 0x07	; 7
    1f64:	ff af       	std	Y+63, r31	; 0x3f
    1f66:	27 97       	sbiw	r28, 0x07	; 7
    1f68:	26 96       	adiw	r28, 0x06	; 6
    1f6a:	ee ad       	ldd	r30, Y+62	; 0x3e
    1f6c:	ff ad       	ldd	r31, Y+63	; 0x3f
    1f6e:	26 97       	sbiw	r28, 0x06	; 6
    1f70:	00 80       	ld	r0, Z
    1f72:	26 96       	adiw	r28, 0x06	; 6
    1f74:	8e ad       	ldd	r24, Y+62	; 0x3e
    1f76:	9f ad       	ldd	r25, Y+63	; 0x3f
    1f78:	26 97       	sbiw	r28, 0x06	; 6
    1f7a:	01 96       	adiw	r24, 0x01	; 1
    1f7c:	26 96       	adiw	r28, 0x06	; 6
    1f7e:	9f af       	std	Y+63, r25	; 0x3f
    1f80:	8e af       	std	Y+62, r24	; 0x3e
    1f82:	26 97       	sbiw	r28, 0x06	; 6
    1f84:	24 96       	adiw	r28, 0x04	; 4
    1f86:	ee ad       	ldd	r30, Y+62	; 0x3e
    1f88:	ff ad       	ldd	r31, Y+63	; 0x3f
    1f8a:	24 97       	sbiw	r28, 0x04	; 4
    1f8c:	00 82       	st	Z, r0
    1f8e:	24 96       	adiw	r28, 0x04	; 4
    1f90:	8e ad       	ldd	r24, Y+62	; 0x3e
    1f92:	9f ad       	ldd	r25, Y+63	; 0x3f
    1f94:	24 97       	sbiw	r28, 0x04	; 4
    1f96:	01 96       	adiw	r24, 0x01	; 1
    1f98:	24 96       	adiw	r28, 0x04	; 4
    1f9a:	9f af       	std	Y+63, r25	; 0x3f
    1f9c:	8e af       	std	Y+62, r24	; 0x3e
    1f9e:	24 97       	sbiw	r28, 0x04	; 4
    1fa0:	27 96       	adiw	r28, 0x07	; 7
    1fa2:	9f ad       	ldd	r25, Y+63	; 0x3f
    1fa4:	27 97       	sbiw	r28, 0x07	; 7
    1fa6:	91 50       	subi	r25, 0x01	; 1
    1fa8:	27 96       	adiw	r28, 0x07	; 7
    1faa:	9f af       	std	Y+63, r25	; 0x3f
    1fac:	27 97       	sbiw	r28, 0x07	; 7
    1fae:	27 96       	adiw	r28, 0x07	; 7
    1fb0:	ef ad       	ldd	r30, Y+63	; 0x3f
    1fb2:	27 97       	sbiw	r28, 0x07	; 7
    1fb4:	ee 23       	and	r30, r30
    1fb6:	c1 f6       	brne	.-80     	; 0x1f68 <main+0x36>
			u8 x[11] ="ON_TIME = ";
    1fb8:	ce 01       	movw	r24, r28
    1fba:	c2 96       	adiw	r24, 0x32	; 50
    1fbc:	29 96       	adiw	r28, 0x09	; 9
    1fbe:	9f af       	std	Y+63, r25	; 0x3f
    1fc0:	8e af       	std	Y+62, r24	; 0x3e
    1fc2:	29 97       	sbiw	r28, 0x09	; 9
    1fc4:	eb e6       	ldi	r30, 0x6B	; 107
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	2b 96       	adiw	r28, 0x0b	; 11
    1fca:	ff af       	std	Y+63, r31	; 0x3f
    1fcc:	ee af       	std	Y+62, r30	; 0x3e
    1fce:	2b 97       	sbiw	r28, 0x0b	; 11
    1fd0:	fb e0       	ldi	r31, 0x0B	; 11
    1fd2:	2c 96       	adiw	r28, 0x0c	; 12
    1fd4:	ff af       	std	Y+63, r31	; 0x3f
    1fd6:	2c 97       	sbiw	r28, 0x0c	; 12
    1fd8:	2b 96       	adiw	r28, 0x0b	; 11
    1fda:	ee ad       	ldd	r30, Y+62	; 0x3e
    1fdc:	ff ad       	ldd	r31, Y+63	; 0x3f
    1fde:	2b 97       	sbiw	r28, 0x0b	; 11
    1fe0:	00 80       	ld	r0, Z
    1fe2:	2b 96       	adiw	r28, 0x0b	; 11
    1fe4:	8e ad       	ldd	r24, Y+62	; 0x3e
    1fe6:	9f ad       	ldd	r25, Y+63	; 0x3f
    1fe8:	2b 97       	sbiw	r28, 0x0b	; 11
    1fea:	01 96       	adiw	r24, 0x01	; 1
    1fec:	2b 96       	adiw	r28, 0x0b	; 11
    1fee:	9f af       	std	Y+63, r25	; 0x3f
    1ff0:	8e af       	std	Y+62, r24	; 0x3e
    1ff2:	2b 97       	sbiw	r28, 0x0b	; 11
    1ff4:	29 96       	adiw	r28, 0x09	; 9
    1ff6:	ee ad       	ldd	r30, Y+62	; 0x3e
    1ff8:	ff ad       	ldd	r31, Y+63	; 0x3f
    1ffa:	29 97       	sbiw	r28, 0x09	; 9
    1ffc:	00 82       	st	Z, r0
    1ffe:	29 96       	adiw	r28, 0x09	; 9
    2000:	8e ad       	ldd	r24, Y+62	; 0x3e
    2002:	9f ad       	ldd	r25, Y+63	; 0x3f
    2004:	29 97       	sbiw	r28, 0x09	; 9
    2006:	01 96       	adiw	r24, 0x01	; 1
    2008:	29 96       	adiw	r28, 0x09	; 9
    200a:	9f af       	std	Y+63, r25	; 0x3f
    200c:	8e af       	std	Y+62, r24	; 0x3e
    200e:	29 97       	sbiw	r28, 0x09	; 9
    2010:	2c 96       	adiw	r28, 0x0c	; 12
    2012:	9f ad       	ldd	r25, Y+63	; 0x3f
    2014:	2c 97       	sbiw	r28, 0x0c	; 12
    2016:	91 50       	subi	r25, 0x01	; 1
    2018:	2c 96       	adiw	r28, 0x0c	; 12
    201a:	9f af       	std	Y+63, r25	; 0x3f
    201c:	2c 97       	sbiw	r28, 0x0c	; 12
    201e:	2c 96       	adiw	r28, 0x0c	; 12
    2020:	ef ad       	ldd	r30, Y+63	; 0x3f
    2022:	2c 97       	sbiw	r28, 0x0c	; 12
    2024:	ee 23       	and	r30, r30
    2026:	c1 f6       	brne	.-80     	; 0x1fd8 <main+0xa6>
    2028:	80 e0       	ldi	r24, 0x00	; 0
    202a:	90 e0       	ldi	r25, 0x00	; 0
    202c:	a8 e4       	ldi	r26, 0x48	; 72
    202e:	b2 e4       	ldi	r27, 0x42	; 66
    2030:	89 8f       	std	Y+25, r24	; 0x19
    2032:	9a 8f       	std	Y+26, r25	; 0x1a
    2034:	ab 8f       	std	Y+27, r26	; 0x1b
    2036:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2038:	69 8d       	ldd	r22, Y+25	; 0x19
    203a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    203c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    203e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2040:	20 e0       	ldi	r18, 0x00	; 0
    2042:	30 e0       	ldi	r19, 0x00	; 0
    2044:	4a ef       	ldi	r20, 0xFA	; 250
    2046:	54 e4       	ldi	r21, 0x44	; 68
    2048:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    204c:	dc 01       	movw	r26, r24
    204e:	cb 01       	movw	r24, r22
    2050:	8d 8b       	std	Y+21, r24	; 0x15
    2052:	9e 8b       	std	Y+22, r25	; 0x16
    2054:	af 8b       	std	Y+23, r26	; 0x17
    2056:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2058:	6d 89       	ldd	r22, Y+21	; 0x15
    205a:	7e 89       	ldd	r23, Y+22	; 0x16
    205c:	8f 89       	ldd	r24, Y+23	; 0x17
    205e:	98 8d       	ldd	r25, Y+24	; 0x18
    2060:	20 e0       	ldi	r18, 0x00	; 0
    2062:	30 e0       	ldi	r19, 0x00	; 0
    2064:	40 e8       	ldi	r20, 0x80	; 128
    2066:	5f e3       	ldi	r21, 0x3F	; 63
    2068:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    206c:	88 23       	and	r24, r24
    206e:	2c f4       	brge	.+10     	; 0x207a <main+0x148>
		__ticks = 1;
    2070:	81 e0       	ldi	r24, 0x01	; 1
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	9c 8b       	std	Y+20, r25	; 0x14
    2076:	8b 8b       	std	Y+19, r24	; 0x13
    2078:	3f c0       	rjmp	.+126    	; 0x20f8 <main+0x1c6>
	else if (__tmp > 65535)
    207a:	6d 89       	ldd	r22, Y+21	; 0x15
    207c:	7e 89       	ldd	r23, Y+22	; 0x16
    207e:	8f 89       	ldd	r24, Y+23	; 0x17
    2080:	98 8d       	ldd	r25, Y+24	; 0x18
    2082:	20 e0       	ldi	r18, 0x00	; 0
    2084:	3f ef       	ldi	r19, 0xFF	; 255
    2086:	4f e7       	ldi	r20, 0x7F	; 127
    2088:	57 e4       	ldi	r21, 0x47	; 71
    208a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    208e:	18 16       	cp	r1, r24
    2090:	4c f5       	brge	.+82     	; 0x20e4 <main+0x1b2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2092:	69 8d       	ldd	r22, Y+25	; 0x19
    2094:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2096:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2098:	9c 8d       	ldd	r25, Y+28	; 0x1c
    209a:	20 e0       	ldi	r18, 0x00	; 0
    209c:	30 e0       	ldi	r19, 0x00	; 0
    209e:	40 e2       	ldi	r20, 0x20	; 32
    20a0:	51 e4       	ldi	r21, 0x41	; 65
    20a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20a6:	dc 01       	movw	r26, r24
    20a8:	cb 01       	movw	r24, r22
    20aa:	bc 01       	movw	r22, r24
    20ac:	cd 01       	movw	r24, r26
    20ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20b2:	dc 01       	movw	r26, r24
    20b4:	cb 01       	movw	r24, r22
    20b6:	9c 8b       	std	Y+20, r25	; 0x14
    20b8:	8b 8b       	std	Y+19, r24	; 0x13
    20ba:	0f c0       	rjmp	.+30     	; 0x20da <main+0x1a8>
    20bc:	88 ec       	ldi	r24, 0xC8	; 200
    20be:	90 e0       	ldi	r25, 0x00	; 0
    20c0:	9a 8b       	std	Y+18, r25	; 0x12
    20c2:	89 8b       	std	Y+17, r24	; 0x11
    20c4:	89 89       	ldd	r24, Y+17	; 0x11
    20c6:	9a 89       	ldd	r25, Y+18	; 0x12
    20c8:	01 97       	sbiw	r24, 0x01	; 1
    20ca:	f1 f7       	brne	.-4      	; 0x20c8 <main+0x196>
    20cc:	9a 8b       	std	Y+18, r25	; 0x12
    20ce:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20d0:	8b 89       	ldd	r24, Y+19	; 0x13
    20d2:	9c 89       	ldd	r25, Y+20	; 0x14
    20d4:	01 97       	sbiw	r24, 0x01	; 1
    20d6:	9c 8b       	std	Y+20, r25	; 0x14
    20d8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20da:	8b 89       	ldd	r24, Y+19	; 0x13
    20dc:	9c 89       	ldd	r25, Y+20	; 0x14
    20de:	00 97       	sbiw	r24, 0x00	; 0
    20e0:	69 f7       	brne	.-38     	; 0x20bc <main+0x18a>
    20e2:	14 c0       	rjmp	.+40     	; 0x210c <main+0x1da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20e4:	6d 89       	ldd	r22, Y+21	; 0x15
    20e6:	7e 89       	ldd	r23, Y+22	; 0x16
    20e8:	8f 89       	ldd	r24, Y+23	; 0x17
    20ea:	98 8d       	ldd	r25, Y+24	; 0x18
    20ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20f0:	dc 01       	movw	r26, r24
    20f2:	cb 01       	movw	r24, r22
    20f4:	9c 8b       	std	Y+20, r25	; 0x14
    20f6:	8b 8b       	std	Y+19, r24	; 0x13
    20f8:	8b 89       	ldd	r24, Y+19	; 0x13
    20fa:	9c 89       	ldd	r25, Y+20	; 0x14
    20fc:	98 8b       	std	Y+16, r25	; 0x10
    20fe:	8f 87       	std	Y+15, r24	; 0x0f
    2100:	8f 85       	ldd	r24, Y+15	; 0x0f
    2102:	98 89       	ldd	r25, Y+16	; 0x10
    2104:	01 97       	sbiw	r24, 0x01	; 1
    2106:	f1 f7       	brne	.-4      	; 0x2104 <main+0x1d2>
    2108:	98 8b       	std	Y+16, r25	; 0x10
    210a:	8f 87       	std	Y+15, r24	; 0x0f
			/****************  LCD Configuration  *****************/

				     _delay_ms(50);

					  // SET VDD TO D0   5 Volt (D0 >> VDD)
					  DIO_SetPinDirection (PORTD_DIO, PIN0, HIGH);
    210c:	83 e0       	ldi	r24, 0x03	; 3
    210e:	60 e0       	ldi	r22, 0x00	; 0
    2110:	41 e0       	ldi	r20, 0x01	; 1
    2112:	0e 94 70 07 	call	0xee0	; 0xee0 <DIO_SetPinDirection>

					  //  RS >> D1
					  DIO_SetPinDirection (PORTD_DIO, PIN1, HIGH);
    2116:	83 e0       	ldi	r24, 0x03	; 3
    2118:	61 e0       	ldi	r22, 0x01	; 1
    211a:	41 e0       	ldi	r20, 0x01	; 1
    211c:	0e 94 70 07 	call	0xee0	; 0xee0 <DIO_SetPinDirection>

					  //  R/W >> D2
					  DIO_SetPinDirection (PORTD_DIO, PIN2, HIGH);
    2120:	83 e0       	ldi	r24, 0x03	; 3
    2122:	62 e0       	ldi	r22, 0x02	; 2
    2124:	41 e0       	ldi	r20, 0x01	; 1
    2126:	0e 94 70 07 	call	0xee0	; 0xee0 <DIO_SetPinDirection>

					  //  Enable >> D3
					   DIO_SetPinDirection (PORTD_DIO, PIN3, HIGH);
    212a:	83 e0       	ldi	r24, 0x03	; 3
    212c:	63 e0       	ldi	r22, 0x03	; 3
    212e:	41 e0       	ldi	r20, 0x01	; 1
    2130:	0e 94 70 07 	call	0xee0	; 0xee0 <DIO_SetPinDirection>


					  //SET PORTC AS OUTPUT (PORTC >> DB0...DB7)
					  DIO_SetPortDirection (PORTC_DIO, 0XFF);
    2134:	82 e0       	ldi	r24, 0x02	; 2
    2136:	6f ef       	ldi	r22, 0xFF	; 255
    2138:	0e 94 78 08 	call	0x10f0	; 0x10f0 <DIO_SetPortDirection>


			/****************  ADC Configuration  *****************/

			DIO_SetPortDirection (PORTA_DIO, 0x00);
    213c:	80 e0       	ldi	r24, 0x00	; 0
    213e:	60 e0       	ldi	r22, 0x00	; 0
    2140:	0e 94 78 08 	call	0x10f0	; 0x10f0 <DIO_SetPortDirection>
			DIO_SetPortValue     (PORTA_DIO, 0X01);
    2144:	80 e0       	ldi	r24, 0x00	; 0
    2146:	61 e0       	ldi	r22, 0x01	; 1
    2148:	0e 94 b9 08 	call	0x1172	; 0x1172 <DIO_SetPortValue>

			/******************************************************/


			ADC_Init ();
    214c:	0e 94 a3 05 	call	0xb46	; 0xb46 <ADC_Init>
			LCD_vidInitialize();
    2150:	0e 94 9d 09 	call	0x133a	; 0x133a <LCD_vidInitialize>
		/******************************************/



		// OUT TO SERVO
		DDRB=0x01;
    2154:	e7 e3       	ldi	r30, 0x37	; 55
    2156:	f0 e0       	ldi	r31, 0x00	; 0
    2158:	81 e0       	ldi	r24, 0x01	; 1
    215a:	80 83       	st	Z, r24


	/* 16-bit timer
	 * Normal port operation , OC1A disconnected
	 */
		TCCR1A_REG = 0b10000000 ;
    215c:	ef e4       	ldi	r30, 0x4F	; 79
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	80 e8       	ldi	r24, 0x80	; 128
    2162:	80 83       	st	Z, r24
		//OCR1A_REG=1500;

		/* CTC Mode
		 * ClK input / 8
		 */
		TCCR1B_REG = 0b00001010 ;
    2164:	ee e4       	ldi	r30, 0x4E	; 78
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	8a e0       	ldi	r24, 0x0A	; 10
    216a:	80 83       	st	Z, r24

		// ENABLE INTERRUPT
		SET_BIT(TIMSK_REG,4);
    216c:	a9 e5       	ldi	r26, 0x59	; 89
    216e:	b0 e0       	ldi	r27, 0x00	; 0
    2170:	e9 e5       	ldi	r30, 0x59	; 89
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
    2176:	80 61       	ori	r24, 0x10	; 16
    2178:	8c 93       	st	X, r24

		// ENABLE GLOBAL INTERRUPT
		SET_BIT(SREG_REG,7);
    217a:	af e5       	ldi	r26, 0x5F	; 95
    217c:	b0 e0       	ldi	r27, 0x00	; 0
    217e:	ef e5       	ldi	r30, 0x5F	; 95
    2180:	f0 e0       	ldi	r31, 0x00	; 0
    2182:	80 81       	ld	r24, Z
    2184:	80 68       	ori	r24, 0x80	; 128
    2186:	8c 93       	st	X, r24

		while(1){

			 local_u16_Read = ADC_Read (0) ;
    2188:	80 e0       	ldi	r24, 0x00	; 0
    218a:	0e 94 b2 05 	call	0xb64	; 0xb64 <ADC_Read>
    218e:	9e a3       	std	Y+38, r25	; 0x26
    2190:	8d a3       	std	Y+37, r24	; 0x25

			 u32Angle = ( (u32)( ( (u32)local_u16_Read ) * 1000UL ) / 255UL ) + 1000UL  ;
    2192:	8d a1       	ldd	r24, Y+37	; 0x25
    2194:	9e a1       	ldd	r25, Y+38	; 0x26
    2196:	cc 01       	movw	r24, r24
    2198:	a0 e0       	ldi	r26, 0x00	; 0
    219a:	b0 e0       	ldi	r27, 0x00	; 0
    219c:	28 ee       	ldi	r18, 0xE8	; 232
    219e:	33 e0       	ldi	r19, 0x03	; 3
    21a0:	40 e0       	ldi	r20, 0x00	; 0
    21a2:	50 e0       	ldi	r21, 0x00	; 0
    21a4:	bc 01       	movw	r22, r24
    21a6:	cd 01       	movw	r24, r26
    21a8:	0e 94 98 11 	call	0x2330	; 0x2330 <__mulsi3>
    21ac:	dc 01       	movw	r26, r24
    21ae:	cb 01       	movw	r24, r22
    21b0:	2f ef       	ldi	r18, 0xFF	; 255
    21b2:	30 e0       	ldi	r19, 0x00	; 0
    21b4:	40 e0       	ldi	r20, 0x00	; 0
    21b6:	50 e0       	ldi	r21, 0x00	; 0
    21b8:	bc 01       	movw	r22, r24
    21ba:	cd 01       	movw	r24, r26
    21bc:	0e 94 cb 11 	call	0x2396	; 0x2396 <__udivmodsi4>
    21c0:	da 01       	movw	r26, r20
    21c2:	c9 01       	movw	r24, r18
    21c4:	88 51       	subi	r24, 0x18	; 24
    21c6:	9c 4f       	sbci	r25, 0xFC	; 252
    21c8:	af 4f       	sbci	r26, 0xFF	; 255
    21ca:	bf 4f       	sbci	r27, 0xFF	; 255
    21cc:	8d 8f       	std	Y+29, r24	; 0x1d
    21ce:	9e 8f       	std	Y+30, r25	; 0x1e
    21d0:	af 8f       	std	Y+31, r26	; 0x1f
    21d2:	b8 a3       	std	Y+32, r27	; 0x20
			 u32OnTime =u32Angle ;
    21d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    21d6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    21d8:	af 8d       	ldd	r26, Y+31	; 0x1f
    21da:	b8 a1       	ldd	r27, Y+32	; 0x20
    21dc:	80 93 7f 00 	sts	0x007F, r24
    21e0:	90 93 80 00 	sts	0x0080, r25
    21e4:	a0 93 81 00 	sts	0x0081, r26
    21e8:	b0 93 82 00 	sts	0x0082, r27


			 Gotoxy (1,1) ;
    21ec:	81 e0       	ldi	r24, 0x01	; 1
    21ee:	61 e0       	ldi	r22, 0x01	; 1
    21f0:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <Gotoxy>
			LCD_vidWriteString (s, 11) ;
    21f4:	ce 01       	movw	r24, r28
    21f6:	87 96       	adiw	r24, 0x27	; 39
    21f8:	6b e0       	ldi	r22, 0x0B	; 11
    21fa:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <LCD_vidWriteString>

			 Gotoxy (10,1) ;
    21fe:	8a e0       	ldi	r24, 0x0A	; 10
    2200:	61 e0       	ldi	r22, 0x01	; 1
    2202:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <Gotoxy>
			LCDWriteInteger(local_u16_Read,4) ;
    2206:	8d a1       	ldd	r24, Y+37	; 0x25
    2208:	9e a1       	ldd	r25, Y+38	; 0x26
    220a:	64 e0       	ldi	r22, 0x04	; 4
    220c:	70 e0       	ldi	r23, 0x00	; 0
    220e:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <LCDWriteInteger>

			 Gotoxy (1,2) ;
    2212:	81 e0       	ldi	r24, 0x01	; 1
    2214:	62 e0       	ldi	r22, 0x02	; 2
    2216:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <Gotoxy>
			LCD_vidWriteString (x,11) ;
    221a:	ce 01       	movw	r24, r28
    221c:	c2 96       	adiw	r24, 0x32	; 50
    221e:	6b e0       	ldi	r22, 0x0B	; 11
    2220:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <LCD_vidWriteString>

			Gotoxy (10,2) ;
    2224:	8a e0       	ldi	r24, 0x0A	; 10
    2226:	62 e0       	ldi	r22, 0x02	; 2
    2228:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <Gotoxy>

			LCDWriteInteger(u32OnTime,4) ;
    222c:	80 91 7f 00 	lds	r24, 0x007F
    2230:	90 91 80 00 	lds	r25, 0x0080
    2234:	a0 91 81 00 	lds	r26, 0x0081
    2238:	b0 91 82 00 	lds	r27, 0x0082
    223c:	64 e0       	ldi	r22, 0x04	; 4
    223e:	70 e0       	ldi	r23, 0x00	; 0
    2240:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <LCDWriteInteger>


			LCD_vidWriteCommand (0x02) ;
    2244:	82 e0       	ldi	r24, 0x02	; 2
    2246:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <LCD_vidWriteCommand>
    224a:	80 e0       	ldi	r24, 0x00	; 0
    224c:	90 e0       	ldi	r25, 0x00	; 0
    224e:	a8 ec       	ldi	r26, 0xC8	; 200
    2250:	b2 e4       	ldi	r27, 0x42	; 66
    2252:	8b 87       	std	Y+11, r24	; 0x0b
    2254:	9c 87       	std	Y+12, r25	; 0x0c
    2256:	ad 87       	std	Y+13, r26	; 0x0d
    2258:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    225a:	6b 85       	ldd	r22, Y+11	; 0x0b
    225c:	7c 85       	ldd	r23, Y+12	; 0x0c
    225e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2260:	9e 85       	ldd	r25, Y+14	; 0x0e
    2262:	20 e0       	ldi	r18, 0x00	; 0
    2264:	30 e0       	ldi	r19, 0x00	; 0
    2266:	4a ef       	ldi	r20, 0xFA	; 250
    2268:	54 e4       	ldi	r21, 0x44	; 68
    226a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    226e:	dc 01       	movw	r26, r24
    2270:	cb 01       	movw	r24, r22
    2272:	8f 83       	std	Y+7, r24	; 0x07
    2274:	98 87       	std	Y+8, r25	; 0x08
    2276:	a9 87       	std	Y+9, r26	; 0x09
    2278:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    227a:	6f 81       	ldd	r22, Y+7	; 0x07
    227c:	78 85       	ldd	r23, Y+8	; 0x08
    227e:	89 85       	ldd	r24, Y+9	; 0x09
    2280:	9a 85       	ldd	r25, Y+10	; 0x0a
    2282:	20 e0       	ldi	r18, 0x00	; 0
    2284:	30 e0       	ldi	r19, 0x00	; 0
    2286:	40 e8       	ldi	r20, 0x80	; 128
    2288:	5f e3       	ldi	r21, 0x3F	; 63
    228a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    228e:	88 23       	and	r24, r24
    2290:	2c f4       	brge	.+10     	; 0x229c <main+0x36a>
		__ticks = 1;
    2292:	81 e0       	ldi	r24, 0x01	; 1
    2294:	90 e0       	ldi	r25, 0x00	; 0
    2296:	9e 83       	std	Y+6, r25	; 0x06
    2298:	8d 83       	std	Y+5, r24	; 0x05
    229a:	3f c0       	rjmp	.+126    	; 0x231a <main+0x3e8>
	else if (__tmp > 65535)
    229c:	6f 81       	ldd	r22, Y+7	; 0x07
    229e:	78 85       	ldd	r23, Y+8	; 0x08
    22a0:	89 85       	ldd	r24, Y+9	; 0x09
    22a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    22a4:	20 e0       	ldi	r18, 0x00	; 0
    22a6:	3f ef       	ldi	r19, 0xFF	; 255
    22a8:	4f e7       	ldi	r20, 0x7F	; 127
    22aa:	57 e4       	ldi	r21, 0x47	; 71
    22ac:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    22b0:	18 16       	cp	r1, r24
    22b2:	4c f5       	brge	.+82     	; 0x2306 <main+0x3d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    22b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    22b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    22ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    22bc:	20 e0       	ldi	r18, 0x00	; 0
    22be:	30 e0       	ldi	r19, 0x00	; 0
    22c0:	40 e2       	ldi	r20, 0x20	; 32
    22c2:	51 e4       	ldi	r21, 0x41	; 65
    22c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22c8:	dc 01       	movw	r26, r24
    22ca:	cb 01       	movw	r24, r22
    22cc:	bc 01       	movw	r22, r24
    22ce:	cd 01       	movw	r24, r26
    22d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22d4:	dc 01       	movw	r26, r24
    22d6:	cb 01       	movw	r24, r22
    22d8:	9e 83       	std	Y+6, r25	; 0x06
    22da:	8d 83       	std	Y+5, r24	; 0x05
    22dc:	0f c0       	rjmp	.+30     	; 0x22fc <main+0x3ca>
    22de:	88 ec       	ldi	r24, 0xC8	; 200
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	9c 83       	std	Y+4, r25	; 0x04
    22e4:	8b 83       	std	Y+3, r24	; 0x03
    22e6:	8b 81       	ldd	r24, Y+3	; 0x03
    22e8:	9c 81       	ldd	r25, Y+4	; 0x04
    22ea:	01 97       	sbiw	r24, 0x01	; 1
    22ec:	f1 f7       	brne	.-4      	; 0x22ea <main+0x3b8>
    22ee:	9c 83       	std	Y+4, r25	; 0x04
    22f0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22f2:	8d 81       	ldd	r24, Y+5	; 0x05
    22f4:	9e 81       	ldd	r25, Y+6	; 0x06
    22f6:	01 97       	sbiw	r24, 0x01	; 1
    22f8:	9e 83       	std	Y+6, r25	; 0x06
    22fa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22fc:	8d 81       	ldd	r24, Y+5	; 0x05
    22fe:	9e 81       	ldd	r25, Y+6	; 0x06
    2300:	00 97       	sbiw	r24, 0x00	; 0
    2302:	69 f7       	brne	.-38     	; 0x22de <main+0x3ac>
    2304:	41 cf       	rjmp	.-382    	; 0x2188 <main+0x256>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2306:	6f 81       	ldd	r22, Y+7	; 0x07
    2308:	78 85       	ldd	r23, Y+8	; 0x08
    230a:	89 85       	ldd	r24, Y+9	; 0x09
    230c:	9a 85       	ldd	r25, Y+10	; 0x0a
    230e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2312:	dc 01       	movw	r26, r24
    2314:	cb 01       	movw	r24, r22
    2316:	9e 83       	std	Y+6, r25	; 0x06
    2318:	8d 83       	std	Y+5, r24	; 0x05
    231a:	8d 81       	ldd	r24, Y+5	; 0x05
    231c:	9e 81       	ldd	r25, Y+6	; 0x06
    231e:	9a 83       	std	Y+2, r25	; 0x02
    2320:	89 83       	std	Y+1, r24	; 0x01
    2322:	89 81       	ldd	r24, Y+1	; 0x01
    2324:	9a 81       	ldd	r25, Y+2	; 0x02
    2326:	01 97       	sbiw	r24, 0x01	; 1
    2328:	f1 f7       	brne	.-4      	; 0x2326 <main+0x3f4>
    232a:	9a 83       	std	Y+2, r25	; 0x02
    232c:	89 83       	std	Y+1, r24	; 0x01
    232e:	2c cf       	rjmp	.-424    	; 0x2188 <main+0x256>

00002330 <__mulsi3>:
    2330:	62 9f       	mul	r22, r18
    2332:	d0 01       	movw	r26, r0
    2334:	73 9f       	mul	r23, r19
    2336:	f0 01       	movw	r30, r0
    2338:	82 9f       	mul	r24, r18
    233a:	e0 0d       	add	r30, r0
    233c:	f1 1d       	adc	r31, r1
    233e:	64 9f       	mul	r22, r20
    2340:	e0 0d       	add	r30, r0
    2342:	f1 1d       	adc	r31, r1
    2344:	92 9f       	mul	r25, r18
    2346:	f0 0d       	add	r31, r0
    2348:	83 9f       	mul	r24, r19
    234a:	f0 0d       	add	r31, r0
    234c:	74 9f       	mul	r23, r20
    234e:	f0 0d       	add	r31, r0
    2350:	65 9f       	mul	r22, r21
    2352:	f0 0d       	add	r31, r0
    2354:	99 27       	eor	r25, r25
    2356:	72 9f       	mul	r23, r18
    2358:	b0 0d       	add	r27, r0
    235a:	e1 1d       	adc	r30, r1
    235c:	f9 1f       	adc	r31, r25
    235e:	63 9f       	mul	r22, r19
    2360:	b0 0d       	add	r27, r0
    2362:	e1 1d       	adc	r30, r1
    2364:	f9 1f       	adc	r31, r25
    2366:	bd 01       	movw	r22, r26
    2368:	cf 01       	movw	r24, r30
    236a:	11 24       	eor	r1, r1
    236c:	08 95       	ret

0000236e <__udivmodhi4>:
    236e:	aa 1b       	sub	r26, r26
    2370:	bb 1b       	sub	r27, r27
    2372:	51 e1       	ldi	r21, 0x11	; 17
    2374:	07 c0       	rjmp	.+14     	; 0x2384 <__udivmodhi4_ep>

00002376 <__udivmodhi4_loop>:
    2376:	aa 1f       	adc	r26, r26
    2378:	bb 1f       	adc	r27, r27
    237a:	a6 17       	cp	r26, r22
    237c:	b7 07       	cpc	r27, r23
    237e:	10 f0       	brcs	.+4      	; 0x2384 <__udivmodhi4_ep>
    2380:	a6 1b       	sub	r26, r22
    2382:	b7 0b       	sbc	r27, r23

00002384 <__udivmodhi4_ep>:
    2384:	88 1f       	adc	r24, r24
    2386:	99 1f       	adc	r25, r25
    2388:	5a 95       	dec	r21
    238a:	a9 f7       	brne	.-22     	; 0x2376 <__udivmodhi4_loop>
    238c:	80 95       	com	r24
    238e:	90 95       	com	r25
    2390:	bc 01       	movw	r22, r24
    2392:	cd 01       	movw	r24, r26
    2394:	08 95       	ret

00002396 <__udivmodsi4>:
    2396:	a1 e2       	ldi	r26, 0x21	; 33
    2398:	1a 2e       	mov	r1, r26
    239a:	aa 1b       	sub	r26, r26
    239c:	bb 1b       	sub	r27, r27
    239e:	fd 01       	movw	r30, r26
    23a0:	0d c0       	rjmp	.+26     	; 0x23bc <__udivmodsi4_ep>

000023a2 <__udivmodsi4_loop>:
    23a2:	aa 1f       	adc	r26, r26
    23a4:	bb 1f       	adc	r27, r27
    23a6:	ee 1f       	adc	r30, r30
    23a8:	ff 1f       	adc	r31, r31
    23aa:	a2 17       	cp	r26, r18
    23ac:	b3 07       	cpc	r27, r19
    23ae:	e4 07       	cpc	r30, r20
    23b0:	f5 07       	cpc	r31, r21
    23b2:	20 f0       	brcs	.+8      	; 0x23bc <__udivmodsi4_ep>
    23b4:	a2 1b       	sub	r26, r18
    23b6:	b3 0b       	sbc	r27, r19
    23b8:	e4 0b       	sbc	r30, r20
    23ba:	f5 0b       	sbc	r31, r21

000023bc <__udivmodsi4_ep>:
    23bc:	66 1f       	adc	r22, r22
    23be:	77 1f       	adc	r23, r23
    23c0:	88 1f       	adc	r24, r24
    23c2:	99 1f       	adc	r25, r25
    23c4:	1a 94       	dec	r1
    23c6:	69 f7       	brne	.-38     	; 0x23a2 <__udivmodsi4_loop>
    23c8:	60 95       	com	r22
    23ca:	70 95       	com	r23
    23cc:	80 95       	com	r24
    23ce:	90 95       	com	r25
    23d0:	9b 01       	movw	r18, r22
    23d2:	ac 01       	movw	r20, r24
    23d4:	bd 01       	movw	r22, r26
    23d6:	cf 01       	movw	r24, r30
    23d8:	08 95       	ret

000023da <__prologue_saves__>:
    23da:	2f 92       	push	r2
    23dc:	3f 92       	push	r3
    23de:	4f 92       	push	r4
    23e0:	5f 92       	push	r5
    23e2:	6f 92       	push	r6
    23e4:	7f 92       	push	r7
    23e6:	8f 92       	push	r8
    23e8:	9f 92       	push	r9
    23ea:	af 92       	push	r10
    23ec:	bf 92       	push	r11
    23ee:	cf 92       	push	r12
    23f0:	df 92       	push	r13
    23f2:	ef 92       	push	r14
    23f4:	ff 92       	push	r15
    23f6:	0f 93       	push	r16
    23f8:	1f 93       	push	r17
    23fa:	cf 93       	push	r28
    23fc:	df 93       	push	r29
    23fe:	cd b7       	in	r28, 0x3d	; 61
    2400:	de b7       	in	r29, 0x3e	; 62
    2402:	ca 1b       	sub	r28, r26
    2404:	db 0b       	sbc	r29, r27
    2406:	0f b6       	in	r0, 0x3f	; 63
    2408:	f8 94       	cli
    240a:	de bf       	out	0x3e, r29	; 62
    240c:	0f be       	out	0x3f, r0	; 63
    240e:	cd bf       	out	0x3d, r28	; 61
    2410:	09 94       	ijmp

00002412 <__epilogue_restores__>:
    2412:	2a 88       	ldd	r2, Y+18	; 0x12
    2414:	39 88       	ldd	r3, Y+17	; 0x11
    2416:	48 88       	ldd	r4, Y+16	; 0x10
    2418:	5f 84       	ldd	r5, Y+15	; 0x0f
    241a:	6e 84       	ldd	r6, Y+14	; 0x0e
    241c:	7d 84       	ldd	r7, Y+13	; 0x0d
    241e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2420:	9b 84       	ldd	r9, Y+11	; 0x0b
    2422:	aa 84       	ldd	r10, Y+10	; 0x0a
    2424:	b9 84       	ldd	r11, Y+9	; 0x09
    2426:	c8 84       	ldd	r12, Y+8	; 0x08
    2428:	df 80       	ldd	r13, Y+7	; 0x07
    242a:	ee 80       	ldd	r14, Y+6	; 0x06
    242c:	fd 80       	ldd	r15, Y+5	; 0x05
    242e:	0c 81       	ldd	r16, Y+4	; 0x04
    2430:	1b 81       	ldd	r17, Y+3	; 0x03
    2432:	aa 81       	ldd	r26, Y+2	; 0x02
    2434:	b9 81       	ldd	r27, Y+1	; 0x01
    2436:	ce 0f       	add	r28, r30
    2438:	d1 1d       	adc	r29, r1
    243a:	0f b6       	in	r0, 0x3f	; 63
    243c:	f8 94       	cli
    243e:	de bf       	out	0x3e, r29	; 62
    2440:	0f be       	out	0x3f, r0	; 63
    2442:	cd bf       	out	0x3d, r28	; 61
    2444:	ed 01       	movw	r28, r26
    2446:	08 95       	ret

00002448 <_exit>:
    2448:	f8 94       	cli

0000244a <__stop_program>:
    244a:	ff cf       	rjmp	.-2      	; 0x244a <__stop_program>
