Return-Path: <linux-clk-owner@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 84C2EAD6CD
	for <lists+linux-clk@lfdr.de>; Mon,  9 Sep 2019 12:25:36 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2403790AbfIIKZD (ORCPT <rfc822;lists+linux-clk@lfdr.de>);
        Mon, 9 Sep 2019 06:25:03 -0400
Received: from mail-pl1-f195.google.com ([209.85.214.195]:41243 "EHLO
        mail-pl1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1730292AbfIIKZD (ORCPT
        <rfc822;linux-clk@vger.kernel.org>); Mon, 9 Sep 2019 06:25:03 -0400
Received: by mail-pl1-f195.google.com with SMTP id m9so6337010pls.8
        for <linux-clk@vger.kernel.org>; Mon, 09 Sep 2019 03:25:02 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=message-id:mime-version:content-transfer-encoding:in-reply-to
         :references:cc:to:from:subject:user-agent:date;
        bh=TyNObdox1Iixd3zdjTU48f1Hvwe8ktTALjvLZDb3R8o=;
        b=Gy3GdGrC2H0vAPvVXFy7E3x7By74bGTaeH6NGTKpD7w8/GgGJHjYKmbfMF22EDtA5B
         f5t5fUsvRZnfkAg2s2I3/vJwMxsVh0krMkkMa7Ee4s/w4KIBoRIUCTM0OI59Mh4RXkVw
         R7LTkg25XjGZcEUZlnpMa19BBp6+z5JcwqKWg=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:message-id:mime-version
         :content-transfer-encoding:in-reply-to:references:cc:to:from:subject
         :user-agent:date;
        bh=TyNObdox1Iixd3zdjTU48f1Hvwe8ktTALjvLZDb3R8o=;
        b=cS1uWAChApYrWzH3IY47b01A5DJSATM00fAEX+w/pn19AQzBpy2FX1/z3/t8rCgB9u
         bEzzxgFtbjjw5dSkhF7AfdKfHSYUcaz4W+knFweIgCgIQBZboN1ZShQyJRrNE5pYWpOD
         l7hzhKGPqHTLp8/MmWZ1QCsB9x+HsqqVLrN/UUpbWC0zKwPhB4khEaGU7oxcSGwEAtel
         4zxdLMgvEwGSlLWnre7y5yi0MszxfQOaaI3bFGjnCw2WuGNdAzeEkQ2DeQckT8QW+AWh
         azD20uhTEc8zV+l8KUzGecu9ZESER3uPr3Ggo8DcxNG+Wn5VPexi3Fc64JRbczKkALn/
         Rxhg==
X-Gm-Message-State: APjAAAXM1EVcb5bm0Lu3vs2lOaHn6WAo8AmEpFPCbfgdflgeUXg0krpU
        Ukkvfxtynd+buOTQskhCDJYYEg==
X-Google-Smtp-Source: APXvYqzpzWFH0V95+RGywC3U3nviZcDv33Y78qLcJHexUGEwPoPTOCrEwCOBBtQM/gjQNV2ltj/5YA==
X-Received: by 2002:a17:902:9347:: with SMTP id g7mr23722181plp.0.1568024702129;
        Mon, 09 Sep 2019 03:25:02 -0700 (PDT)
Received: from chromium.org ([2620:15c:202:1:fa53:7765:582b:82b9])
        by smtp.gmail.com with ESMTPSA id l6sm33369863pje.28.2019.09.09.03.25.01
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 09 Sep 2019 03:25:01 -0700 (PDT)
Message-ID: <5d76287d.1c69fb81.1631c.4ca4@mx.google.com>
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <20190830195142.103564-1-swboyd@chromium.org>
References: <20190830195142.103564-1-swboyd@chromium.org>
Cc:     linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-arm-msm@vger.kernel.org,
        Douglas Anderson <dianders@chromium.org>,
        Taniya Das <tdas@codeaurora.org>
To:     Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>
From:   Stephen Boyd <swboyd@chromium.org>
Subject: Re: [PATCH] clk: qcom: gcc-sdm845: Use floor ops for sdcc clks
User-Agent: alot/0.8.1
Date:   Mon, 09 Sep 2019 03:25:00 -0700
Sender: linux-clk-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-clk.vger.kernel.org>
X-Mailing-List: linux-clk@vger.kernel.org

Quoting Stephen Boyd (2019-08-30 12:51:42)
> Some MMC cards fail to enumerate properly when inserted into an MMC slot
> on sdm845 devices. This is because the clk ops for qcom clks round the
> frequency up to the nearest rate instead of down to the nearest rate.
> For example, the MMC driver requests a frequency of 52MHz from
> clk_set_rate() but the qcom implementation for these clks rounds 52MHz
> up to the next supported frequency of 100MHz. The MMC driver could be
> modified to request clk rate ranges but for now we can fix this in the
> clk driver by changing the rounding policy for this clk to be round down
> instead of round up.
>=20
> Fixes: 06391eddb60a ("clk: qcom: Add Global Clock controller (GCC) driver=
 for SDM845")
> Reported-by: Douglas Anderson <dianders@chromium.org>
> Cc: Taniya Das <tdas@codeaurora.org>
> Signed-off-by: Stephen Boyd <swboyd@chromium.org>
> ---

Applied to clk-next

