
OSv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008224  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  080083e4  080083e4  000183e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008510  08008510  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008510  08008510  00018510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008518  08008518  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008518  08008518  00018518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800851c  0800851c  0001851c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008520  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00031728  20000074  08008594  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2003179c  08008594  0002179c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ac38  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004eaa  00000000  00000000  0004acdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da0  00000000  00000000  0004fb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002ebd5  00000000  00000000  00051928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00022654  00000000  00000000  000804fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001184a8  00000000  00000000  000a2b51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  001baff9  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001b90  00000000  00000000  001bb050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007efc  00000000  00000000  001bcbe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000074 	.word	0x20000074
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080083cc 	.word	0x080083cc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000078 	.word	0x20000078
 80001fc:	080083cc 	.word	0x080083cc

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b96e 	b.w	80004f4 <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9d08      	ldr	r5, [sp, #32]
 8000236:	4604      	mov	r4, r0
 8000238:	468c      	mov	ip, r1
 800023a:	2b00      	cmp	r3, #0
 800023c:	f040 8083 	bne.w	8000346 <__udivmoddi4+0x116>
 8000240:	428a      	cmp	r2, r1
 8000242:	4617      	mov	r7, r2
 8000244:	d947      	bls.n	80002d6 <__udivmoddi4+0xa6>
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	b142      	cbz	r2, 800025e <__udivmoddi4+0x2e>
 800024c:	f1c2 0020 	rsb	r0, r2, #32
 8000250:	fa24 f000 	lsr.w	r0, r4, r0
 8000254:	4091      	lsls	r1, r2
 8000256:	4097      	lsls	r7, r2
 8000258:	ea40 0c01 	orr.w	ip, r0, r1
 800025c:	4094      	lsls	r4, r2
 800025e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000262:	0c23      	lsrs	r3, r4, #16
 8000264:	fbbc f6f8 	udiv	r6, ip, r8
 8000268:	fa1f fe87 	uxth.w	lr, r7
 800026c:	fb08 c116 	mls	r1, r8, r6, ip
 8000270:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000274:	fb06 f10e 	mul.w	r1, r6, lr
 8000278:	4299      	cmp	r1, r3
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x60>
 800027c:	18fb      	adds	r3, r7, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 8119 	bcs.w	80004b8 <__udivmoddi4+0x288>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 8116 	bls.w	80004b8 <__udivmoddi4+0x288>
 800028c:	3e02      	subs	r6, #2
 800028e:	443b      	add	r3, r7
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002a4:	45a6      	cmp	lr, r4
 80002a6:	d909      	bls.n	80002bc <__udivmoddi4+0x8c>
 80002a8:	193c      	adds	r4, r7, r4
 80002aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ae:	f080 8105 	bcs.w	80004bc <__udivmoddi4+0x28c>
 80002b2:	45a6      	cmp	lr, r4
 80002b4:	f240 8102 	bls.w	80004bc <__udivmoddi4+0x28c>
 80002b8:	3802      	subs	r0, #2
 80002ba:	443c      	add	r4, r7
 80002bc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c0:	eba4 040e 	sub.w	r4, r4, lr
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa0>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	b902      	cbnz	r2, 80002da <__udivmoddi4+0xaa>
 80002d8:	deff      	udf	#255	; 0xff
 80002da:	fab2 f282 	clz	r2, r2
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d150      	bne.n	8000384 <__udivmoddi4+0x154>
 80002e2:	1bcb      	subs	r3, r1, r7
 80002e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e8:	fa1f f887 	uxth.w	r8, r7
 80002ec:	2601      	movs	r6, #1
 80002ee:	fbb3 fcfe 	udiv	ip, r3, lr
 80002f2:	0c21      	lsrs	r1, r4, #16
 80002f4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002f8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002fc:	fb08 f30c 	mul.w	r3, r8, ip
 8000300:	428b      	cmp	r3, r1
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0xe4>
 8000304:	1879      	adds	r1, r7, r1
 8000306:	f10c 30ff 	add.w	r0, ip, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0xe2>
 800030c:	428b      	cmp	r3, r1
 800030e:	f200 80e9 	bhi.w	80004e4 <__udivmoddi4+0x2b4>
 8000312:	4684      	mov	ip, r0
 8000314:	1ac9      	subs	r1, r1, r3
 8000316:	b2a3      	uxth	r3, r4
 8000318:	fbb1 f0fe 	udiv	r0, r1, lr
 800031c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000320:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000324:	fb08 f800 	mul.w	r8, r8, r0
 8000328:	45a0      	cmp	r8, r4
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x10c>
 800032c:	193c      	adds	r4, r7, r4
 800032e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x10a>
 8000334:	45a0      	cmp	r8, r4
 8000336:	f200 80d9 	bhi.w	80004ec <__udivmoddi4+0x2bc>
 800033a:	4618      	mov	r0, r3
 800033c:	eba4 0408 	sub.w	r4, r4, r8
 8000340:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000344:	e7bf      	b.n	80002c6 <__udivmoddi4+0x96>
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x12e>
 800034a:	2d00      	cmp	r5, #0
 800034c:	f000 80b1 	beq.w	80004b2 <__udivmoddi4+0x282>
 8000350:	2600      	movs	r6, #0
 8000352:	e9c5 0100 	strd	r0, r1, [r5]
 8000356:	4630      	mov	r0, r6
 8000358:	4631      	mov	r1, r6
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f683 	clz	r6, r3
 8000362:	2e00      	cmp	r6, #0
 8000364:	d14a      	bne.n	80003fc <__udivmoddi4+0x1cc>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0x140>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80b8 	bhi.w	80004e0 <__udivmoddi4+0x2b0>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0103 	sbc.w	r1, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	468c      	mov	ip, r1
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0a8      	beq.n	80002d0 <__udivmoddi4+0xa0>
 800037e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0xa0>
 8000384:	f1c2 0320 	rsb	r3, r2, #32
 8000388:	fa20 f603 	lsr.w	r6, r0, r3
 800038c:	4097      	lsls	r7, r2
 800038e:	fa01 f002 	lsl.w	r0, r1, r2
 8000392:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000396:	40d9      	lsrs	r1, r3
 8000398:	4330      	orrs	r0, r6
 800039a:	0c03      	lsrs	r3, r0, #16
 800039c:	fbb1 f6fe 	udiv	r6, r1, lr
 80003a0:	fa1f f887 	uxth.w	r8, r7
 80003a4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb06 f108 	mul.w	r1, r6, r8
 80003b0:	4299      	cmp	r1, r3
 80003b2:	fa04 f402 	lsl.w	r4, r4, r2
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x19c>
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	f106 3cff 	add.w	ip, r6, #4294967295
 80003be:	f080 808d 	bcs.w	80004dc <__udivmoddi4+0x2ac>
 80003c2:	4299      	cmp	r1, r3
 80003c4:	f240 808a 	bls.w	80004dc <__udivmoddi4+0x2ac>
 80003c8:	3e02      	subs	r6, #2
 80003ca:	443b      	add	r3, r7
 80003cc:	1a5b      	subs	r3, r3, r1
 80003ce:	b281      	uxth	r1, r0
 80003d0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb00 f308 	mul.w	r3, r0, r8
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x1c4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ea:	d273      	bcs.n	80004d4 <__udivmoddi4+0x2a4>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d971      	bls.n	80004d4 <__udivmoddi4+0x2a4>
 80003f0:	3802      	subs	r0, #2
 80003f2:	4439      	add	r1, r7
 80003f4:	1acb      	subs	r3, r1, r3
 80003f6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003fa:	e778      	b.n	80002ee <__udivmoddi4+0xbe>
 80003fc:	f1c6 0c20 	rsb	ip, r6, #32
 8000400:	fa03 f406 	lsl.w	r4, r3, r6
 8000404:	fa22 f30c 	lsr.w	r3, r2, ip
 8000408:	431c      	orrs	r4, r3
 800040a:	fa20 f70c 	lsr.w	r7, r0, ip
 800040e:	fa01 f306 	lsl.w	r3, r1, r6
 8000412:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000416:	fa21 f10c 	lsr.w	r1, r1, ip
 800041a:	431f      	orrs	r7, r3
 800041c:	0c3b      	lsrs	r3, r7, #16
 800041e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000422:	fa1f f884 	uxth.w	r8, r4
 8000426:	fb0e 1119 	mls	r1, lr, r9, r1
 800042a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800042e:	fb09 fa08 	mul.w	sl, r9, r8
 8000432:	458a      	cmp	sl, r1
 8000434:	fa02 f206 	lsl.w	r2, r2, r6
 8000438:	fa00 f306 	lsl.w	r3, r0, r6
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x220>
 800043e:	1861      	adds	r1, r4, r1
 8000440:	f109 30ff 	add.w	r0, r9, #4294967295
 8000444:	d248      	bcs.n	80004d8 <__udivmoddi4+0x2a8>
 8000446:	458a      	cmp	sl, r1
 8000448:	d946      	bls.n	80004d8 <__udivmoddi4+0x2a8>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4421      	add	r1, r4
 8000450:	eba1 010a 	sub.w	r1, r1, sl
 8000454:	b2bf      	uxth	r7, r7
 8000456:	fbb1 f0fe 	udiv	r0, r1, lr
 800045a:	fb0e 1110 	mls	r1, lr, r0, r1
 800045e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000462:	fb00 f808 	mul.w	r8, r0, r8
 8000466:	45b8      	cmp	r8, r7
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x24a>
 800046a:	19e7      	adds	r7, r4, r7
 800046c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000470:	d22e      	bcs.n	80004d0 <__udivmoddi4+0x2a0>
 8000472:	45b8      	cmp	r8, r7
 8000474:	d92c      	bls.n	80004d0 <__udivmoddi4+0x2a0>
 8000476:	3802      	subs	r0, #2
 8000478:	4427      	add	r7, r4
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	eba7 0708 	sub.w	r7, r7, r8
 8000482:	fba0 8902 	umull	r8, r9, r0, r2
 8000486:	454f      	cmp	r7, r9
 8000488:	46c6      	mov	lr, r8
 800048a:	4649      	mov	r1, r9
 800048c:	d31a      	bcc.n	80004c4 <__udivmoddi4+0x294>
 800048e:	d017      	beq.n	80004c0 <__udivmoddi4+0x290>
 8000490:	b15d      	cbz	r5, 80004aa <__udivmoddi4+0x27a>
 8000492:	ebb3 020e 	subs.w	r2, r3, lr
 8000496:	eb67 0701 	sbc.w	r7, r7, r1
 800049a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800049e:	40f2      	lsrs	r2, r6
 80004a0:	ea4c 0202 	orr.w	r2, ip, r2
 80004a4:	40f7      	lsrs	r7, r6
 80004a6:	e9c5 2700 	strd	r2, r7, [r5]
 80004aa:	2600      	movs	r6, #0
 80004ac:	4631      	mov	r1, r6
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	462e      	mov	r6, r5
 80004b4:	4628      	mov	r0, r5
 80004b6:	e70b      	b.n	80002d0 <__udivmoddi4+0xa0>
 80004b8:	4606      	mov	r6, r0
 80004ba:	e6e9      	b.n	8000290 <__udivmoddi4+0x60>
 80004bc:	4618      	mov	r0, r3
 80004be:	e6fd      	b.n	80002bc <__udivmoddi4+0x8c>
 80004c0:	4543      	cmp	r3, r8
 80004c2:	d2e5      	bcs.n	8000490 <__udivmoddi4+0x260>
 80004c4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c8:	eb69 0104 	sbc.w	r1, r9, r4
 80004cc:	3801      	subs	r0, #1
 80004ce:	e7df      	b.n	8000490 <__udivmoddi4+0x260>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e7d2      	b.n	800047a <__udivmoddi4+0x24a>
 80004d4:	4660      	mov	r0, ip
 80004d6:	e78d      	b.n	80003f4 <__udivmoddi4+0x1c4>
 80004d8:	4681      	mov	r9, r0
 80004da:	e7b9      	b.n	8000450 <__udivmoddi4+0x220>
 80004dc:	4666      	mov	r6, ip
 80004de:	e775      	b.n	80003cc <__udivmoddi4+0x19c>
 80004e0:	4630      	mov	r0, r6
 80004e2:	e74a      	b.n	800037a <__udivmoddi4+0x14a>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	4439      	add	r1, r7
 80004ea:	e713      	b.n	8000314 <__udivmoddi4+0xe4>
 80004ec:	3802      	subs	r0, #2
 80004ee:	443c      	add	r4, r7
 80004f0:	e724      	b.n	800033c <__udivmoddi4+0x10c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f000 ff8b 	bl	8001416 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 fccc 	bl	8000e9c <SystemClock_Config>
  startUart();
 8000504:	f000 fcb0 	bl	8000e68 <startUart>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000508:	f005 f8da 	bl	80056c0 <osKernelInitialize>

  /* Create the thread(s) */


  /* USER CODE BEGIN RTOS_THREADS */
  head = NULL;
 800050c:	4b06      	ldr	r3, [pc, #24]	; (8000528 <main+0x30>)
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
  startThread(mainThread, osPriorityHigh, "Main", 8*128);
 8000512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000516:	4a05      	ldr	r2, [pc, #20]	; (800052c <main+0x34>)
 8000518:	2128      	movs	r1, #40	; 0x28
 800051a:	4805      	ldr	r0, [pc, #20]	; (8000530 <main+0x38>)
 800051c:	f000 fb06 	bl	8000b2c <startThread>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
   osKernelStart();
 8000520:	f005 f902 	bl	8005728 <osKernelStart>
  //char* taskName = "Test 1";
  //startTask(functionName, 10, taskName, 4*128);
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000524:	e7fe      	b.n	8000524 <main+0x2c>
 8000526:	bf00      	nop
 8000528:	20031114 	.word	0x20031114
 800052c:	080083e4 	.word	0x080083e4
 8000530:	08000dc5 	.word	0x08000dc5

08000534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000538:	b672      	cpsid	i
}
 800053a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800053c:	e7fe      	b.n	800053c <Error_Handler+0x8>
	...

08000540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000546:	4b11      	ldr	r3, [pc, #68]	; (800058c <HAL_MspInit+0x4c>)
 8000548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800054a:	4a10      	ldr	r2, [pc, #64]	; (800058c <HAL_MspInit+0x4c>)
 800054c:	f043 0301 	orr.w	r3, r3, #1
 8000550:	6613      	str	r3, [r2, #96]	; 0x60
 8000552:	4b0e      	ldr	r3, [pc, #56]	; (800058c <HAL_MspInit+0x4c>)
 8000554:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000556:	f003 0301 	and.w	r3, r3, #1
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055e:	4b0b      	ldr	r3, [pc, #44]	; (800058c <HAL_MspInit+0x4c>)
 8000560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000562:	4a0a      	ldr	r2, [pc, #40]	; (800058c <HAL_MspInit+0x4c>)
 8000564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000568:	6593      	str	r3, [r2, #88]	; 0x58
 800056a:	4b08      	ldr	r3, [pc, #32]	; (800058c <HAL_MspInit+0x4c>)
 800056c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800056e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000572:	603b      	str	r3, [r7, #0]
 8000574:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000576:	2200      	movs	r2, #0
 8000578:	210f      	movs	r1, #15
 800057a:	f06f 0001 	mvn.w	r0, #1
 800057e:	f001 f85f 	bl	8001640 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40021000 	.word	0x40021000

08000590 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b08c      	sub	sp, #48	; 0x30
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000598:	f107 031c 	add.w	r3, r7, #28
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a44      	ldr	r2, [pc, #272]	; (80006c0 <HAL_UART_MspInit+0x130>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d154      	bne.n	800065c <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80005b2:	4b44      	ldr	r3, [pc, #272]	; (80006c4 <HAL_UART_MspInit+0x134>)
 80005b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80005b6:	4a43      	ldr	r2, [pc, #268]	; (80006c4 <HAL_UART_MspInit+0x134>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	65d3      	str	r3, [r2, #92]	; 0x5c
 80005be:	4b41      	ldr	r3, [pc, #260]	; (80006c4 <HAL_UART_MspInit+0x134>)
 80005c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	61bb      	str	r3, [r7, #24]
 80005c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80005ca:	4b3e      	ldr	r3, [pc, #248]	; (80006c4 <HAL_UART_MspInit+0x134>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ce:	4a3d      	ldr	r2, [pc, #244]	; (80006c4 <HAL_UART_MspInit+0x134>)
 80005d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005d6:	4b3b      	ldr	r3, [pc, #236]	; (80006c4 <HAL_UART_MspInit+0x134>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005de:	617b      	str	r3, [r7, #20]
 80005e0:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 80005e2:	f001 fe8f 	bl	8002304 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80005e6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80005ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ec:	2302      	movs	r3, #2
 80005ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005f4:	2303      	movs	r3, #3
 80005f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80005f8:	2308      	movs	r3, #8
 80005fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80005fc:	f107 031c 	add.w	r3, r7, #28
 8000600:	4619      	mov	r1, r3
 8000602:	4831      	ldr	r0, [pc, #196]	; (80006c8 <HAL_UART_MspInit+0x138>)
 8000604:	f001 fab8 	bl	8001b78 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8000608:	4b30      	ldr	r3, [pc, #192]	; (80006cc <HAL_UART_MspInit+0x13c>)
 800060a:	4a31      	ldr	r2, [pc, #196]	; (80006d0 <HAL_UART_MspInit+0x140>)
 800060c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800060e:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000610:	2222      	movs	r2, #34	; 0x22
 8000612:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000614:	4b2d      	ldr	r3, [pc, #180]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000616:	2200      	movs	r2, #0
 8000618:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800061a:	4b2c      	ldr	r3, [pc, #176]	; (80006cc <HAL_UART_MspInit+0x13c>)
 800061c:	2200      	movs	r2, #0
 800061e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000620:	4b2a      	ldr	r3, [pc, #168]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000622:	2280      	movs	r2, #128	; 0x80
 8000624:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000626:	4b29      	ldr	r3, [pc, #164]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000628:	2200      	movs	r2, #0
 800062a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800062c:	4b27      	ldr	r3, [pc, #156]	; (80006cc <HAL_UART_MspInit+0x13c>)
 800062e:	2200      	movs	r2, #0
 8000630:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000632:	4b26      	ldr	r3, [pc, #152]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000634:	2200      	movs	r2, #0
 8000636:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000638:	4b24      	ldr	r3, [pc, #144]	; (80006cc <HAL_UART_MspInit+0x13c>)
 800063a:	2200      	movs	r2, #0
 800063c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800063e:	4823      	ldr	r0, [pc, #140]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000640:	f001 f828 	bl	8001694 <HAL_DMA_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 800064a:	f7ff ff73 	bl	8000534 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4a1e      	ldr	r2, [pc, #120]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000652:	679a      	str	r2, [r3, #120]	; 0x78
 8000654:	4a1d      	ldr	r2, [pc, #116]	; (80006cc <HAL_UART_MspInit+0x13c>)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800065a:	e02d      	b.n	80006b8 <HAL_UART_MspInit+0x128>
  else if(huart->Instance==USART3)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a1c      	ldr	r2, [pc, #112]	; (80006d4 <HAL_UART_MspInit+0x144>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d128      	bne.n	80006b8 <HAL_UART_MspInit+0x128>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000666:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <HAL_UART_MspInit+0x134>)
 8000668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800066a:	4a16      	ldr	r2, [pc, #88]	; (80006c4 <HAL_UART_MspInit+0x134>)
 800066c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000670:	6593      	str	r3, [r2, #88]	; 0x58
 8000672:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <HAL_UART_MspInit+0x134>)
 8000674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000676:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800067e:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <HAL_UART_MspInit+0x134>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000682:	4a10      	ldr	r2, [pc, #64]	; (80006c4 <HAL_UART_MspInit+0x134>)
 8000684:	f043 0308 	orr.w	r3, r3, #8
 8000688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800068a:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <HAL_UART_MspInit+0x134>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800068e:	f003 0308 	and.w	r3, r3, #8
 8000692:	60fb      	str	r3, [r7, #12]
 8000694:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000696:	f44f 7340 	mov.w	r3, #768	; 0x300
 800069a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069c:	2302      	movs	r3, #2
 800069e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006a4:	2303      	movs	r3, #3
 80006a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80006a8:	2307      	movs	r3, #7
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006ac:	f107 031c 	add.w	r3, r7, #28
 80006b0:	4619      	mov	r1, r3
 80006b2:	4809      	ldr	r0, [pc, #36]	; (80006d8 <HAL_UART_MspInit+0x148>)
 80006b4:	f001 fa60 	bl	8001b78 <HAL_GPIO_Init>
}
 80006b8:	bf00      	nop
 80006ba:	3730      	adds	r7, #48	; 0x30
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40008000 	.word	0x40008000
 80006c4:	40021000 	.word	0x40021000
 80006c8:	48001800 	.word	0x48001800
 80006cc:	20031684 	.word	0x20031684
 80006d0:	40020008 	.word	0x40020008
 80006d4:	40004800 	.word	0x40004800
 80006d8:	48000c00 	.word	0x48000c00

080006dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b08a      	sub	sp, #40	; 0x28
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a17      	ldr	r2, [pc, #92]	; (8000758 <HAL_SPI_MspInit+0x7c>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d128      	bne.n	8000750 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006fe:	4b17      	ldr	r3, [pc, #92]	; (800075c <HAL_SPI_MspInit+0x80>)
 8000700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000702:	4a16      	ldr	r2, [pc, #88]	; (800075c <HAL_SPI_MspInit+0x80>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000708:	6613      	str	r3, [r2, #96]	; 0x60
 800070a:	4b14      	ldr	r3, [pc, #80]	; (800075c <HAL_SPI_MspInit+0x80>)
 800070c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800070e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000712:	613b      	str	r3, [r7, #16]
 8000714:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000716:	4b11      	ldr	r3, [pc, #68]	; (800075c <HAL_SPI_MspInit+0x80>)
 8000718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800071a:	4a10      	ldr	r2, [pc, #64]	; (800075c <HAL_SPI_MspInit+0x80>)
 800071c:	f043 0301 	orr.w	r3, r3, #1
 8000720:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <HAL_SPI_MspInit+0x80>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800072e:	23e0      	movs	r3, #224	; 0xe0
 8000730:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000732:	2302      	movs	r3, #2
 8000734:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800073a:	2303      	movs	r3, #3
 800073c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800073e:	2305      	movs	r3, #5
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000742:	f107 0314 	add.w	r3, r7, #20
 8000746:	4619      	mov	r1, r3
 8000748:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800074c:	f001 fa14 	bl	8001b78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000750:	bf00      	nop
 8000752:	3728      	adds	r7, #40	; 0x28
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40013000 	.word	0x40013000
 800075c:	40021000 	.word	0x40021000

08000760 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08a      	sub	sp, #40	; 0x28
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000780:	d154      	bne.n	800082c <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	4b2c      	ldr	r3, [pc, #176]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000786:	4a2b      	ldr	r2, [pc, #172]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800078e:	4b29      	ldr	r3, [pc, #164]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 8000790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	613b      	str	r3, [r7, #16]
 8000798:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800079a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800079e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	2302      	movs	r3, #2
 80007a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a8:	2303      	movs	r3, #3
 80007aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80007ac:	230a      	movs	r3, #10
 80007ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	f107 0314 	add.w	r3, r7, #20
 80007b4:	4619      	mov	r1, r3
 80007b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007ba:	f001 f9dd 	bl	8001b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80007be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c4:	2300      	movs	r3, #0
 80007c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d6:	f001 f9cf 	bl	8001b78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80007da:	4b16      	ldr	r3, [pc, #88]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007de:	4a15      	ldr	r2, [pc, #84]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 80007e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007e6:	4b13      	ldr	r3, [pc, #76]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80007f2:	4b10      	ldr	r3, [pc, #64]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 80007f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d114      	bne.n	8000828 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	4b0d      	ldr	r3, [pc, #52]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 8000800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000802:	4a0c      	ldr	r2, [pc, #48]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 8000804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000808:	6593      	str	r3, [r2, #88]	; 0x58
 800080a:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 800080c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800080e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8000816:	f001 fd65 	bl	80022e4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800081a:	4b06      	ldr	r3, [pc, #24]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 800081c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800081e:	4a05      	ldr	r2, [pc, #20]	; (8000834 <HAL_PCD_MspInit+0xd4>)
 8000820:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000824:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000826:	e001      	b.n	800082c <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8000828:	f001 fd5c 	bl	80022e4 <HAL_PWREx_EnableVddUSB>
}
 800082c:	bf00      	nop
 800082e:	3728      	adds	r7, #40	; 0x28
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40021000 	.word	0x40021000

08000838 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b08c      	sub	sp, #48	; 0x30
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8000848:	2200      	movs	r2, #0
 800084a:	6879      	ldr	r1, [r7, #4]
 800084c:	201d      	movs	r0, #29
 800084e:	f000 fef7 	bl	8001640 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000852:	201d      	movs	r0, #29
 8000854:	f000 ff10 	bl	8001678 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000858:	4b1f      	ldr	r3, [pc, #124]	; (80008d8 <HAL_InitTick+0xa0>)
 800085a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800085c:	4a1e      	ldr	r2, [pc, #120]	; (80008d8 <HAL_InitTick+0xa0>)
 800085e:	f043 0302 	orr.w	r3, r3, #2
 8000862:	6593      	str	r3, [r2, #88]	; 0x58
 8000864:	4b1c      	ldr	r3, [pc, #112]	; (80008d8 <HAL_InitTick+0xa0>)
 8000866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000868:	f003 0302 	and.w	r3, r3, #2
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000870:	f107 0210 	add.w	r2, r7, #16
 8000874:	f107 0314 	add.w	r3, r7, #20
 8000878:	4611      	mov	r1, r2
 800087a:	4618      	mov	r0, r3
 800087c:	f002 fb68 	bl	8002f50 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000880:	f002 fb3a 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 8000884:	4603      	mov	r3, r0
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800088a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800088c:	4a13      	ldr	r2, [pc, #76]	; (80008dc <HAL_InitTick+0xa4>)
 800088e:	fba2 2303 	umull	r2, r3, r2, r3
 8000892:	0c9b      	lsrs	r3, r3, #18
 8000894:	3b01      	subs	r3, #1
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000898:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <HAL_InitTick+0xa8>)
 800089a:	4a12      	ldr	r2, [pc, #72]	; (80008e4 <HAL_InitTick+0xac>)
 800089c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800089e:	4b10      	ldr	r3, [pc, #64]	; (80008e0 <HAL_InitTick+0xa8>)
 80008a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008a4:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80008a6:	4a0e      	ldr	r2, [pc, #56]	; (80008e0 <HAL_InitTick+0xa8>)
 80008a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008aa:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80008ac:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <HAL_InitTick+0xa8>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b2:	4b0b      	ldr	r3, [pc, #44]	; (80008e0 <HAL_InitTick+0xa8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80008b8:	4809      	ldr	r0, [pc, #36]	; (80008e0 <HAL_InitTick+0xa8>)
 80008ba:	f003 f9f8 	bl	8003cae <HAL_TIM_Base_Init>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d104      	bne.n	80008ce <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80008c4:	4806      	ldr	r0, [pc, #24]	; (80008e0 <HAL_InitTick+0xa8>)
 80008c6:	f003 fa53 	bl	8003d70 <HAL_TIM_Base_Start_IT>
 80008ca:	4603      	mov	r3, r0
 80008cc:	e000      	b.n	80008d0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80008ce:	2301      	movs	r3, #1
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3730      	adds	r7, #48	; 0x30
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40021000 	.word	0x40021000
 80008dc:	431bde83 	.word	0x431bde83
 80008e0:	20031118 	.word	0x20031118
 80008e4:	40000400 	.word	0x40000400

080008e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008ec:	e7fe      	b.n	80008ec <NMI_Handler+0x4>

080008ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f2:	e7fe      	b.n	80008f2 <HardFault_Handler+0x4>

080008f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <MemManage_Handler+0x4>

080008fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fe:	e7fe      	b.n	80008fe <BusFault_Handler+0x4>

08000900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000904:	e7fe      	b.n	8000904 <UsageFault_Handler+0x4>

08000906 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000918:	4802      	ldr	r0, [pc, #8]	; (8000924 <DMA1_Channel1_IRQHandler+0x10>)
 800091a:	f000 ffde 	bl	80018da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20031684 	.word	0x20031684

08000928 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800092c:	4802      	ldr	r0, [pc, #8]	; (8000938 <TIM3_IRQHandler+0x10>)
 800092e:	f003 fa8f 	bl	8003e50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20031118 	.word	0x20031118

0800093c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000944:	4a14      	ldr	r2, [pc, #80]	; (8000998 <_sbrk+0x5c>)
 8000946:	4b15      	ldr	r3, [pc, #84]	; (800099c <_sbrk+0x60>)
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000950:	4b13      	ldr	r3, [pc, #76]	; (80009a0 <_sbrk+0x64>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d102      	bne.n	800095e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000958:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <_sbrk+0x64>)
 800095a:	4a12      	ldr	r2, [pc, #72]	; (80009a4 <_sbrk+0x68>)
 800095c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800095e:	4b10      	ldr	r3, [pc, #64]	; (80009a0 <_sbrk+0x64>)
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4413      	add	r3, r2
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	429a      	cmp	r2, r3
 800096a:	d207      	bcs.n	800097c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800096c:	f007 fc16 	bl	800819c <__errno>
 8000970:	4603      	mov	r3, r0
 8000972:	220c      	movs	r2, #12
 8000974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000976:	f04f 33ff 	mov.w	r3, #4294967295
 800097a:	e009      	b.n	8000990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800097c:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <_sbrk+0x64>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000982:	4b07      	ldr	r3, [pc, #28]	; (80009a0 <_sbrk+0x64>)
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4413      	add	r3, r2
 800098a:	4a05      	ldr	r2, [pc, #20]	; (80009a0 <_sbrk+0x64>)
 800098c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800098e:	68fb      	ldr	r3, [r7, #12]
}
 8000990:	4618      	mov	r0, r3
 8000992:	3718      	adds	r7, #24
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200a0000 	.word	0x200a0000
 800099c:	00000400 	.word	0x00000400
 80009a0:	20000090 	.word	0x20000090
 80009a4:	200317a0 	.word	0x200317a0

080009a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009ac:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <SystemInit+0x64>)
 80009ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009b2:	4a16      	ldr	r2, [pc, #88]	; (8000a0c <SystemInit+0x64>)
 80009b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80009bc:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <SystemInit+0x68>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a13      	ldr	r2, [pc, #76]	; (8000a10 <SystemInit+0x68>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <SystemInit+0x68>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80009ce:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <SystemInit+0x68>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a0f      	ldr	r2, [pc, #60]	; (8000a10 <SystemInit+0x68>)
 80009d4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80009d8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80009dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80009de:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <SystemInit+0x68>)
 80009e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009e4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80009e6:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <SystemInit+0x68>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a09      	ldr	r2, [pc, #36]	; (8000a10 <SystemInit+0x68>)
 80009ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009f0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80009f2:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <SystemInit+0x68>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009f8:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <SystemInit+0x64>)
 80009fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009fe:	609a      	str	r2, [r3, #8]
#endif
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000ed00 	.word	0xe000ed00
 8000a10:	40021000 	.word	0x40021000

08000a14 <addChildNodeToParent>:


/**
 * Function definition of addChildNodeToParent.
 */
void addChildNodeToParent(struct threadNode* parentNode, struct threadNode* child){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
	if(parentNode == NULL)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d04a      	beq.n	8000aba <addChildNodeToParent+0xa6>
		return;
	if(parentNode->children == NULL){
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d10e      	bne.n	8000a4a <addChildNodeToParent+0x36>
		parentNode->children = (struct threadNode**) malloc(sizeof(struct threadNode*));
 8000a2c:	2004      	movs	r0, #4
 8000a2e:	f007 fbdf 	bl	80081f0 <malloc>
 8000a32:	4603      	mov	r3, r0
 8000a34:	461a      	mov	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	609a      	str	r2, [r3, #8]
		parentNode->childCount = 1;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	60da      	str	r2, [r3, #12]
		parentNode->children[0] = child;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	683a      	ldr	r2, [r7, #0]
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	e038      	b.n	8000abc <addChildNodeToParent+0xa8>
	}
	else{
		parentNode->childCount += 1;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	68db      	ldr	r3, [r3, #12]
 8000a4e:	1c5a      	adds	r2, r3, #1
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	60da      	str	r2, [r3, #12]
		struct threadNode** temp = parentNode->children;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	60bb      	str	r3, [r7, #8]
		parentNode->children = (struct threadNode**) malloc(sizeof(struct threadNode*) * parentNode->childCount);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	68db      	ldr	r3, [r3, #12]
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	4618      	mov	r0, r3
 8000a62:	f007 fbc5 	bl	80081f0 <malloc>
 8000a66:	4603      	mov	r3, r0
 8000a68:	461a      	mov	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
		for(int i = 0; i < parentNode->childCount - 1; i++){
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	e00d      	b.n	8000a90 <addChildNodeToParent+0x7c>
			parentNode->children[i] = temp[i];
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	441a      	add	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6899      	ldr	r1, [r3, #8]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	440b      	add	r3, r1
 8000a86:	6812      	ldr	r2, [r2, #0]
 8000a88:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < parentNode->childCount - 1; i++){
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	3b01      	subs	r3, #1
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	dbeb      	blt.n	8000a74 <addChildNodeToParent+0x60>
		}
		parentNode->children[parentNode->childCount - 1] = child;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	689a      	ldr	r2, [r3, #8]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000aa8:	3b01      	subs	r3, #1
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	4413      	add	r3, r2
 8000aae:	683a      	ldr	r2, [r7, #0]
 8000ab0:	601a      	str	r2, [r3, #0]
		free(temp);
 8000ab2:	68b8      	ldr	r0, [r7, #8]
 8000ab4:	f007 fba4 	bl	8008200 <free>
 8000ab8:	e000      	b.n	8000abc <addChildNodeToParent+0xa8>
		return;
 8000aba:	bf00      	nop
	}
}
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <initializeThreadNode>:
}

/**
 * Function definition of initializeThreadNode.
 */
void initializeThreadNode(struct threadNode* parent, osThreadId_t handle, struct threadInfo* theInfo){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
	struct threadNode* theNode = (struct threadNode*)malloc(sizeof(struct threadNode));
 8000ad0:	201c      	movs	r0, #28
 8000ad2:	f007 fb8d 	bl	80081f0 <malloc>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	617b      	str	r3, [r7, #20]
	theNode->parent = parent;
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	68fa      	ldr	r2, [r7, #12]
 8000ade:	601a      	str	r2, [r3, #0]
	theNode->handle = handle;
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	68ba      	ldr	r2, [r7, #8]
 8000ae4:	605a      	str	r2, [r3, #4]
	theNode->children = NULL;
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
	theNode->childCount = 0;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]
	theNode->threadState = theInfo->threadState;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	611a      	str	r2, [r3, #16]
	theNode->threadPriority = theInfo->threadPriority;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	685a      	ldr	r2, [r3, #4]
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	615a      	str	r2, [r3, #20]
	theNode->threadName = theInfo->threadName;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	689a      	ldr	r2, [r3, #8]
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	619a      	str	r2, [r3, #24]
	if(parent == NULL)
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d103      	bne.n	8000b18 <initializeThreadNode+0x54>
			head = theNode;
 8000b10:	4a05      	ldr	r2, [pc, #20]	; (8000b28 <initializeThreadNode+0x64>)
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	6013      	str	r3, [r2, #0]
	else
		addChildNodeToParent(parent, theNode);

}
 8000b16:	e003      	b.n	8000b20 <initializeThreadNode+0x5c>
		addChildNodeToParent(parent, theNode);
 8000b18:	6979      	ldr	r1, [r7, #20]
 8000b1a:	68f8      	ldr	r0, [r7, #12]
 8000b1c:	f7ff ff7a 	bl	8000a14 <addChildNodeToParent>
}
 8000b20:	bf00      	nop
 8000b22:	3718      	adds	r7, #24
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20031114 	.word	0x20031114

08000b2c <startThread>:
}

/**
 * Function definition of startThread.
 */
void startThread(void (*funPtr), int tp, char* tn, int stackSize){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b092      	sub	sp, #72	; 0x48
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
 8000b38:	603b      	str	r3, [r7, #0]
	struct threadInfo info;
	info.threadPriority = tp;
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
	info.threadName = tn;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	643b      	str	r3, [r7, #64]	; 0x40
	osThreadAttr_t threadAttributes = {
 8000b42:	f107 0314 	add.w	r3, r7, #20
 8000b46:	2224      	movs	r2, #36	; 0x24
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f007 fb6e 	bl	800822c <memset>
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	617b      	str	r3, [r7, #20]
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
			.name = tn,
			.priority = (osPriority_t) tp,
			.stack_size = stackSize
	};
	osThreadId_t threadHandle;
	threadHandle = osThreadNew(funPtr, NULL, &threadAttributes);
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f107 0214 	add.w	r2, r7, #20
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f004 fe15 	bl	8005794 <osThreadNew>
 8000b6a:	6478      	str	r0, [r7, #68]	; 0x44
	if(head == NULL){
 8000b6c:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <startThread+0x84>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d109      	bne.n	8000b88 <startThread+0x5c>
		initializeThreadNode(NULL, osThreadGetId(), &info);
 8000b74:	f004 feb4 	bl	80058e0 <osThreadGetId>
 8000b78:	4601      	mov	r1, r0
 8000b7a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b7e:	461a      	mov	r2, r3
 8000b80:	2000      	movs	r0, #0
 8000b82:	f7ff ff9f 	bl	8000ac4 <initializeThreadNode>
	}
	else{
		initializeThreadNode(findNode(osThreadGetId()), threadHandle, &info);
		findNode(threadHandle);
	}
	return;
 8000b86:	e00f      	b.n	8000ba8 <startThread+0x7c>
		initializeThreadNode(findNode(osThreadGetId()), threadHandle, &info);
 8000b88:	f004 feaa 	bl	80058e0 <osThreadGetId>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 f88a 	bl	8000ca8 <findNode>
 8000b94:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b98:	461a      	mov	r2, r3
 8000b9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000b9c:	f7ff ff92 	bl	8000ac4 <initializeThreadNode>
		findNode(threadHandle);
 8000ba0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8000ba2:	f000 f881 	bl	8000ca8 <findNode>
	return;
 8000ba6:	bf00      	nop
}
 8000ba8:	3748      	adds	r7, #72	; 0x48
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20031114 	.word	0x20031114

08000bb4 <newTreeQueue>:
}

/**
 * Function definition of newTreeQueue.
 */
struct treeQueue* newTreeQueue(){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
	struct treeQueue *queue = (struct treeQueue*) malloc(sizeof(struct treeQueue));
 8000bba:	2014      	movs	r0, #20
 8000bbc:	f007 fb18 	bl	80081f0 <malloc>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	607b      	str	r3, [r7, #4]
	queue->maxSize = 100;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2264      	movs	r2, #100	; 0x64
 8000bc8:	601a      	str	r2, [r3, #0]
	queue->items = (struct threadNode**)malloc(sizeof(struct threadNode*) * 100);
 8000bca:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000bce:	f007 fb0f 	bl	80081f0 <malloc>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	611a      	str	r2, [r3, #16]
	queue->itemCount = 0;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	605a      	str	r2, [r3, #4]
	queue->readIndex = 0;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
	queue->writeIndex = 0;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2200      	movs	r2, #0
 8000bea:	60da      	str	r2, [r3, #12]
	return queue;
 8000bec:	687b      	ldr	r3, [r7, #4]
};
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <enqueue>:

/**
 * Function definition of enqueue.
 */
void enqueue(struct treeQueue* queue, struct threadNode* toAdd){
 8000bf6:	b480      	push	{r7}
 8000bf8:	b083      	sub	sp, #12
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
 8000bfe:	6039      	str	r1, [r7, #0]
	if(queue->itemCount == queue->maxSize){
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	685a      	ldr	r2, [r3, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d01d      	beq.n	8000c48 <enqueue+0x52>

		return;
	}
	queue->items[queue->writeIndex] = toAdd;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	691a      	ldr	r2, [r3, #16]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4413      	add	r3, r2
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	601a      	str	r2, [r3, #0]
	queue->writeIndex++;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	1c5a      	adds	r2, r3, #1
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	60da      	str	r2, [r3, #12]
	queue->itemCount++;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	605a      	str	r2, [r3, #4]
	queue->writeIndex = queue->writeIndex % queue->maxSize;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	6812      	ldr	r2, [r2, #0]
 8000c38:	fb93 f1f2 	sdiv	r1, r3, r2
 8000c3c:	fb02 f201 	mul.w	r2, r2, r1
 8000c40:	1a9a      	subs	r2, r3, r2
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	60da      	str	r2, [r3, #12]
	return;
 8000c46:	e000      	b.n	8000c4a <enqueue+0x54>
		return;
 8000c48:	bf00      	nop
}
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <dequeue>:

/**
 * Function definition of dequeue.
 */
struct threadNode* dequeue(struct treeQueue* queue){
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	if(queue->itemCount == 0){
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d101      	bne.n	8000c68 <dequeue+0x14>

		return NULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	e018      	b.n	8000c9a <dequeue+0x46>
	}
	struct threadNode* temp = queue->items[queue->readIndex];
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	691a      	ldr	r2, [r3, #16]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	689b      	ldr	r3, [r3, #8]
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	4413      	add	r3, r2
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	60fb      	str	r3, [r7, #12]
	queue->readIndex++;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	1c5a      	adds	r2, r3, #1
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	609a      	str	r2, [r3, #8]
	queue->readIndex = queue->readIndex % queue->maxSize;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	689b      	ldr	r3, [r3, #8]
 8000c86:	687a      	ldr	r2, [r7, #4]
 8000c88:	6812      	ldr	r2, [r2, #0]
 8000c8a:	fb93 f1f2 	sdiv	r1, r3, r2
 8000c8e:	fb02 f201 	mul.w	r2, r2, r1
 8000c92:	1a9a      	subs	r2, r3, r2
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	609a      	str	r2, [r3, #8]
	return temp;
 8000c98:	68fb      	ldr	r3, [r7, #12]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3714      	adds	r7, #20
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
	...

08000ca8 <findNode>:

/**
 * Function definition of findNode.
 */
struct threadNode* findNode(osThreadId_t handle){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	if(handle == NULL){
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d101      	bne.n	8000cba <findNode+0x12>
			return NULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e037      	b.n	8000d2a <findNode+0x82>
		}
	if(head->handle == handle){
 8000cba:	4b1e      	ldr	r3, [pc, #120]	; (8000d34 <findNode+0x8c>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d102      	bne.n	8000ccc <findNode+0x24>
		return head;
 8000cc6:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <findNode+0x8c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	e02e      	b.n	8000d2a <findNode+0x82>
	}
	struct treeQueue* theQueue = newTreeQueue();
 8000ccc:	f7ff ff72 	bl	8000bb4 <newTreeQueue>
 8000cd0:	6138      	str	r0, [r7, #16]
	enqueue(theQueue, head);
 8000cd2:	4b18      	ldr	r3, [pc, #96]	; (8000d34 <findNode+0x8c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	6938      	ldr	r0, [r7, #16]
 8000cda:	f7ff ff8c 	bl	8000bf6 <enqueue>
	struct threadNode* currentNode;
	while(theQueue->itemCount != 0){
 8000cde:	e01f      	b.n	8000d20 <findNode+0x78>
		currentNode = dequeue(theQueue);
 8000ce0:	6938      	ldr	r0, [r7, #16]
 8000ce2:	f7ff ffb7 	bl	8000c54 <dequeue>
 8000ce6:	60f8      	str	r0, [r7, #12]
		if(currentNode->handle == handle){
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d101      	bne.n	8000cf6 <findNode+0x4e>
			return currentNode;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	e019      	b.n	8000d2a <findNode+0x82>
		}
		else{
			for(int i = 0; i < currentNode->childCount; i++){
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
 8000cfa:	e00c      	b.n	8000d16 <findNode+0x6e>
				enqueue(theQueue, currentNode->children[i]);
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	689a      	ldr	r2, [r3, #8]
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	6938      	ldr	r0, [r7, #16]
 8000d0c:	f7ff ff73 	bl	8000bf6 <enqueue>
			for(int i = 0; i < currentNode->childCount; i++){
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	3301      	adds	r3, #1
 8000d14:	617b      	str	r3, [r7, #20]
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	68db      	ldr	r3, [r3, #12]
 8000d1a:	697a      	ldr	r2, [r7, #20]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	dbed      	blt.n	8000cfc <findNode+0x54>
	while(theQueue->itemCount != 0){
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d1db      	bne.n	8000ce0 <findNode+0x38>
			}
		}
	}
	return NULL;
 8000d28:	2300      	movs	r3, #0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3718      	adds	r7, #24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20031114 	.word	0x20031114

08000d38 <printAllThreadInfo>:
}

/**
 * Function definition of printAllThreadInfo.
 */
void printAllThreadInfo(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
	sendUartMessage("\n", 1);
 8000d3e:	2101      	movs	r1, #1
 8000d40:	481d      	ldr	r0, [pc, #116]	; (8000db8 <printAllThreadInfo+0x80>)
 8000d42:	f000 fb2b 	bl	800139c <sendUartMessage>
	sendUartMessage("\r", 1);
 8000d46:	2101      	movs	r1, #1
 8000d48:	481c      	ldr	r0, [pc, #112]	; (8000dbc <printAllThreadInfo+0x84>)
 8000d4a:	f000 fb27 	bl	800139c <sendUartMessage>
	sendUartMessage("I am the: ", 10);
 8000d4e:	210a      	movs	r1, #10
 8000d50:	481b      	ldr	r0, [pc, #108]	; (8000dc0 <printAllThreadInfo+0x88>)
 8000d52:	f000 fb23 	bl	800139c <sendUartMessage>
	struct threadNode* current = findNode(osThreadGetId());
 8000d56:	f004 fdc3 	bl	80058e0 <osThreadGetId>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff ffa3 	bl	8000ca8 <findNode>
 8000d62:	6038      	str	r0, [r7, #0]
	sendUartMessage(current->threadName, 4);
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	2104      	movs	r1, #4
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 fb16 	bl	800139c <sendUartMessage>
	for(int i = 0; i < current->childCount; i++){
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	e015      	b.n	8000da2 <printAllThreadInfo+0x6a>
		sendUartMessage("\n", 1);
 8000d76:	2101      	movs	r1, #1
 8000d78:	480f      	ldr	r0, [pc, #60]	; (8000db8 <printAllThreadInfo+0x80>)
 8000d7a:	f000 fb0f 	bl	800139c <sendUartMessage>
		sendUartMessage("\r", 1);
 8000d7e:	2101      	movs	r1, #1
 8000d80:	480e      	ldr	r0, [pc, #56]	; (8000dbc <printAllThreadInfo+0x84>)
 8000d82:	f000 fb0b 	bl	800139c <sendUartMessage>
		sendUartMessage(current->children[i]->threadName, 3);
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	689a      	ldr	r2, [r3, #8]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	2103      	movs	r1, #3
 8000d96:	4618      	mov	r0, r3
 8000d98:	f000 fb00 	bl	800139c <sendUartMessage>
	for(int i = 0; i < current->childCount; i++){
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	68db      	ldr	r3, [r3, #12]
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	dbe4      	blt.n	8000d76 <printAllThreadInfo+0x3e>
	}
}
 8000dac:	bf00      	nop
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	080083ec 	.word	0x080083ec
 8000dbc:	080083f0 	.word	0x080083f0
 8000dc0:	08008464 	.word	0x08008464

08000dc4 <mainThread>:
//UART_HandleTypeDef huart3;
//DMA_HandleTypeDef hdma_lpuart1_rx;
//SPI_HandleTypeDef hspi1;
//PCD_HandleTypeDef hpcd_USB_OTG_FS;

void mainThread(void *argument){
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	startThread(test1, osPriorityLow, "One", 8*64);
 8000dcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dd0:	4a04      	ldr	r2, [pc, #16]	; (8000de4 <mainThread+0x20>)
 8000dd2:	2108      	movs	r1, #8
 8000dd4:	4804      	ldr	r0, [pc, #16]	; (8000de8 <mainThread+0x24>)
 8000dd6:	f7ff fea9 	bl	8000b2c <startThread>
		//vTaskDelay(pdMS_TO_TICKS(1000));
//		sendUartMessage("zro", 3);
//		printAllThreadInfo();
//		sendUartMessage("\n", 1);
//		sendUartMessage("\r", 1);
		vTaskDelay(pdMS_TO_TICKS(50));
 8000dda:	2032      	movs	r0, #50	; 0x32
 8000ddc:	f005 fcfe 	bl	80067dc <vTaskDelay>
 8000de0:	e7fb      	b.n	8000dda <mainThread+0x16>
 8000de2:	bf00      	nop
 8000de4:	08008470 	.word	0x08008470
 8000de8:	08000ded 	.word	0x08000ded

08000dec <test1>:
	}
}

//Test function
void test1(void *argument)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  startThread(test2, osPriorityLow, "Two", 8*64);
 8000df4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000df8:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <test1+0x3c>)
 8000dfa:	2108      	movs	r1, #8
 8000dfc:	480b      	ldr	r0, [pc, #44]	; (8000e2c <test1+0x40>)
 8000dfe:	f7ff fe95 	bl	8000b2c <startThread>
  //vTaskDelay(pdMS_TO_TICKS(2000));
  sendUartMessage("Uno", 3);
 8000e02:	2103      	movs	r1, #3
 8000e04:	480a      	ldr	r0, [pc, #40]	; (8000e30 <test1+0x44>)
 8000e06:	f000 fac9 	bl	800139c <sendUartMessage>
  printAllThreadInfo();
 8000e0a:	f7ff ff95 	bl	8000d38 <printAllThreadInfo>
  sendUartMessage("\n", 1);
 8000e0e:	2101      	movs	r1, #1
 8000e10:	4808      	ldr	r0, [pc, #32]	; (8000e34 <test1+0x48>)
 8000e12:	f000 fac3 	bl	800139c <sendUartMessage>
  sendUartMessage("\r", 1);
 8000e16:	2101      	movs	r1, #1
 8000e18:	4807      	ldr	r0, [pc, #28]	; (8000e38 <test1+0x4c>)
 8000e1a:	f000 fabf 	bl	800139c <sendUartMessage>
//	sendUartMessage("\n", 1);
//	sendUartMessage("\r", 1);
//	sendUartMessage("111111", 6);
//	sendUartMessage("\n", 1);
//	sendUartMessage("\r", 1);
    vTaskDelay(pdMS_TO_TICKS(500));
 8000e1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e22:	f005 fcdb 	bl	80067dc <vTaskDelay>
 8000e26:	e7fa      	b.n	8000e1e <test1+0x32>
 8000e28:	08008474 	.word	0x08008474
 8000e2c:	08000e3d 	.word	0x08000e3d
 8000e30:	08008478 	.word	0x08008478
 8000e34:	0800847c 	.word	0x0800847c
 8000e38:	08008480 	.word	0x08008480

08000e3c <test2>:
  }
}

//Test function
void test2(void *argument)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	//startThread(test3, osPriorityHigh, "fre", 4*64);
	vTaskDelay(pdMS_TO_TICKS(500));
 8000e44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e48:	f005 fcc8 	bl	80067dc <vTaskDelay>
	sendUartMessage("duo", 3);
 8000e4c:	2103      	movs	r1, #3
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <test2+0x28>)
 8000e50:	f000 faa4 	bl	800139c <sendUartMessage>
	printAllThreadInfo();
 8000e54:	f7ff ff70 	bl	8000d38 <printAllThreadInfo>
//		sendUartMessage("\n", 1);
//		sendUartMessage("\r", 1);
//		sendUartMessage("222222", 6);
//		sendUartMessage("\n", 1);
//		sendUartMessage("\r", 1);
		vTaskDelay(pdMS_TO_TICKS(500));
 8000e58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e5c:	f005 fcbe 	bl	80067dc <vTaskDelay>
 8000e60:	e7fa      	b.n	8000e58 <test2+0x1c>
 8000e62:	bf00      	nop
 8000e64:	08008484 	.word	0x08008484

08000e68 <startUart>:
uint8_t UART1_txBuffer[160] = {0};
uint8_t UART1_rxBuffer[160] = {0};


// Function containing calls to all necessary UART initialization functions
void startUart(){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 8000e6c:	f000 f9be 	bl	80011ec <MX_GPIO_Init>
	MX_DMA_Init();
 8000e70:	f000 f992 	bl	8001198 <MX_DMA_Init>
	MX_LPUART1_UART_Init();
 8000e74:	f000 f890 	bl	8000f98 <MX_LPUART1_UART_Init>
	MX_USART3_UART_Init();
 8000e78:	f000 f8da 	bl	8001030 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000e7c:	f000 f962 	bl	8001144 <MX_USB_OTG_FS_PCD_Init>
	MX_SPI1_Init();
 8000e80:	f000 f922 	bl	80010c8 <MX_SPI1_Init>
	HAL_UART_Receive_DMA(&hlpuart1, UART1_rxBuffer, 160);
 8000e84:	22a0      	movs	r2, #160	; 0xa0
 8000e86:	4903      	ldr	r1, [pc, #12]	; (8000e94 <startUart+0x2c>)
 8000e88:	4803      	ldr	r0, [pc, #12]	; (8000e98 <startUart+0x30>)
 8000e8a:	f003 fac9 	bl	8004420 <HAL_UART_Receive_DMA>
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20000094 	.word	0x20000094
 8000e98:	200315f8 	.word	0x200315f8

08000e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b0bc      	sub	sp, #240	; 0xf0
 8000ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000ea6:	2244      	movs	r2, #68	; 0x44
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f007 f9be 	bl	800822c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	2294      	movs	r2, #148	; 0x94
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f007 f9b0 	bl	800822c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000ecc:	2000      	movs	r0, #0
 8000ece:	f001 f965 	bl	800219c <HAL_PWREx_ControlVoltageScaling>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <SystemClock_Config+0x40>
  {
    Error_Handler();
 8000ed8:	f7ff fb2c 	bl	8000534 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000edc:	2322      	movs	r3, #34	; 0x22
 8000ede:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ee6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000eea:	2301      	movs	r3, #1
 8000eec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ef0:	2340      	movs	r3, #64	; 0x40
 8000ef2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000efc:	2302      	movs	r3, #2
 8000efe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000f02:	2302      	movs	r3, #2
 8000f04:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000f08:	231e      	movs	r3, #30
 8000f0a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f14:	2302      	movs	r3, #2
 8000f16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f20:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f24:	4618      	mov	r0, r3
 8000f26:	f001 f9fd 	bl	8002324 <HAL_RCC_OscConfig>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f30:	f7ff fb00 	bl	8000534 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f34:	230f      	movs	r3, #15
 8000f36:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f54:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000f58:	2105      	movs	r1, #5
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fe08 	bl	8002b70 <HAL_RCC_ClockConfig>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000f66:	f7ff fae5 	bl	8000534 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPUART1
 8000f6a:	f242 0324 	movw	r3, #8228	; 0x2024
 8000f6e:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f70:	2300      	movs	r3, #0
 8000f72:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000f74:	2300      	movs	r3, #0
 8000f76:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 f8da 	bl	8003138 <HAL_RCCEx_PeriphCLKConfig>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000f8a:	f7ff fad3 	bl	8000534 <Error_Handler>
  }
}
 8000f8e:	bf00      	nop
 8000f90:	37f0      	adds	r7, #240	; 0xf0
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000f9c:	4b22      	ldr	r3, [pc, #136]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000f9e:	4a23      	ldr	r2, [pc, #140]	; (800102c <MX_LPUART1_UART_Init+0x94>)
 8000fa0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 230400;
 8000fa2:	4b21      	ldr	r3, [pc, #132]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fa4:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8000fa8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000faa:	4b1f      	ldr	r3, [pc, #124]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000fb0:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000fb6:	4b1c      	ldr	r3, [pc, #112]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000fbc:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fbe:	220c      	movs	r2, #12
 8000fc0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fc2:	4b19      	ldr	r3, [pc, #100]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fc8:	4b17      	ldr	r3, [pc, #92]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fce:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000fda:	4b13      	ldr	r3, [pc, #76]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000fe0:	4811      	ldr	r0, [pc, #68]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000fe2:	f003 f935 	bl	8004250 <HAL_UART_Init>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000fec:	f7ff faa2 	bl	8000534 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	480d      	ldr	r0, [pc, #52]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8000ff4:	f003 ffe7 	bl	8004fc6 <HAL_UARTEx_SetTxFifoThreshold>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000ffe:	f7ff fa99 	bl	8000534 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001002:	2100      	movs	r1, #0
 8001004:	4808      	ldr	r0, [pc, #32]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8001006:	f004 f81c 	bl	8005042 <HAL_UARTEx_SetRxFifoThreshold>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001010:	f7ff fa90 	bl	8000534 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_LPUART1_UART_Init+0x90>)
 8001016:	f003 ff9d 	bl	8004f54 <HAL_UARTEx_DisableFifoMode>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001020:	f7ff fa88 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200315f8 	.word	0x200315f8
 800102c:	40008000 	.word	0x40008000

08001030 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001034:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 8001036:	4a23      	ldr	r2, [pc, #140]	; (80010c4 <MX_USART3_UART_Init+0x94>)
 8001038:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800103a:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 800103c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001040:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001048:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800104e:	4b1c      	ldr	r3, [pc, #112]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001054:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 8001056:	220c      	movs	r2, #12
 8001058:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105a:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 8001068:	2200      	movs	r2, #0
 800106a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800106c:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 800106e:	2200      	movs	r2, #0
 8001070:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001072:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001078:	4811      	ldr	r0, [pc, #68]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 800107a:	f003 f8e9 	bl	8004250 <HAL_UART_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001084:	f7ff fa56 	bl	8000534 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001088:	2100      	movs	r1, #0
 800108a:	480d      	ldr	r0, [pc, #52]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 800108c:	f003 ff9b 	bl	8004fc6 <HAL_UARTEx_SetTxFifoThreshold>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001096:	f7ff fa4d 	bl	8000534 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800109a:	2100      	movs	r1, #0
 800109c:	4808      	ldr	r0, [pc, #32]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 800109e:	f003 ffd0 	bl	8005042 <HAL_UARTEx_SetRxFifoThreshold>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80010a8:	f7ff fa44 	bl	8000534 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80010ac:	4804      	ldr	r0, [pc, #16]	; (80010c0 <MX_USART3_UART_Init+0x90>)
 80010ae:	f003 ff51 	bl	8004f54 <HAL_UARTEx_DisableFifoMode>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80010b8:	f7ff fa3c 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20031164 	.word	0x20031164
 80010c4:	40004800 	.word	0x40004800

080010c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010cc:	4b1b      	ldr	r3, [pc, #108]	; (800113c <MX_SPI1_Init+0x74>)
 80010ce:	4a1c      	ldr	r2, [pc, #112]	; (8001140 <MX_SPI1_Init+0x78>)
 80010d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010d2:	4b1a      	ldr	r3, [pc, #104]	; (800113c <MX_SPI1_Init+0x74>)
 80010d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010da:	4b18      	ldr	r3, [pc, #96]	; (800113c <MX_SPI1_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010e0:	4b16      	ldr	r3, [pc, #88]	; (800113c <MX_SPI1_Init+0x74>)
 80010e2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80010e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010e8:	4b14      	ldr	r3, [pc, #80]	; (800113c <MX_SPI1_Init+0x74>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010ee:	4b13      	ldr	r3, [pc, #76]	; (800113c <MX_SPI1_Init+0x74>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <MX_SPI1_Init+0x74>)
 80010f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80010fc:	4b0f      	ldr	r3, [pc, #60]	; (800113c <MX_SPI1_Init+0x74>)
 80010fe:	2208      	movs	r2, #8
 8001100:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001102:	4b0e      	ldr	r3, [pc, #56]	; (800113c <MX_SPI1_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <MX_SPI1_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <MX_SPI1_Init+0x74>)
 8001110:	2200      	movs	r2, #0
 8001112:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <MX_SPI1_Init+0x74>)
 8001116:	2207      	movs	r2, #7
 8001118:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800111a:	4b08      	ldr	r3, [pc, #32]	; (800113c <MX_SPI1_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001120:	4b06      	ldr	r3, [pc, #24]	; (800113c <MX_SPI1_Init+0x74>)
 8001122:	2208      	movs	r2, #8
 8001124:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <MX_SPI1_Init+0x74>)
 8001128:	f002 fd1e 	bl	8003b68 <HAL_SPI_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001132:	f7ff f9ff 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200316e4 	.word	0x200316e4
 8001140:	40013000 	.word	0x40013000

08001144 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001148:	4b12      	ldr	r3, [pc, #72]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800114a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800114e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001150:	4b10      	ldr	r3, [pc, #64]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001152:	2206      	movs	r2, #6
 8001154:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001158:	2202      	movs	r2, #2
 800115a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800115c:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800115e:	2201      	movs	r2, #1
 8001160:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001168:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001170:	2201      	movs	r2, #1
 8001172:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001176:	2200      	movs	r2, #0
 8001178:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800117c:	2201      	movs	r2, #1
 800117e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001180:	4804      	ldr	r0, [pc, #16]	; (8001194 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001182:	f000 fea3 	bl	8001ecc <HAL_PCD_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 800118c:	f7ff f9d2 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200311f0 	.word	0x200311f0

08001198 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800119e:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <MX_DMA_Init+0x50>)
 80011a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011a2:	4a11      	ldr	r2, [pc, #68]	; (80011e8 <MX_DMA_Init+0x50>)
 80011a4:	f043 0304 	orr.w	r3, r3, #4
 80011a8:	6493      	str	r3, [r2, #72]	; 0x48
 80011aa:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <MX_DMA_Init+0x50>)
 80011ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	607b      	str	r3, [r7, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011b6:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <MX_DMA_Init+0x50>)
 80011b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ba:	4a0b      	ldr	r2, [pc, #44]	; (80011e8 <MX_DMA_Init+0x50>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6493      	str	r3, [r2, #72]	; 0x48
 80011c2:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <MX_DMA_Init+0x50>)
 80011c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2105      	movs	r1, #5
 80011d2:	200b      	movs	r0, #11
 80011d4:	f000 fa34 	bl	8001640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011d8:	200b      	movs	r0, #11
 80011da:	f000 fa4d 	bl	8001678 <HAL_NVIC_EnableIRQ>

}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40021000 	.word	0x40021000

080011ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08c      	sub	sp, #48	; 0x30
 80011f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	60da      	str	r2, [r3, #12]
 8001200:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001202:	4b52      	ldr	r3, [pc, #328]	; (800134c <MX_GPIO_Init+0x160>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001206:	4a51      	ldr	r2, [pc, #324]	; (800134c <MX_GPIO_Init+0x160>)
 8001208:	f043 0304 	orr.w	r3, r3, #4
 800120c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800120e:	4b4f      	ldr	r3, [pc, #316]	; (800134c <MX_GPIO_Init+0x160>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	61bb      	str	r3, [r7, #24]
 8001218:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800121a:	4b4c      	ldr	r3, [pc, #304]	; (800134c <MX_GPIO_Init+0x160>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121e:	4a4b      	ldr	r2, [pc, #300]	; (800134c <MX_GPIO_Init+0x160>)
 8001220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001224:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001226:	4b49      	ldr	r3, [pc, #292]	; (800134c <MX_GPIO_Init+0x160>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001232:	4b46      	ldr	r3, [pc, #280]	; (800134c <MX_GPIO_Init+0x160>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001236:	4a45      	ldr	r2, [pc, #276]	; (800134c <MX_GPIO_Init+0x160>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800123e:	4b43      	ldr	r3, [pc, #268]	; (800134c <MX_GPIO_Init+0x160>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	4b40      	ldr	r3, [pc, #256]	; (800134c <MX_GPIO_Init+0x160>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124e:	4a3f      	ldr	r2, [pc, #252]	; (800134c <MX_GPIO_Init+0x160>)
 8001250:	f043 0302 	orr.w	r3, r3, #2
 8001254:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001256:	4b3d      	ldr	r3, [pc, #244]	; (800134c <MX_GPIO_Init+0x160>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001262:	4b3a      	ldr	r3, [pc, #232]	; (800134c <MX_GPIO_Init+0x160>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001266:	4a39      	ldr	r2, [pc, #228]	; (800134c <MX_GPIO_Init+0x160>)
 8001268:	f043 0308 	orr.w	r3, r3, #8
 800126c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126e:	4b37      	ldr	r3, [pc, #220]	; (800134c <MX_GPIO_Init+0x160>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	60bb      	str	r3, [r7, #8]
 8001278:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800127a:	4b34      	ldr	r3, [pc, #208]	; (800134c <MX_GPIO_Init+0x160>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127e:	4a33      	ldr	r2, [pc, #204]	; (800134c <MX_GPIO_Init+0x160>)
 8001280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001284:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001286:	4b31      	ldr	r3, [pc, #196]	; (800134c <MX_GPIO_Init+0x160>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001292:	f001 f837 	bl	8002304 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800129c:	482c      	ldr	r0, [pc, #176]	; (8001350 <MX_GPIO_Init+0x164>)
 800129e:	f000 fdfd 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012a8:	482a      	ldr	r0, [pc, #168]	; (8001354 <MX_GPIO_Init+0x168>)
 80012aa:	f000 fdf7 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2120      	movs	r1, #32
 80012b2:	4829      	ldr	r0, [pc, #164]	; (8001358 <MX_GPIO_Init+0x16c>)
 80012b4:	f000 fdf2 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012be:	4b27      	ldr	r3, [pc, #156]	; (800135c <MX_GPIO_Init+0x170>)
 80012c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012c6:	f107 031c 	add.w	r3, r7, #28
 80012ca:	4619      	mov	r1, r3
 80012cc:	4824      	ldr	r0, [pc, #144]	; (8001360 <MX_GPIO_Init+0x174>)
 80012ce:	f000 fc53 	bl	8001b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80012d2:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80012d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d8:	2301      	movs	r3, #1
 80012da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e0:	2300      	movs	r3, #0
 80012e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	4619      	mov	r1, r3
 80012ea:	4819      	ldr	r0, [pc, #100]	; (8001350 <MX_GPIO_Init+0x164>)
 80012ec:	f000 fc44 	bl	8001b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f6:	2301      	movs	r3, #1
 80012f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fe:	2300      	movs	r3, #0
 8001300:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	4812      	ldr	r0, [pc, #72]	; (8001354 <MX_GPIO_Init+0x168>)
 800130a:	f000 fc35 	bl	8001b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800130e:	2320      	movs	r3, #32
 8001310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001312:	2301      	movs	r3, #1
 8001314:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4619      	mov	r1, r3
 8001324:	480c      	ldr	r0, [pc, #48]	; (8001358 <MX_GPIO_Init+0x16c>)
 8001326:	f000 fc27 	bl	8001b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800132a:	2340      	movs	r3, #64	; 0x40
 800132c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800132e:	2300      	movs	r3, #0
 8001330:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4619      	mov	r1, r3
 800133c:	4806      	ldr	r0, [pc, #24]	; (8001358 <MX_GPIO_Init+0x16c>)
 800133e:	f000 fc1b 	bl	8001b78 <HAL_GPIO_Init>

}
 8001342:	bf00      	nop
 8001344:	3730      	adds	r7, #48	; 0x30
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40021000 	.word	0x40021000
 8001350:	48000400 	.word	0x48000400
 8001354:	48000c00 	.word	0x48000c00
 8001358:	48001800 	.word	0x48001800
 800135c:	10110000 	.word	0x10110000
 8001360:	48000800 	.word	0x48000800

08001364 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a04      	ldr	r2, [pc, #16]	; (8001384 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d101      	bne.n	800137a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001376:	f000 f867 	bl	8001448 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40000400 	.word	0x40000400

08001388 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *hlpuart1)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <sendUartMessage>:

/**
 * Function definition of sendUartMessage.
 */
void sendUartMessage(char* message, int length){
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)message, length, HAL_MAX_DELAY);
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	4803      	ldr	r0, [pc, #12]	; (80013c0 <sendUartMessage+0x24>)
 80013b2:	f002 ff9d 	bl	80042f0 <HAL_UART_Transmit>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200315f8 	.word	0x200315f8

080013c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013c8:	f7ff faee 	bl	80009a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80013cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80013ce:	e003      	b.n	80013d8 <LoopCopyDataInit>

080013d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80013d0:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80013d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80013d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80013d6:	3104      	adds	r1, #4

080013d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80013d8:	480a      	ldr	r0, [pc, #40]	; (8001404 <LoopForever+0xa>)
	ldr	r3, =_edata
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <LoopForever+0xe>)
	adds	r2, r0, r1
 80013dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80013de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80013e0:	d3f6      	bcc.n	80013d0 <CopyDataInit>
	ldr	r2, =_sbss
 80013e2:	4a0a      	ldr	r2, [pc, #40]	; (800140c <LoopForever+0x12>)
	b	LoopFillZerobss
 80013e4:	e002      	b.n	80013ec <LoopFillZerobss>

080013e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80013e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80013e8:	f842 3b04 	str.w	r3, [r2], #4

080013ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <LoopForever+0x16>)
	cmp	r2, r3
 80013ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80013f0:	d3f9      	bcc.n	80013e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013f2:	f006 fed9 	bl	80081a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013f6:	f7ff f87f 	bl	80004f8 <main>

080013fa <LoopForever>:

LoopForever:
    b LoopForever
 80013fa:	e7fe      	b.n	80013fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013fc:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8001400:	08008520 	.word	0x08008520
	ldr	r0, =_sdata
 8001404:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001408:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 800140c:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001410:	2003179c 	.word	0x2003179c

08001414 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001414:	e7fe      	b.n	8001414 <ADC1_IRQHandler>

08001416 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800141c:	2300      	movs	r3, #0
 800141e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001420:	2003      	movs	r0, #3
 8001422:	f000 f902 	bl	800162a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001426:	2000      	movs	r0, #0
 8001428:	f7ff fa06 	bl	8000838 <HAL_InitTick>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d002      	beq.n	8001438 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	71fb      	strb	r3, [r7, #7]
 8001436:	e001      	b.n	800143c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001438:	f7ff f882 	bl	8000540 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800143c:	79fb      	ldrb	r3, [r7, #7]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <HAL_IncTick+0x20>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	461a      	mov	r2, r3
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <HAL_IncTick+0x24>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4413      	add	r3, r2
 8001458:	4a04      	ldr	r2, [pc, #16]	; (800146c <HAL_IncTick+0x24>)
 800145a:	6013      	str	r3, [r2, #0]
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	20000008 	.word	0x20000008
 800146c:	20031748 	.word	0x20031748

08001470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  return uwTick;
 8001474:	4b03      	ldr	r3, [pc, #12]	; (8001484 <HAL_GetTick+0x14>)
 8001476:	681b      	ldr	r3, [r3, #0]
}
 8001478:	4618      	mov	r0, r3
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	20031748 	.word	0x20031748

08001488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001490:	f7ff ffee 	bl	8001470 <HAL_GetTick>
 8001494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014a0:	d005      	beq.n	80014ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80014a2:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <HAL_Delay+0x44>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	461a      	mov	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014ae:	bf00      	nop
 80014b0:	f7ff ffde 	bl	8001470 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d8f7      	bhi.n	80014b0 <HAL_Delay+0x28>
  {
  }
}
 80014c0:	bf00      	nop
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000008 	.word	0x20000008

080014d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e0:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <__NVIC_SetPriorityGrouping+0x44>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014ec:	4013      	ands	r3, r2
 80014ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001502:	4a04      	ldr	r2, [pc, #16]	; (8001514 <__NVIC_SetPriorityGrouping+0x44>)
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	60d3      	str	r3, [r2, #12]
}
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800151c:	4b04      	ldr	r3, [pc, #16]	; (8001530 <__NVIC_GetPriorityGrouping+0x18>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	0a1b      	lsrs	r3, r3, #8
 8001522:	f003 0307 	and.w	r3, r3, #7
}
 8001526:	4618      	mov	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800153e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001542:	2b00      	cmp	r3, #0
 8001544:	db0b      	blt.n	800155e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	f003 021f 	and.w	r2, r3, #31
 800154c:	4907      	ldr	r1, [pc, #28]	; (800156c <__NVIC_EnableIRQ+0x38>)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	095b      	lsrs	r3, r3, #5
 8001554:	2001      	movs	r0, #1
 8001556:	fa00 f202 	lsl.w	r2, r0, r2
 800155a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	e000e100 	.word	0xe000e100

08001570 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	6039      	str	r1, [r7, #0]
 800157a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800157c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001580:	2b00      	cmp	r3, #0
 8001582:	db0a      	blt.n	800159a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	b2da      	uxtb	r2, r3
 8001588:	490c      	ldr	r1, [pc, #48]	; (80015bc <__NVIC_SetPriority+0x4c>)
 800158a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158e:	0112      	lsls	r2, r2, #4
 8001590:	b2d2      	uxtb	r2, r2
 8001592:	440b      	add	r3, r1
 8001594:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001598:	e00a      	b.n	80015b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	b2da      	uxtb	r2, r3
 800159e:	4908      	ldr	r1, [pc, #32]	; (80015c0 <__NVIC_SetPriority+0x50>)
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	f003 030f 	and.w	r3, r3, #15
 80015a6:	3b04      	subs	r3, #4
 80015a8:	0112      	lsls	r2, r2, #4
 80015aa:	b2d2      	uxtb	r2, r2
 80015ac:	440b      	add	r3, r1
 80015ae:	761a      	strb	r2, [r3, #24]
}
 80015b0:	bf00      	nop
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000e100 	.word	0xe000e100
 80015c0:	e000ed00 	.word	0xe000ed00

080015c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b089      	sub	sp, #36	; 0x24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f003 0307 	and.w	r3, r3, #7
 80015d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	f1c3 0307 	rsb	r3, r3, #7
 80015de:	2b04      	cmp	r3, #4
 80015e0:	bf28      	it	cs
 80015e2:	2304      	movcs	r3, #4
 80015e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3304      	adds	r3, #4
 80015ea:	2b06      	cmp	r3, #6
 80015ec:	d902      	bls.n	80015f4 <NVIC_EncodePriority+0x30>
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	3b03      	subs	r3, #3
 80015f2:	e000      	b.n	80015f6 <NVIC_EncodePriority+0x32>
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f8:	f04f 32ff 	mov.w	r2, #4294967295
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43da      	mvns	r2, r3
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	401a      	ands	r2, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800160c:	f04f 31ff 	mov.w	r1, #4294967295
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	fa01 f303 	lsl.w	r3, r1, r3
 8001616:	43d9      	mvns	r1, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	4313      	orrs	r3, r2
         );
}
 800161e:	4618      	mov	r0, r3
 8001620:	3724      	adds	r7, #36	; 0x24
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff ff4c 	bl	80014d0 <__NVIC_SetPriorityGrouping>
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001652:	f7ff ff61 	bl	8001518 <__NVIC_GetPriorityGrouping>
 8001656:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	68b9      	ldr	r1, [r7, #8]
 800165c:	6978      	ldr	r0, [r7, #20]
 800165e:	f7ff ffb1 	bl	80015c4 <NVIC_EncodePriority>
 8001662:	4602      	mov	r2, r0
 8001664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001668:	4611      	mov	r1, r2
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff ff80 	bl	8001570 <__NVIC_SetPriority>
}
 8001670:	bf00      	nop
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ff54 	bl	8001534 <__NVIC_EnableIRQ>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e08d      	b.n	80017c2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	4b47      	ldr	r3, [pc, #284]	; (80017cc <HAL_DMA_Init+0x138>)
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d80f      	bhi.n	80016d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b45      	ldr	r3, [pc, #276]	; (80017d0 <HAL_DMA_Init+0x13c>)
 80016ba:	4413      	add	r3, r2
 80016bc:	4a45      	ldr	r2, [pc, #276]	; (80017d4 <HAL_DMA_Init+0x140>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	091b      	lsrs	r3, r3, #4
 80016c4:	009a      	lsls	r2, r3, #2
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a42      	ldr	r2, [pc, #264]	; (80017d8 <HAL_DMA_Init+0x144>)
 80016ce:	641a      	str	r2, [r3, #64]	; 0x40
 80016d0:	e00e      	b.n	80016f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b40      	ldr	r3, [pc, #256]	; (80017dc <HAL_DMA_Init+0x148>)
 80016da:	4413      	add	r3, r2
 80016dc:	4a3d      	ldr	r2, [pc, #244]	; (80017d4 <HAL_DMA_Init+0x140>)
 80016de:	fba2 2303 	umull	r2, r3, r2, r3
 80016e2:	091b      	lsrs	r3, r3, #4
 80016e4:	009a      	lsls	r2, r3, #2
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a3c      	ldr	r2, [pc, #240]	; (80017e0 <HAL_DMA_Init+0x14c>)
 80016ee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2202      	movs	r2, #2
 80016f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800170a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001714:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001720:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800172c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	4313      	orrs	r3, r2
 8001738:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f9b6 	bl	8001ab4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001750:	d102      	bne.n	8001758 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685a      	ldr	r2, [r3, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800176c:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d010      	beq.n	8001798 <HAL_DMA_Init+0x104>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	2b04      	cmp	r3, #4
 800177c:	d80c      	bhi.n	8001798 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f000 f9d6 	bl	8001b30 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	e008      	b.n	80017aa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2201      	movs	r2, #1
 80017b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40020407 	.word	0x40020407
 80017d0:	bffdfff8 	.word	0xbffdfff8
 80017d4:	cccccccd 	.word	0xcccccccd
 80017d8:	40020000 	.word	0x40020000
 80017dc:	bffdfbf8 	.word	0xbffdfbf8
 80017e0:	40020400 	.word	0x40020400

080017e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017f2:	2300      	movs	r3, #0
 80017f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d101      	bne.n	8001804 <HAL_DMA_Start_IT+0x20>
 8001800:	2302      	movs	r3, #2
 8001802:	e066      	b.n	80018d2 <HAL_DMA_Start_IT+0xee>
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b01      	cmp	r3, #1
 8001816:	d155      	bne.n	80018c4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2202      	movs	r2, #2
 800181c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2200      	movs	r2, #0
 8001824:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f022 0201 	bic.w	r2, r2, #1
 8001834:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	68b9      	ldr	r1, [r7, #8]
 800183c:	68f8      	ldr	r0, [r7, #12]
 800183e:	f000 f8fb 	bl	8001a38 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	2b00      	cmp	r3, #0
 8001848:	d008      	beq.n	800185c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f042 020e 	orr.w	r2, r2, #14
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	e00f      	b.n	800187c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f022 0204 	bic.w	r2, r2, #4
 800186a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f042 020a 	orr.w	r2, r2, #10
 800187a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d007      	beq.n	800189a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001898:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d007      	beq.n	80018b2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018b0:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f042 0201 	orr.w	r2, r2, #1
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	e005      	b.n	80018d0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80018cc:	2302      	movs	r3, #2
 80018ce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80018d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b084      	sub	sp, #16
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f6:	f003 031c 	and.w	r3, r3, #28
 80018fa:	2204      	movs	r2, #4
 80018fc:	409a      	lsls	r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	4013      	ands	r3, r2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d026      	beq.n	8001954 <HAL_DMA_IRQHandler+0x7a>
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	2b00      	cmp	r3, #0
 800190e:	d021      	beq.n	8001954 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0320 	and.w	r3, r3, #32
 800191a:	2b00      	cmp	r3, #0
 800191c:	d107      	bne.n	800192e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f022 0204 	bic.w	r2, r2, #4
 800192c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001932:	f003 021c 	and.w	r2, r3, #28
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	2104      	movs	r1, #4
 800193c:	fa01 f202 	lsl.w	r2, r1, r2
 8001940:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	2b00      	cmp	r3, #0
 8001948:	d071      	beq.n	8001a2e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001952:	e06c      	b.n	8001a2e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001958:	f003 031c 	and.w	r3, r3, #28
 800195c:	2202      	movs	r2, #2
 800195e:	409a      	lsls	r2, r3
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	4013      	ands	r3, r2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d02e      	beq.n	80019c6 <HAL_DMA_IRQHandler+0xec>
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d029      	beq.n	80019c6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0320 	and.w	r3, r3, #32
 800197c:	2b00      	cmp	r3, #0
 800197e:	d10b      	bne.n	8001998 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f022 020a 	bic.w	r2, r2, #10
 800198e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199c:	f003 021c 	and.w	r2, r3, #28
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	2102      	movs	r1, #2
 80019a6:	fa01 f202 	lsl.w	r2, r1, r2
 80019aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d038      	beq.n	8001a2e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019c4:	e033      	b.n	8001a2e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ca:	f003 031c 	and.w	r3, r3, #28
 80019ce:	2208      	movs	r2, #8
 80019d0:	409a      	lsls	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4013      	ands	r3, r2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d02a      	beq.n	8001a30 <HAL_DMA_IRQHandler+0x156>
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d025      	beq.n	8001a30 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 020e 	bic.w	r2, r2, #14
 80019f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f8:	f003 021c 	and.w	r2, r3, #28
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	2101      	movs	r1, #1
 8001a02:	fa01 f202 	lsl.w	r2, r1, r2
 8001a06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2201      	movs	r2, #1
 8001a12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d004      	beq.n	8001a30 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001a2e:	bf00      	nop
 8001a30:	bf00      	nop
}
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
 8001a44:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001a4e:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d004      	beq.n	8001a62 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5c:	68fa      	ldr	r2, [r7, #12]
 8001a5e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001a60:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	f003 021c 	and.w	r2, r3, #28
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	2101      	movs	r1, #1
 8001a70:	fa01 f202 	lsl.w	r2, r1, r2
 8001a74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b10      	cmp	r3, #16
 8001a84:	d108      	bne.n	8001a98 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a96:	e007      	b.n	8001aa8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	60da      	str	r2, [r3, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d80a      	bhi.n	8001ade <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001acc:	089b      	lsrs	r3, r3, #2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ad4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	6493      	str	r3, [r2, #72]	; 0x48
 8001adc:	e007      	b.n	8001aee <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae2:	089b      	lsrs	r3, r3, #2
 8001ae4:	009a      	lsls	r2, r3, #2
 8001ae6:	4b0f      	ldr	r3, [pc, #60]	; (8001b24 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001ae8:	4413      	add	r3, r2
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	3b08      	subs	r3, #8
 8001af6:	4a0c      	ldr	r2, [pc, #48]	; (8001b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001af8:	fba2 2303 	umull	r2, r3, r2, r3
 8001afc:	091b      	lsrs	r3, r3, #4
 8001afe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a0a      	ldr	r2, [pc, #40]	; (8001b2c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001b04:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f003 031f 	and.w	r3, r3, #31
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	409a      	lsls	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001b14:	bf00      	nop
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	40020407 	.word	0x40020407
 8001b24:	4002081c 	.word	0x4002081c
 8001b28:	cccccccd 	.word	0xcccccccd
 8001b2c:	40020880 	.word	0x40020880

08001b30 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	4b0b      	ldr	r3, [pc, #44]	; (8001b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001b44:	4413      	add	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	461a      	mov	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a08      	ldr	r2, [pc, #32]	; (8001b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001b52:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	f003 0303 	and.w	r3, r3, #3
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	409a      	lsls	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001b64:	bf00      	nop
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	1000823f 	.word	0x1000823f
 8001b74:	40020940 	.word	0x40020940

08001b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b087      	sub	sp, #28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b82:	2300      	movs	r3, #0
 8001b84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b86:	e166      	b.n	8001e56 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	fa01 f303 	lsl.w	r3, r1, r3
 8001b94:	4013      	ands	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f000 8158 	beq.w	8001e50 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d00b      	beq.n	8001bc0 <HAL_GPIO_Init+0x48>
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d007      	beq.n	8001bc0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bb4:	2b11      	cmp	r3, #17
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b12      	cmp	r3, #18
 8001bbe:	d130      	bne.n	8001c22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	2203      	movs	r2, #3
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	091b      	lsrs	r3, r3, #4
 8001c0c:	f003 0201 	and.w	r2, r3, #1
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c32:	43db      	mvns	r3, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4013      	ands	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	689a      	ldr	r2, [r3, #8]
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d003      	beq.n	8001c62 <HAL_GPIO_Init+0xea>
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b12      	cmp	r3, #18
 8001c60:	d123      	bne.n	8001caa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	08da      	lsrs	r2, r3, #3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	3208      	adds	r2, #8
 8001c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	220f      	movs	r2, #15
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4013      	ands	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	691a      	ldr	r2, [r3, #16]
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f003 0307 	and.w	r3, r3, #7
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	08da      	lsrs	r2, r3, #3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3208      	adds	r2, #8
 8001ca4:	6939      	ldr	r1, [r7, #16]
 8001ca6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 0203 	and.w	r2, r3, #3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 80b2 	beq.w	8001e50 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cec:	4b61      	ldr	r3, [pc, #388]	; (8001e74 <HAL_GPIO_Init+0x2fc>)
 8001cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cf0:	4a60      	ldr	r2, [pc, #384]	; (8001e74 <HAL_GPIO_Init+0x2fc>)
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	6613      	str	r3, [r2, #96]	; 0x60
 8001cf8:	4b5e      	ldr	r3, [pc, #376]	; (8001e74 <HAL_GPIO_Init+0x2fc>)
 8001cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d04:	4a5c      	ldr	r2, [pc, #368]	; (8001e78 <HAL_GPIO_Init+0x300>)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	089b      	lsrs	r3, r3, #2
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	220f      	movs	r2, #15
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d2e:	d02b      	beq.n	8001d88 <HAL_GPIO_Init+0x210>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a52      	ldr	r2, [pc, #328]	; (8001e7c <HAL_GPIO_Init+0x304>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d025      	beq.n	8001d84 <HAL_GPIO_Init+0x20c>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a51      	ldr	r2, [pc, #324]	; (8001e80 <HAL_GPIO_Init+0x308>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d01f      	beq.n	8001d80 <HAL_GPIO_Init+0x208>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a50      	ldr	r2, [pc, #320]	; (8001e84 <HAL_GPIO_Init+0x30c>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d019      	beq.n	8001d7c <HAL_GPIO_Init+0x204>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a4f      	ldr	r2, [pc, #316]	; (8001e88 <HAL_GPIO_Init+0x310>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d013      	beq.n	8001d78 <HAL_GPIO_Init+0x200>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a4e      	ldr	r2, [pc, #312]	; (8001e8c <HAL_GPIO_Init+0x314>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d00d      	beq.n	8001d74 <HAL_GPIO_Init+0x1fc>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a4d      	ldr	r2, [pc, #308]	; (8001e90 <HAL_GPIO_Init+0x318>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d007      	beq.n	8001d70 <HAL_GPIO_Init+0x1f8>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a4c      	ldr	r2, [pc, #304]	; (8001e94 <HAL_GPIO_Init+0x31c>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d101      	bne.n	8001d6c <HAL_GPIO_Init+0x1f4>
 8001d68:	2307      	movs	r3, #7
 8001d6a:	e00e      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d6c:	2308      	movs	r3, #8
 8001d6e:	e00c      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d70:	2306      	movs	r3, #6
 8001d72:	e00a      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d74:	2305      	movs	r3, #5
 8001d76:	e008      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d78:	2304      	movs	r3, #4
 8001d7a:	e006      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e004      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d80:	2302      	movs	r3, #2
 8001d82:	e002      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d84:	2301      	movs	r3, #1
 8001d86:	e000      	b.n	8001d8a <HAL_GPIO_Init+0x212>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	f002 0203 	and.w	r2, r2, #3
 8001d90:	0092      	lsls	r2, r2, #2
 8001d92:	4093      	lsls	r3, r2
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d9a:	4937      	ldr	r1, [pc, #220]	; (8001e78 <HAL_GPIO_Init+0x300>)
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	089b      	lsrs	r3, r3, #2
 8001da0:	3302      	adds	r3, #2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001da8:	4b3b      	ldr	r3, [pc, #236]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	43db      	mvns	r3, r3
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	4013      	ands	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dcc:	4a32      	ldr	r2, [pc, #200]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001dd2:	4b31      	ldr	r3, [pc, #196]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	4013      	ands	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001df6:	4a28      	ldr	r2, [pc, #160]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dfc:	4b26      	ldr	r3, [pc, #152]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	43db      	mvns	r3, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e20:	4a1d      	ldr	r2, [pc, #116]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e26:	4b1c      	ldr	r3, [pc, #112]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	4013      	ands	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e4a:	4a13      	ldr	r2, [pc, #76]	; (8001e98 <HAL_GPIO_Init+0x320>)
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	3301      	adds	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f47f ae91 	bne.w	8001b88 <HAL_GPIO_Init+0x10>
  }
}
 8001e66:	bf00      	nop
 8001e68:	bf00      	nop
 8001e6a:	371c      	adds	r7, #28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	40021000 	.word	0x40021000
 8001e78:	40010000 	.word	0x40010000
 8001e7c:	48000400 	.word	0x48000400
 8001e80:	48000800 	.word	0x48000800
 8001e84:	48000c00 	.word	0x48000c00
 8001e88:	48001000 	.word	0x48001000
 8001e8c:	48001400 	.word	0x48001400
 8001e90:	48001800 	.word	0x48001800
 8001e94:	48001c00 	.word	0x48001c00
 8001e98:	40010400 	.word	0x40010400

08001e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eac:	787b      	ldrb	r3, [r7, #1]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eb2:	887a      	ldrh	r2, [r7, #2]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001eb8:	e002      	b.n	8001ec0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eba:	887a      	ldrh	r2, [r7, #2]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ece:	b08f      	sub	sp, #60	; 0x3c
 8001ed0:	af0a      	add	r7, sp, #40	; 0x28
 8001ed2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e116      	b.n	800210c <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d106      	bne.n	8001efe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7fe fc31 	bl	8000760 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2203      	movs	r2, #3
 8001f02:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d102      	bne.n	8001f18 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f003 f989 	bl	8005234 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	687e      	ldr	r6, [r7, #4]
 8001f2a:	466d      	mov	r5, sp
 8001f2c:	f106 0410 	add.w	r4, r6, #16
 8001f30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f38:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f3c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f40:	1d33      	adds	r3, r6, #4
 8001f42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f44:	6838      	ldr	r0, [r7, #0]
 8001f46:	f003 f923 	bl	8005190 <USB_CoreInit>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d005      	beq.n	8001f5c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2202      	movs	r2, #2
 8001f54:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e0d7      	b.n	800210c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2100      	movs	r1, #0
 8001f62:	4618      	mov	r0, r3
 8001f64:	f003 f977 	bl	8005256 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f68:	2300      	movs	r3, #0
 8001f6a:	73fb      	strb	r3, [r7, #15]
 8001f6c:	e04a      	b.n	8002004 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f6e:	7bfa      	ldrb	r2, [r7, #15]
 8001f70:	6879      	ldr	r1, [r7, #4]
 8001f72:	4613      	mov	r3, r2
 8001f74:	00db      	lsls	r3, r3, #3
 8001f76:	1a9b      	subs	r3, r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	440b      	add	r3, r1
 8001f7c:	333d      	adds	r3, #61	; 0x3d
 8001f7e:	2201      	movs	r2, #1
 8001f80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f82:	7bfa      	ldrb	r2, [r7, #15]
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	1a9b      	subs	r3, r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	333c      	adds	r3, #60	; 0x3c
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f96:	7bfa      	ldrb	r2, [r7, #15]
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
 8001f9a:	b298      	uxth	r0, r3
 8001f9c:	6879      	ldr	r1, [r7, #4]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	1a9b      	subs	r3, r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	440b      	add	r3, r1
 8001fa8:	3342      	adds	r3, #66	; 0x42
 8001faa:	4602      	mov	r2, r0
 8001fac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fae:	7bfa      	ldrb	r2, [r7, #15]
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	1a9b      	subs	r3, r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	440b      	add	r3, r1
 8001fbc:	333f      	adds	r3, #63	; 0x3f
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fc2:	7bfa      	ldrb	r2, [r7, #15]
 8001fc4:	6879      	ldr	r1, [r7, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	1a9b      	subs	r3, r3, r2
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	440b      	add	r3, r1
 8001fd0:	3344      	adds	r3, #68	; 0x44
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fd6:	7bfa      	ldrb	r2, [r7, #15]
 8001fd8:	6879      	ldr	r1, [r7, #4]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	1a9b      	subs	r3, r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	440b      	add	r3, r1
 8001fe4:	3348      	adds	r3, #72	; 0x48
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fea:	7bfa      	ldrb	r2, [r7, #15]
 8001fec:	6879      	ldr	r1, [r7, #4]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	1a9b      	subs	r3, r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	3350      	adds	r3, #80	; 0x50
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	3301      	adds	r3, #1
 8002002:	73fb      	strb	r3, [r7, #15]
 8002004:	7bfa      	ldrb	r2, [r7, #15]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	429a      	cmp	r2, r3
 800200c:	d3af      	bcc.n	8001f6e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800200e:	2300      	movs	r3, #0
 8002010:	73fb      	strb	r3, [r7, #15]
 8002012:	e044      	b.n	800209e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002014:	7bfa      	ldrb	r2, [r7, #15]
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	1a9b      	subs	r3, r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002026:	2200      	movs	r2, #0
 8002028:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800202a:	7bfa      	ldrb	r2, [r7, #15]
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	4613      	mov	r3, r2
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	1a9b      	subs	r3, r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	440b      	add	r3, r1
 8002038:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800203c:	7bfa      	ldrb	r2, [r7, #15]
 800203e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002040:	7bfa      	ldrb	r2, [r7, #15]
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	1a9b      	subs	r3, r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	440b      	add	r3, r1
 800204e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002052:	2200      	movs	r2, #0
 8002054:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002056:	7bfa      	ldrb	r2, [r7, #15]
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	4613      	mov	r3, r2
 800205c:	00db      	lsls	r3, r3, #3
 800205e:	1a9b      	subs	r3, r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	440b      	add	r3, r1
 8002064:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800206c:	7bfa      	ldrb	r2, [r7, #15]
 800206e:	6879      	ldr	r1, [r7, #4]
 8002070:	4613      	mov	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	1a9b      	subs	r3, r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	440b      	add	r3, r1
 800207a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002082:	7bfa      	ldrb	r2, [r7, #15]
 8002084:	6879      	ldr	r1, [r7, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	1a9b      	subs	r3, r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	440b      	add	r3, r1
 8002090:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	3301      	adds	r3, #1
 800209c:	73fb      	strb	r3, [r7, #15]
 800209e:	7bfa      	ldrb	r2, [r7, #15]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d3b5      	bcc.n	8002014 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	603b      	str	r3, [r7, #0]
 80020ae:	687e      	ldr	r6, [r7, #4]
 80020b0:	466d      	mov	r5, sp
 80020b2:	f106 0410 	add.w	r4, r6, #16
 80020b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80020c6:	1d33      	adds	r3, r6, #4
 80020c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ca:	6838      	ldr	r0, [r7, #0]
 80020cc:	f003 f8ee 	bl	80052ac <USB_DevInit>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d005      	beq.n	80020e2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2202      	movs	r2, #2
 80020da:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e014      	b.n	800210c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d102      	bne.n	8002100 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f80a 	bl	8002114 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4618      	mov	r0, r3
 8002106:	f003 fa7e 	bl	8005606 <USB_DevDisconnect>

  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002114 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2201      	movs	r2, #1
 8002126:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002146:	f043 0303 	orr.w	r3, r3, #3
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002160:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800216c:	d102      	bne.n	8002174 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800216e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002172:	e00b      	b.n	800218c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002174:	4b08      	ldr	r3, [pc, #32]	; (8002198 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002176:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800217a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002182:	d102      	bne.n	800218a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002188:	e000      	b.n	800218c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800218a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800218c:	4618      	mov	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	40007000 	.word	0x40007000

0800219c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d141      	bne.n	800222e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021aa:	4b4b      	ldr	r3, [pc, #300]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021b6:	d131      	bne.n	800221c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021b8:	4b47      	ldr	r3, [pc, #284]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021be:	4a46      	ldr	r2, [pc, #280]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021c8:	4b43      	ldr	r3, [pc, #268]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021d0:	4a41      	ldr	r2, [pc, #260]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80021d8:	4b40      	ldr	r3, [pc, #256]	; (80022dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2232      	movs	r2, #50	; 0x32
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	4a3f      	ldr	r2, [pc, #252]	; (80022e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80021e4:	fba2 2303 	umull	r2, r3, r2, r3
 80021e8:	0c9b      	lsrs	r3, r3, #18
 80021ea:	3301      	adds	r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021ee:	e002      	b.n	80021f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	3b01      	subs	r3, #1
 80021f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021f6:	4b38      	ldr	r3, [pc, #224]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002202:	d102      	bne.n	800220a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f2      	bne.n	80021f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800220a:	4b33      	ldr	r3, [pc, #204]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002216:	d158      	bne.n	80022ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e057      	b.n	80022cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800221c:	4b2e      	ldr	r3, [pc, #184]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800221e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002222:	4a2d      	ldr	r2, [pc, #180]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002224:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002228:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800222c:	e04d      	b.n	80022ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002234:	d141      	bne.n	80022ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002236:	4b28      	ldr	r3, [pc, #160]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800223e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002242:	d131      	bne.n	80022a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002244:	4b24      	ldr	r3, [pc, #144]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002246:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800224a:	4a23      	ldr	r2, [pc, #140]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800224c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002250:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002254:	4b20      	ldr	r3, [pc, #128]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800225c:	4a1e      	ldr	r2, [pc, #120]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800225e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002262:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002264:	4b1d      	ldr	r3, [pc, #116]	; (80022dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2232      	movs	r2, #50	; 0x32
 800226a:	fb02 f303 	mul.w	r3, r2, r3
 800226e:	4a1c      	ldr	r2, [pc, #112]	; (80022e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002270:	fba2 2303 	umull	r2, r3, r2, r3
 8002274:	0c9b      	lsrs	r3, r3, #18
 8002276:	3301      	adds	r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800227a:	e002      	b.n	8002282 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	3b01      	subs	r3, #1
 8002280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002282:	4b15      	ldr	r3, [pc, #84]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800228a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800228e:	d102      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f2      	bne.n	800227c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002296:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800229e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022a2:	d112      	bne.n	80022ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e011      	b.n	80022cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022a8:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022ae:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80022b8:	e007      	b.n	80022ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022ba:	4b07      	ldr	r3, [pc, #28]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022c2:	4a05      	ldr	r2, [pc, #20]	; (80022d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022c8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	40007000 	.word	0x40007000
 80022dc:	20000000 	.word	0x20000000
 80022e0:	431bde83 	.word	0x431bde83

080022e4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80022e8:	4b05      	ldr	r3, [pc, #20]	; (8002300 <HAL_PWREx_EnableVddUSB+0x1c>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	4a04      	ldr	r2, [pc, #16]	; (8002300 <HAL_PWREx_EnableVddUSB+0x1c>)
 80022ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022f2:	6053      	str	r3, [r2, #4]
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40007000 	.word	0x40007000

08002304 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002308:	4b05      	ldr	r3, [pc, #20]	; (8002320 <HAL_PWREx_EnableVddIO2+0x1c>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	4a04      	ldr	r2, [pc, #16]	; (8002320 <HAL_PWREx_EnableVddIO2+0x1c>)
 800230e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002312:	6053      	str	r3, [r2, #4]
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	40007000 	.word	0x40007000

08002324 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b088      	sub	sp, #32
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d102      	bne.n	8002338 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	f000 bc16 	b.w	8002b64 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002338:	4ba0      	ldr	r3, [pc, #640]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 030c 	and.w	r3, r3, #12
 8002340:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002342:	4b9e      	ldr	r3, [pc, #632]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0310 	and.w	r3, r3, #16
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 80e4 	beq.w	8002522 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d007      	beq.n	8002370 <HAL_RCC_OscConfig+0x4c>
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	2b0c      	cmp	r3, #12
 8002364:	f040 808b 	bne.w	800247e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	2b01      	cmp	r3, #1
 800236c:	f040 8087 	bne.w	800247e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002370:	4b92      	ldr	r3, [pc, #584]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d005      	beq.n	8002388 <HAL_RCC_OscConfig+0x64>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e3ed      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a1a      	ldr	r2, [r3, #32]
 800238c:	4b8b      	ldr	r3, [pc, #556]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0308 	and.w	r3, r3, #8
 8002394:	2b00      	cmp	r3, #0
 8002396:	d004      	beq.n	80023a2 <HAL_RCC_OscConfig+0x7e>
 8002398:	4b88      	ldr	r3, [pc, #544]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023a0:	e005      	b.n	80023ae <HAL_RCC_OscConfig+0x8a>
 80023a2:	4b86      	ldr	r3, [pc, #536]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023a8:	091b      	lsrs	r3, r3, #4
 80023aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d223      	bcs.n	80023fa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a1b      	ldr	r3, [r3, #32]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 fdfc 	bl	8002fb4 <RCC_SetFlashLatencyFromMSIRange>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e3ce      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023c6:	4b7d      	ldr	r3, [pc, #500]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a7c      	ldr	r2, [pc, #496]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023cc:	f043 0308 	orr.w	r3, r3, #8
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	4b7a      	ldr	r3, [pc, #488]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	4977      	ldr	r1, [pc, #476]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023e4:	4b75      	ldr	r3, [pc, #468]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	021b      	lsls	r3, r3, #8
 80023f2:	4972      	ldr	r1, [pc, #456]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	604b      	str	r3, [r1, #4]
 80023f8:	e025      	b.n	8002446 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023fa:	4b70      	ldr	r3, [pc, #448]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a6f      	ldr	r2, [pc, #444]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002400:	f043 0308 	orr.w	r3, r3, #8
 8002404:	6013      	str	r3, [r2, #0]
 8002406:	4b6d      	ldr	r3, [pc, #436]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	496a      	ldr	r1, [pc, #424]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002414:	4313      	orrs	r3, r2
 8002416:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002418:	4b68      	ldr	r3, [pc, #416]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	021b      	lsls	r3, r3, #8
 8002426:	4965      	ldr	r1, [pc, #404]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002428:	4313      	orrs	r3, r2
 800242a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d109      	bne.n	8002446 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	4618      	mov	r0, r3
 8002438:	f000 fdbc 	bl	8002fb4 <RCC_SetFlashLatencyFromMSIRange>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e38e      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002446:	f000 fcbf 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 800244a:	4602      	mov	r2, r0
 800244c:	4b5b      	ldr	r3, [pc, #364]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	091b      	lsrs	r3, r3, #4
 8002452:	f003 030f 	and.w	r3, r3, #15
 8002456:	495a      	ldr	r1, [pc, #360]	; (80025c0 <HAL_RCC_OscConfig+0x29c>)
 8002458:	5ccb      	ldrb	r3, [r1, r3]
 800245a:	f003 031f 	and.w	r3, r3, #31
 800245e:	fa22 f303 	lsr.w	r3, r2, r3
 8002462:	4a58      	ldr	r2, [pc, #352]	; (80025c4 <HAL_RCC_OscConfig+0x2a0>)
 8002464:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002466:	4b58      	ldr	r3, [pc, #352]	; (80025c8 <HAL_RCC_OscConfig+0x2a4>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4618      	mov	r0, r3
 800246c:	f7fe f9e4 	bl	8000838 <HAL_InitTick>
 8002470:	4603      	mov	r3, r0
 8002472:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002474:	7bfb      	ldrb	r3, [r7, #15]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d052      	beq.n	8002520 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800247a:	7bfb      	ldrb	r3, [r7, #15]
 800247c:	e372      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d032      	beq.n	80024ec <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002486:	4b4d      	ldr	r3, [pc, #308]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a4c      	ldr	r2, [pc, #304]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002492:	f7fe ffed 	bl	8001470 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002498:	e008      	b.n	80024ac <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800249a:	f7fe ffe9 	bl	8001470 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e35b      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024ac:	4b43      	ldr	r3, [pc, #268]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d0f0      	beq.n	800249a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024b8:	4b40      	ldr	r3, [pc, #256]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a3f      	ldr	r2, [pc, #252]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024be:	f043 0308 	orr.w	r3, r3, #8
 80024c2:	6013      	str	r3, [r2, #0]
 80024c4:	4b3d      	ldr	r3, [pc, #244]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	493a      	ldr	r1, [pc, #232]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024d6:	4b39      	ldr	r3, [pc, #228]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	021b      	lsls	r3, r3, #8
 80024e4:	4935      	ldr	r1, [pc, #212]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	604b      	str	r3, [r1, #4]
 80024ea:	e01a      	b.n	8002522 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024ec:	4b33      	ldr	r3, [pc, #204]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a32      	ldr	r2, [pc, #200]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80024f2:	f023 0301 	bic.w	r3, r3, #1
 80024f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024f8:	f7fe ffba 	bl	8001470 <HAL_GetTick>
 80024fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024fe:	e008      	b.n	8002512 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002500:	f7fe ffb6 	bl	8001470 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	2b02      	cmp	r3, #2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e328      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002512:	4b2a      	ldr	r3, [pc, #168]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1f0      	bne.n	8002500 <HAL_RCC_OscConfig+0x1dc>
 800251e:	e000      	b.n	8002522 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002520:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d073      	beq.n	8002616 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	2b08      	cmp	r3, #8
 8002532:	d005      	beq.n	8002540 <HAL_RCC_OscConfig+0x21c>
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	2b0c      	cmp	r3, #12
 8002538:	d10e      	bne.n	8002558 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	2b03      	cmp	r3, #3
 800253e:	d10b      	bne.n	8002558 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002540:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d063      	beq.n	8002614 <HAL_RCC_OscConfig+0x2f0>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d15f      	bne.n	8002614 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e305      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002560:	d106      	bne.n	8002570 <HAL_RCC_OscConfig+0x24c>
 8002562:	4b16      	ldr	r3, [pc, #88]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a15      	ldr	r2, [pc, #84]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e01d      	b.n	80025ac <HAL_RCC_OscConfig+0x288>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002578:	d10c      	bne.n	8002594 <HAL_RCC_OscConfig+0x270>
 800257a:	4b10      	ldr	r3, [pc, #64]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a0f      	ldr	r2, [pc, #60]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002580:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	4b0d      	ldr	r3, [pc, #52]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a0c      	ldr	r2, [pc, #48]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800258c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	e00b      	b.n	80025ac <HAL_RCC_OscConfig+0x288>
 8002594:	4b09      	ldr	r3, [pc, #36]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a08      	ldr	r2, [pc, #32]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 800259a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800259e:	6013      	str	r3, [r2, #0]
 80025a0:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a05      	ldr	r2, [pc, #20]	; (80025bc <HAL_RCC_OscConfig+0x298>)
 80025a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d01b      	beq.n	80025ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b4:	f7fe ff5c 	bl	8001470 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025ba:	e010      	b.n	80025de <HAL_RCC_OscConfig+0x2ba>
 80025bc:	40021000 	.word	0x40021000
 80025c0:	080084b0 	.word	0x080084b0
 80025c4:	20000000 	.word	0x20000000
 80025c8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025cc:	f7fe ff50 	bl	8001470 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b64      	cmp	r3, #100	; 0x64
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e2c2      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025de:	4baf      	ldr	r3, [pc, #700]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0f0      	beq.n	80025cc <HAL_RCC_OscConfig+0x2a8>
 80025ea:	e014      	b.n	8002616 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ec:	f7fe ff40 	bl	8001470 <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f4:	f7fe ff3c 	bl	8001470 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	; 0x64
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e2ae      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002606:	4ba5      	ldr	r3, [pc, #660]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCC_OscConfig+0x2d0>
 8002612:	e000      	b.n	8002616 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d060      	beq.n	80026e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	2b04      	cmp	r3, #4
 8002626:	d005      	beq.n	8002634 <HAL_RCC_OscConfig+0x310>
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	2b0c      	cmp	r3, #12
 800262c:	d119      	bne.n	8002662 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d116      	bne.n	8002662 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002634:	4b99      	ldr	r3, [pc, #612]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800263c:	2b00      	cmp	r3, #0
 800263e:	d005      	beq.n	800264c <HAL_RCC_OscConfig+0x328>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e28b      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800264c:	4b93      	ldr	r3, [pc, #588]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	061b      	lsls	r3, r3, #24
 800265a:	4990      	ldr	r1, [pc, #576]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002660:	e040      	b.n	80026e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d023      	beq.n	80026b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800266a:	4b8c      	ldr	r3, [pc, #560]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a8b      	ldr	r2, [pc, #556]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002676:	f7fe fefb 	bl	8001470 <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800267c:	e008      	b.n	8002690 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800267e:	f7fe fef7 	bl	8001470 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e269      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002690:	4b82      	ldr	r3, [pc, #520]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0f0      	beq.n	800267e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269c:	4b7f      	ldr	r3, [pc, #508]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	061b      	lsls	r3, r3, #24
 80026aa:	497c      	ldr	r1, [pc, #496]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	604b      	str	r3, [r1, #4]
 80026b0:	e018      	b.n	80026e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026b2:	4b7a      	ldr	r3, [pc, #488]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a79      	ldr	r2, [pc, #484]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80026b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026be:	f7fe fed7 	bl	8001470 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c6:	f7fe fed3 	bl	8001470 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e245      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026d8:	4b70      	ldr	r3, [pc, #448]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1f0      	bne.n	80026c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0308 	and.w	r3, r3, #8
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d03c      	beq.n	800276a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	695b      	ldr	r3, [r3, #20]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d01c      	beq.n	8002732 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026f8:	4b68      	ldr	r3, [pc, #416]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80026fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026fe:	4a67      	ldr	r2, [pc, #412]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002700:	f043 0301 	orr.w	r3, r3, #1
 8002704:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002708:	f7fe feb2 	bl	8001470 <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002710:	f7fe feae 	bl	8001470 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e220      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002722:	4b5e      	ldr	r3, [pc, #376]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002724:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0ef      	beq.n	8002710 <HAL_RCC_OscConfig+0x3ec>
 8002730:	e01b      	b.n	800276a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002732:	4b5a      	ldr	r3, [pc, #360]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002734:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002738:	4a58      	ldr	r2, [pc, #352]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800273a:	f023 0301 	bic.w	r3, r3, #1
 800273e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002742:	f7fe fe95 	bl	8001470 <HAL_GetTick>
 8002746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002748:	e008      	b.n	800275c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800274a:	f7fe fe91 	bl	8001470 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e203      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800275c:	4b4f      	ldr	r3, [pc, #316]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800275e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1ef      	bne.n	800274a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0304 	and.w	r3, r3, #4
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 80a6 	beq.w	80028c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002778:	2300      	movs	r3, #0
 800277a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800277c:	4b47      	ldr	r3, [pc, #284]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800277e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d10d      	bne.n	80027a4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002788:	4b44      	ldr	r3, [pc, #272]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800278a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800278c:	4a43      	ldr	r2, [pc, #268]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800278e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002792:	6593      	str	r3, [r2, #88]	; 0x58
 8002794:	4b41      	ldr	r3, [pc, #260]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027a0:	2301      	movs	r3, #1
 80027a2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a4:	4b3e      	ldr	r3, [pc, #248]	; (80028a0 <HAL_RCC_OscConfig+0x57c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d118      	bne.n	80027e2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027b0:	4b3b      	ldr	r3, [pc, #236]	; (80028a0 <HAL_RCC_OscConfig+0x57c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a3a      	ldr	r2, [pc, #232]	; (80028a0 <HAL_RCC_OscConfig+0x57c>)
 80027b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027bc:	f7fe fe58 	bl	8001470 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c4:	f7fe fe54 	bl	8001470 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e1c6      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027d6:	4b32      	ldr	r3, [pc, #200]	; (80028a0 <HAL_RCC_OscConfig+0x57c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0f0      	beq.n	80027c4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d108      	bne.n	80027fc <HAL_RCC_OscConfig+0x4d8>
 80027ea:	4b2c      	ldr	r3, [pc, #176]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80027ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f0:	4a2a      	ldr	r2, [pc, #168]	; (800289c <HAL_RCC_OscConfig+0x578>)
 80027f2:	f043 0301 	orr.w	r3, r3, #1
 80027f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027fa:	e024      	b.n	8002846 <HAL_RCC_OscConfig+0x522>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	2b05      	cmp	r3, #5
 8002802:	d110      	bne.n	8002826 <HAL_RCC_OscConfig+0x502>
 8002804:	4b25      	ldr	r3, [pc, #148]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800280a:	4a24      	ldr	r2, [pc, #144]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800280c:	f043 0304 	orr.w	r3, r3, #4
 8002810:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002814:	4b21      	ldr	r3, [pc, #132]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800281a:	4a20      	ldr	r2, [pc, #128]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002824:	e00f      	b.n	8002846 <HAL_RCC_OscConfig+0x522>
 8002826:	4b1d      	ldr	r3, [pc, #116]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800282c:	4a1b      	ldr	r2, [pc, #108]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800282e:	f023 0301 	bic.w	r3, r3, #1
 8002832:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002836:	4b19      	ldr	r3, [pc, #100]	; (800289c <HAL_RCC_OscConfig+0x578>)
 8002838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283c:	4a17      	ldr	r2, [pc, #92]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800283e:	f023 0304 	bic.w	r3, r3, #4
 8002842:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d016      	beq.n	800287c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284e:	f7fe fe0f 	bl	8001470 <HAL_GetTick>
 8002852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002854:	e00a      	b.n	800286c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002856:	f7fe fe0b 	bl	8001470 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	f241 3288 	movw	r2, #5000	; 0x1388
 8002864:	4293      	cmp	r3, r2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e17b      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_RCC_OscConfig+0x578>)
 800286e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d0ed      	beq.n	8002856 <HAL_RCC_OscConfig+0x532>
 800287a:	e01a      	b.n	80028b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287c:	f7fe fdf8 	bl	8001470 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002882:	e00f      	b.n	80028a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002884:	f7fe fdf4 	bl	8001470 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002892:	4293      	cmp	r3, r2
 8002894:	d906      	bls.n	80028a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e164      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
 800289a:	bf00      	nop
 800289c:	40021000 	.word	0x40021000
 80028a0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028a4:	4ba8      	ldr	r3, [pc, #672]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1e8      	bne.n	8002884 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028b2:	7ffb      	ldrb	r3, [r7, #31]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d105      	bne.n	80028c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028b8:	4ba3      	ldr	r3, [pc, #652]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80028ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028bc:	4aa2      	ldr	r2, [pc, #648]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80028be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028c2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0320 	and.w	r3, r3, #32
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d03c      	beq.n	800294a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01c      	beq.n	8002912 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028d8:	4b9b      	ldr	r3, [pc, #620]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80028da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028de:	4a9a      	ldr	r2, [pc, #616]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e8:	f7fe fdc2 	bl	8001470 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028f0:	f7fe fdbe 	bl	8001470 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e130      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002902:	4b91      	ldr	r3, [pc, #580]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002904:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d0ef      	beq.n	80028f0 <HAL_RCC_OscConfig+0x5cc>
 8002910:	e01b      	b.n	800294a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002912:	4b8d      	ldr	r3, [pc, #564]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002914:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002918:	4a8b      	ldr	r2, [pc, #556]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 800291a:	f023 0301 	bic.w	r3, r3, #1
 800291e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002922:	f7fe fda5 	bl	8001470 <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002928:	e008      	b.n	800293c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800292a:	f7fe fda1 	bl	8001470 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b02      	cmp	r3, #2
 8002936:	d901      	bls.n	800293c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e113      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800293c:	4b82      	ldr	r3, [pc, #520]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 800293e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1ef      	bne.n	800292a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294e:	2b00      	cmp	r3, #0
 8002950:	f000 8107 	beq.w	8002b62 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002958:	2b02      	cmp	r3, #2
 800295a:	f040 80cb 	bne.w	8002af4 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800295e:	4b7a      	ldr	r3, [pc, #488]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f003 0203 	and.w	r2, r3, #3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800296e:	429a      	cmp	r2, r3
 8002970:	d12c      	bne.n	80029cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297c:	3b01      	subs	r3, #1
 800297e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002980:	429a      	cmp	r2, r3
 8002982:	d123      	bne.n	80029cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800298e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002990:	429a      	cmp	r2, r3
 8002992:	d11b      	bne.n	80029cc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800299e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d113      	bne.n	80029cc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ae:	085b      	lsrs	r3, r3, #1
 80029b0:	3b01      	subs	r3, #1
 80029b2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d109      	bne.n	80029cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	085b      	lsrs	r3, r3, #1
 80029c4:	3b01      	subs	r3, #1
 80029c6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d06d      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	2b0c      	cmp	r3, #12
 80029d0:	d068      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80029d2:	4b5d      	ldr	r3, [pc, #372]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d105      	bne.n	80029ea <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80029de:	4b5a      	ldr	r3, [pc, #360]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e0ba      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029ee:	4b56      	ldr	r3, [pc, #344]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a55      	ldr	r2, [pc, #340]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 80029f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029f8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029fa:	f7fe fd39 	bl	8001470 <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a02:	f7fe fd35 	bl	8001470 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e0a7      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a14:	4b4c      	ldr	r3, [pc, #304]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1f0      	bne.n	8002a02 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a20:	4b49      	ldr	r3, [pc, #292]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	4b49      	ldr	r3, [pc, #292]	; (8002b4c <HAL_RCC_OscConfig+0x828>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a30:	3a01      	subs	r2, #1
 8002a32:	0112      	lsls	r2, r2, #4
 8002a34:	4311      	orrs	r1, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a3a:	0212      	lsls	r2, r2, #8
 8002a3c:	4311      	orrs	r1, r2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002a42:	0852      	lsrs	r2, r2, #1
 8002a44:	3a01      	subs	r2, #1
 8002a46:	0552      	lsls	r2, r2, #21
 8002a48:	4311      	orrs	r1, r2
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a4e:	0852      	lsrs	r2, r2, #1
 8002a50:	3a01      	subs	r2, #1
 8002a52:	0652      	lsls	r2, r2, #25
 8002a54:	4311      	orrs	r1, r2
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a5a:	06d2      	lsls	r2, r2, #27
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	493a      	ldr	r1, [pc, #232]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a64:	4b38      	ldr	r3, [pc, #224]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a37      	ldr	r2, [pc, #220]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a70:	4b35      	ldr	r3, [pc, #212]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	4a34      	ldr	r2, [pc, #208]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a7c:	f7fe fcf8 	bl	8001470 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a84:	f7fe fcf4 	bl	8001470 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e066      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a96:	4b2c      	ldr	r3, [pc, #176]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002aa2:	e05e      	b.n	8002b62 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e05d      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aa8:	4b27      	ldr	r3, [pc, #156]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d156      	bne.n	8002b62 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ab4:	4b24      	ldr	r3, [pc, #144]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a23      	ldr	r2, [pc, #140]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002aba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002abe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ac0:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	4a20      	ldr	r2, [pc, #128]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002ac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002acc:	f7fe fcd0 	bl	8001470 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad4:	f7fe fccc 	bl	8001470 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e03e      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ae6:	4b18      	ldr	r3, [pc, #96]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0f0      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x7b0>
 8002af2:	e036      	b.n	8002b62 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	2b0c      	cmp	r3, #12
 8002af8:	d031      	beq.n	8002b5e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002afa:	4b13      	ldr	r3, [pc, #76]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a12      	ldr	r2, [pc, #72]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002b00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b04:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002b06:	4b10      	ldr	r3, [pc, #64]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d105      	bne.n	8002b1e <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002b12:	4b0d      	ldr	r3, [pc, #52]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	4a0c      	ldr	r2, [pc, #48]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002b18:	f023 0303 	bic.w	r3, r3, #3
 8002b1c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002b1e:	4b0a      	ldr	r3, [pc, #40]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	4a09      	ldr	r2, [pc, #36]	; (8002b48 <HAL_RCC_OscConfig+0x824>)
 8002b24:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002b28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b2c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2e:	f7fe fc9f 	bl	8001470 <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b34:	e00c      	b.n	8002b50 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b36:	f7fe fc9b 	bl	8001470 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d905      	bls.n	8002b50 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e00d      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b50:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <HAL_RCC_OscConfig+0x848>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d1ec      	bne.n	8002b36 <HAL_RCC_OscConfig+0x812>
 8002b5c:	e001      	b.n	8002b62 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3720      	adds	r7, #32
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40021000 	.word	0x40021000

08002b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e10f      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b88:	4b89      	ldr	r3, [pc, #548]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 030f 	and.w	r3, r3, #15
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d910      	bls.n	8002bb8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b96:	4b86      	ldr	r3, [pc, #536]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f023 020f 	bic.w	r2, r3, #15
 8002b9e:	4984      	ldr	r1, [pc, #528]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ba6:	4b82      	ldr	r3, [pc, #520]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e0f7      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 8089 	beq.w	8002cd8 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2b03      	cmp	r3, #3
 8002bcc:	d133      	bne.n	8002c36 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bce:	4b79      	ldr	r3, [pc, #484]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e0e4      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002bde:	f000 fa43 	bl	8003068 <RCC_GetSysClockFreqFromPLLSource>
 8002be2:	4603      	mov	r3, r0
 8002be4:	4a74      	ldr	r2, [pc, #464]	; (8002db8 <HAL_RCC_ClockConfig+0x248>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d955      	bls.n	8002c96 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002bea:	4b72      	ldr	r3, [pc, #456]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10a      	bne.n	8002c0c <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002bf6:	4b6f      	ldr	r3, [pc, #444]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bfe:	4a6d      	ldr	r2, [pc, #436]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c06:	2380      	movs	r3, #128	; 0x80
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	e044      	b.n	8002c96 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d03e      	beq.n	8002c96 <HAL_RCC_ClockConfig+0x126>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d13a      	bne.n	8002c96 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c20:	4b64      	ldr	r3, [pc, #400]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c28:	4a62      	ldr	r2, [pc, #392]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c2e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c30:	2380      	movs	r3, #128	; 0x80
 8002c32:	617b      	str	r3, [r7, #20]
 8002c34:	e02f      	b.n	8002c96 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d107      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c3e:	4b5d      	ldr	r3, [pc, #372]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d115      	bne.n	8002c76 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e0ac      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d107      	bne.n	8002c66 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c56:	4b57      	ldr	r3, [pc, #348]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e0a0      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c66:	4b53      	ldr	r3, [pc, #332]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e098      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002c76:	f000 f8a7 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	4a4e      	ldr	r2, [pc, #312]	; (8002db8 <HAL_RCC_ClockConfig+0x248>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d909      	bls.n	8002c96 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c82:	4b4c      	ldr	r3, [pc, #304]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c8a:	4a4a      	ldr	r2, [pc, #296]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c90:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c96:	4b47      	ldr	r3, [pc, #284]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f023 0203 	bic.w	r2, r3, #3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	4944      	ldr	r1, [pc, #272]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ca8:	f7fe fbe2 	bl	8001470 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb0:	f7fe fbde 	bl	8001470 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e070      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc6:	4b3b      	ldr	r3, [pc, #236]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 020c 	and.w	r2, r3, #12
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d1eb      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d009      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ce4:	4b33      	ldr	r3, [pc, #204]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	4930      	ldr	r1, [pc, #192]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	608b      	str	r3, [r1, #8]
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b80      	cmp	r3, #128	; 0x80
 8002cfc:	d105      	bne.n	8002d0a <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002cfe:	4b2d      	ldr	r3, [pc, #180]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	4a2c      	ldr	r2, [pc, #176]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002d04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d08:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d0a:	4b29      	ldr	r3, [pc, #164]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d210      	bcs.n	8002d3a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d18:	4b25      	ldr	r3, [pc, #148]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f023 020f 	bic.w	r2, r3, #15
 8002d20:	4923      	ldr	r1, [pc, #140]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d28:	4b21      	ldr	r3, [pc, #132]	; (8002db0 <HAL_RCC_ClockConfig+0x240>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 030f 	and.w	r3, r3, #15
 8002d30:	683a      	ldr	r2, [r7, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d001      	beq.n	8002d3a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e036      	b.n	8002da8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d008      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d46:	4b1b      	ldr	r3, [pc, #108]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	4918      	ldr	r1, [pc, #96]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0308 	and.w	r3, r3, #8
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d009      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d64:	4b13      	ldr	r3, [pc, #76]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	4910      	ldr	r1, [pc, #64]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d78:	f000 f826 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	4b0d      	ldr	r3, [pc, #52]	; (8002db4 <HAL_RCC_ClockConfig+0x244>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	091b      	lsrs	r3, r3, #4
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	490c      	ldr	r1, [pc, #48]	; (8002dbc <HAL_RCC_ClockConfig+0x24c>)
 8002d8a:	5ccb      	ldrb	r3, [r1, r3]
 8002d8c:	f003 031f 	and.w	r3, r3, #31
 8002d90:	fa22 f303 	lsr.w	r3, r2, r3
 8002d94:	4a0a      	ldr	r2, [pc, #40]	; (8002dc0 <HAL_RCC_ClockConfig+0x250>)
 8002d96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d98:	4b0a      	ldr	r3, [pc, #40]	; (8002dc4 <HAL_RCC_ClockConfig+0x254>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fd fd4b 	bl	8000838 <HAL_InitTick>
 8002da2:	4603      	mov	r3, r0
 8002da4:	73fb      	strb	r3, [r7, #15]

  return status;
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40022000 	.word	0x40022000
 8002db4:	40021000 	.word	0x40021000
 8002db8:	04c4b400 	.word	0x04c4b400
 8002dbc:	080084b0 	.word	0x080084b0
 8002dc0:	20000000 	.word	0x20000000
 8002dc4:	20000004 	.word	0x20000004

08002dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	; 0x24
 8002dcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61fb      	str	r3, [r7, #28]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dd6:	4b3e      	ldr	r3, [pc, #248]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002de0:	4b3b      	ldr	r3, [pc, #236]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d005      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x34>
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	2b0c      	cmp	r3, #12
 8002df4:	d121      	bne.n	8002e3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d11e      	bne.n	8002e3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002dfc:	4b34      	ldr	r3, [pc, #208]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d107      	bne.n	8002e18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e08:	4b31      	ldr	r3, [pc, #196]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e0e:	0a1b      	lsrs	r3, r3, #8
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e005      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e18:	4b2d      	ldr	r3, [pc, #180]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	091b      	lsrs	r3, r3, #4
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e24:	4a2b      	ldr	r2, [pc, #172]	; (8002ed4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10d      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e38:	e00a      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	d102      	bne.n	8002e46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e40:	4b25      	ldr	r3, [pc, #148]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e42:	61bb      	str	r3, [r7, #24]
 8002e44:	e004      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d101      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e4c:	4b23      	ldr	r3, [pc, #140]	; (8002edc <HAL_RCC_GetSysClockFreq+0x114>)
 8002e4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	2b0c      	cmp	r3, #12
 8002e54:	d134      	bne.n	8002ec0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d003      	beq.n	8002e6e <HAL_RCC_GetSysClockFreq+0xa6>
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d003      	beq.n	8002e74 <HAL_RCC_GetSysClockFreq+0xac>
 8002e6c:	e005      	b.n	8002e7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e70:	617b      	str	r3, [r7, #20]
      break;
 8002e72:	e005      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <HAL_RCC_GetSysClockFreq+0x114>)
 8002e76:	617b      	str	r3, [r7, #20]
      break;
 8002e78:	e002      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	617b      	str	r3, [r7, #20]
      break;
 8002e7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e80:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e8e:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	0a1b      	lsrs	r3, r3, #8
 8002e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	fb02 f203 	mul.w	r2, r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	0e5b      	lsrs	r3, r3, #25
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ec0:	69bb      	ldr	r3, [r7, #24]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3724      	adds	r7, #36	; 0x24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	080084c8 	.word	0x080084c8
 8002ed8:	00f42400 	.word	0x00f42400
 8002edc:	007a1200 	.word	0x007a1200

08002ee0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee4:	4b03      	ldr	r3, [pc, #12]	; (8002ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	20000000 	.word	0x20000000

08002ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002efc:	f7ff fff0 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 8002f00:	4602      	mov	r2, r0
 8002f02:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	0a1b      	lsrs	r3, r3, #8
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	4904      	ldr	r1, [pc, #16]	; (8002f20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f0e:	5ccb      	ldrb	r3, [r1, r3]
 8002f10:	f003 031f 	and.w	r3, r3, #31
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	080084c0 	.word	0x080084c0

08002f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f28:	f7ff ffda 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	0adb      	lsrs	r3, r3, #11
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	4904      	ldr	r1, [pc, #16]	; (8002f4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f3a:	5ccb      	ldrb	r3, [r1, r3]
 8002f3c:	f003 031f 	and.w	r3, r3, #31
 8002f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	080084c0 	.word	0x080084c0

08002f50 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	220f      	movs	r2, #15
 8002f5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002f60:	4b12      	ldr	r3, [pc, #72]	; (8002fac <HAL_RCC_GetClockConfig+0x5c>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f003 0203 	and.w	r2, r3, #3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002f6c:	4b0f      	ldr	r3, [pc, #60]	; (8002fac <HAL_RCC_GetClockConfig+0x5c>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002f78:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <HAL_RCC_GetClockConfig+0x5c>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <HAL_RCC_GetClockConfig+0x5c>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	08db      	lsrs	r3, r3, #3
 8002f8a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002f92:	4b07      	ldr	r3, [pc, #28]	; (8002fb0 <HAL_RCC_GetClockConfig+0x60>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 020f 	and.w	r2, r3, #15
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	601a      	str	r2, [r3, #0]
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	40022000 	.word	0x40022000

08002fb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fc0:	4b27      	ldr	r3, [pc, #156]	; (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002fcc:	f7ff f8c6 	bl	800215c <HAL_PWREx_GetVoltageRange>
 8002fd0:	6178      	str	r0, [r7, #20]
 8002fd2:	e014      	b.n	8002ffe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fd4:	4b22      	ldr	r3, [pc, #136]	; (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd8:	4a21      	ldr	r2, [pc, #132]	; (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fde:	6593      	str	r3, [r2, #88]	; 0x58
 8002fe0:	4b1f      	ldr	r3, [pc, #124]	; (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002fec:	f7ff f8b6 	bl	800215c <HAL_PWREx_GetVoltageRange>
 8002ff0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ff2:	4b1b      	ldr	r3, [pc, #108]	; (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff6:	4a1a      	ldr	r2, [pc, #104]	; (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ff8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ffc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003004:	d10b      	bne.n	800301e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b80      	cmp	r3, #128	; 0x80
 800300a:	d913      	bls.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2ba0      	cmp	r3, #160	; 0xa0
 8003010:	d902      	bls.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003012:	2302      	movs	r3, #2
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	e00d      	b.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003018:	2301      	movs	r3, #1
 800301a:	613b      	str	r3, [r7, #16]
 800301c:	e00a      	b.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b7f      	cmp	r3, #127	; 0x7f
 8003022:	d902      	bls.n	800302a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003024:	2302      	movs	r3, #2
 8003026:	613b      	str	r3, [r7, #16]
 8003028:	e004      	b.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b70      	cmp	r3, #112	; 0x70
 800302e:	d101      	bne.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003030:	2301      	movs	r3, #1
 8003032:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003034:	4b0b      	ldr	r3, [pc, #44]	; (8003064 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f023 020f 	bic.w	r2, r3, #15
 800303c:	4909      	ldr	r1, [pc, #36]	; (8003064 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	4313      	orrs	r3, r2
 8003042:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003044:	4b07      	ldr	r3, [pc, #28]	; (8003064 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	429a      	cmp	r2, r3
 8003050:	d001      	beq.n	8003056 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40021000 	.word	0x40021000
 8003064:	40022000 	.word	0x40022000

08003068 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003072:	4b2d      	ldr	r3, [pc, #180]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f003 0303 	and.w	r3, r3, #3
 800307a:	2b01      	cmp	r3, #1
 800307c:	d118      	bne.n	80030b0 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800307e:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0308 	and.w	r3, r3, #8
 8003086:	2b00      	cmp	r3, #0
 8003088:	d107      	bne.n	800309a <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800308a:	4b27      	ldr	r3, [pc, #156]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800308c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003090:	0a1b      	lsrs	r3, r3, #8
 8003092:	f003 030f 	and.w	r3, r3, #15
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	e005      	b.n	80030a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800309a:	4b23      	ldr	r3, [pc, #140]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	091b      	lsrs	r3, r3, #4
 80030a0:	f003 030f 	and.w	r3, r3, #15
 80030a4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80030a6:	4a21      	ldr	r2, [pc, #132]	; (800312c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ae:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030b0:	4b1d      	ldr	r3, [pc, #116]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f003 0303 	and.w	r3, r3, #3
 80030b8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d003      	beq.n	80030c8 <RCC_GetSysClockFreqFromPLLSource+0x60>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d003      	beq.n	80030ce <RCC_GetSysClockFreqFromPLLSource+0x66>
 80030c6:	e005      	b.n	80030d4 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80030c8:	4b19      	ldr	r3, [pc, #100]	; (8003130 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80030ca:	613b      	str	r3, [r7, #16]
    break;
 80030cc:	e005      	b.n	80030da <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80030ce:	4b19      	ldr	r3, [pc, #100]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80030d0:	613b      	str	r3, [r7, #16]
    break;
 80030d2:	e002      	b.n	80030da <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	613b      	str	r3, [r7, #16]
    break;
 80030d8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030da:	4b13      	ldr	r3, [pc, #76]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	091b      	lsrs	r3, r3, #4
 80030e0:	f003 030f 	and.w	r3, r3, #15
 80030e4:	3301      	adds	r3, #1
 80030e6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80030e8:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	0a1b      	lsrs	r3, r3, #8
 80030ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	fb02 f203 	mul.w	r2, r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030fe:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003100:	4b09      	ldr	r3, [pc, #36]	; (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	0e5b      	lsrs	r3, r3, #25
 8003106:	f003 0303 	and.w	r3, r3, #3
 800310a:	3301      	adds	r3, #1
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	fbb2 f3f3 	udiv	r3, r2, r3
 8003118:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800311a:	683b      	ldr	r3, [r7, #0]
}
 800311c:	4618      	mov	r0, r3
 800311e:	371c      	adds	r7, #28
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	40021000 	.word	0x40021000
 800312c:	080084c8 	.word	0x080084c8
 8003130:	00f42400 	.word	0x00f42400
 8003134:	007a1200 	.word	0x007a1200

08003138 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003140:	2300      	movs	r3, #0
 8003142:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003144:	2300      	movs	r3, #0
 8003146:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003150:	2b00      	cmp	r3, #0
 8003152:	d040      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003158:	2b80      	cmp	r3, #128	; 0x80
 800315a:	d02a      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800315c:	2b80      	cmp	r3, #128	; 0x80
 800315e:	d825      	bhi.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003160:	2b60      	cmp	r3, #96	; 0x60
 8003162:	d026      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003164:	2b60      	cmp	r3, #96	; 0x60
 8003166:	d821      	bhi.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003168:	2b40      	cmp	r3, #64	; 0x40
 800316a:	d006      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800316c:	2b40      	cmp	r3, #64	; 0x40
 800316e:	d81d      	bhi.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003170:	2b00      	cmp	r3, #0
 8003172:	d009      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003174:	2b20      	cmp	r3, #32
 8003176:	d010      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003178:	e018      	b.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800317a:	4b89      	ldr	r3, [pc, #548]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	4a88      	ldr	r2, [pc, #544]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003184:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003186:	e015      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	3304      	adds	r3, #4
 800318c:	2100      	movs	r1, #0
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fb02 	bl	8003798 <RCCEx_PLLSAI1_Config>
 8003194:	4603      	mov	r3, r0
 8003196:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003198:	e00c      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	3320      	adds	r3, #32
 800319e:	2100      	movs	r1, #0
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 fbed 	bl	8003980 <RCCEx_PLLSAI2_Config>
 80031a6:	4603      	mov	r3, r0
 80031a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031aa:	e003      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	74fb      	strb	r3, [r7, #19]
      break;
 80031b0:	e000      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80031b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031b4:	7cfb      	ldrb	r3, [r7, #19]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10b      	bne.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031ba:	4b79      	ldr	r3, [pc, #484]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031c0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031c8:	4975      	ldr	r1, [pc, #468]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80031d0:	e001      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031d2:	7cfb      	ldrb	r3, [r7, #19]
 80031d4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d047      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ea:	d030      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80031ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f0:	d82a      	bhi.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80031f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031f6:	d02a      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80031f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031fc:	d824      	bhi.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80031fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003202:	d008      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003204:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003208:	d81e      	bhi.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00a      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800320e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003212:	d010      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003214:	e018      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003216:	4b62      	ldr	r3, [pc, #392]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	4a61      	ldr	r2, [pc, #388]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800321c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003220:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003222:	e015      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3304      	adds	r3, #4
 8003228:	2100      	movs	r1, #0
 800322a:	4618      	mov	r0, r3
 800322c:	f000 fab4 	bl	8003798 <RCCEx_PLLSAI1_Config>
 8003230:	4603      	mov	r3, r0
 8003232:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003234:	e00c      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3320      	adds	r3, #32
 800323a:	2100      	movs	r1, #0
 800323c:	4618      	mov	r0, r3
 800323e:	f000 fb9f 	bl	8003980 <RCCEx_PLLSAI2_Config>
 8003242:	4603      	mov	r3, r0
 8003244:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003246:	e003      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	74fb      	strb	r3, [r7, #19]
      break;
 800324c:	e000      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800324e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003250:	7cfb      	ldrb	r3, [r7, #19]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10b      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003256:	4b52      	ldr	r3, [pc, #328]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003258:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800325c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003264:	494e      	ldr	r1, [pc, #312]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800326c:	e001      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800326e:	7cfb      	ldrb	r3, [r7, #19]
 8003270:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 809f 	beq.w	80033be <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003280:	2300      	movs	r3, #0
 8003282:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003284:	4b46      	ldr	r3, [pc, #280]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003290:	2301      	movs	r3, #1
 8003292:	e000      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003294:	2300      	movs	r3, #0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00d      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800329a:	4b41      	ldr	r3, [pc, #260]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800329c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329e:	4a40      	ldr	r2, [pc, #256]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032a4:	6593      	str	r3, [r2, #88]	; 0x58
 80032a6:	4b3e      	ldr	r3, [pc, #248]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ae:	60bb      	str	r3, [r7, #8]
 80032b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032b2:	2301      	movs	r3, #1
 80032b4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032b6:	4b3b      	ldr	r3, [pc, #236]	; (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a3a      	ldr	r2, [pc, #232]	; (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032c2:	f7fe f8d5 	bl	8001470 <HAL_GetTick>
 80032c6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032c8:	e009      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ca:	f7fe f8d1 	bl	8001470 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d902      	bls.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	74fb      	strb	r3, [r7, #19]
        break;
 80032dc:	e005      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032de:	4b31      	ldr	r3, [pc, #196]	; (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0ef      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80032ea:	7cfb      	ldrb	r3, [r7, #19]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d15b      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032f0:	4b2b      	ldr	r3, [pc, #172]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032fa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d01f      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	429a      	cmp	r2, r3
 800330c:	d019      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800330e:	4b24      	ldr	r3, [pc, #144]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003314:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003318:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800331a:	4b21      	ldr	r3, [pc, #132]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800331c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003320:	4a1f      	ldr	r2, [pc, #124]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003322:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003326:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800332a:	4b1d      	ldr	r3, [pc, #116]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800332c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003330:	4a1b      	ldr	r2, [pc, #108]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003336:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800333a:	4a19      	ldr	r2, [pc, #100]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	2b00      	cmp	r3, #0
 800334a:	d016      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800334c:	f7fe f890 	bl	8001470 <HAL_GetTick>
 8003350:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003352:	e00b      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003354:	f7fe f88c 	bl	8001470 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003362:	4293      	cmp	r3, r2
 8003364:	d902      	bls.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	74fb      	strb	r3, [r7, #19]
            break;
 800336a:	e006      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800336c:	4b0c      	ldr	r3, [pc, #48]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800336e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d0ec      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800337a:	7cfb      	ldrb	r3, [r7, #19]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10c      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003380:	4b07      	ldr	r3, [pc, #28]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003386:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003390:	4903      	ldr	r1, [pc, #12]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003392:	4313      	orrs	r3, r2
 8003394:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003398:	e008      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800339a:	7cfb      	ldrb	r3, [r7, #19]
 800339c:	74bb      	strb	r3, [r7, #18]
 800339e:	e005      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x274>
 80033a0:	40021000 	.word	0x40021000
 80033a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a8:	7cfb      	ldrb	r3, [r7, #19]
 80033aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033ac:	7c7b      	ldrb	r3, [r7, #17]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d105      	bne.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b2:	4ba0      	ldr	r3, [pc, #640]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b6:	4a9f      	ldr	r2, [pc, #636]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033ca:	4b9a      	ldr	r3, [pc, #616]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d0:	f023 0203 	bic.w	r2, r3, #3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d8:	4996      	ldr	r1, [pc, #600]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00a      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033ec:	4b91      	ldr	r3, [pc, #580]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f2:	f023 020c 	bic.w	r2, r3, #12
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	498e      	ldr	r1, [pc, #568]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00a      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800340e:	4b89      	ldr	r3, [pc, #548]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003414:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341c:	4985      	ldr	r1, [pc, #532]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800341e:	4313      	orrs	r3, r2
 8003420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0308 	and.w	r3, r3, #8
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00a      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003430:	4b80      	ldr	r3, [pc, #512]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003436:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800343e:	497d      	ldr	r1, [pc, #500]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0310 	and.w	r3, r3, #16
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003452:	4b78      	ldr	r3, [pc, #480]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003458:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003460:	4974      	ldr	r1, [pc, #464]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0320 	and.w	r3, r3, #32
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003474:	4b6f      	ldr	r3, [pc, #444]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800347a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003482:	496c      	ldr	r1, [pc, #432]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003496:	4b67      	ldr	r3, [pc, #412]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800349c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034a4:	4963      	ldr	r1, [pc, #396]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034b8:	4b5e      	ldr	r3, [pc, #376]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034c6:	495b      	ldr	r1, [pc, #364]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034da:	4b56      	ldr	r3, [pc, #344]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e8:	4952      	ldr	r1, [pc, #328]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034fc:	4b4d      	ldr	r3, [pc, #308]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003502:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350a:	494a      	ldr	r1, [pc, #296]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800350c:	4313      	orrs	r3, r2
 800350e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800351e:	4b45      	ldr	r3, [pc, #276]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003524:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800352c:	4941      	ldr	r1, [pc, #260]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003540:	4b3c      	ldr	r3, [pc, #240]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003542:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003546:	f023 0203 	bic.w	r2, r3, #3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800354e:	4939      	ldr	r1, [pc, #228]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003550:	4313      	orrs	r3, r2
 8003552:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d028      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003562:	4b34      	ldr	r3, [pc, #208]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003568:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003570:	4930      	ldr	r1, [pc, #192]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800357c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003580:	d106      	bne.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003582:	4b2c      	ldr	r3, [pc, #176]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	4a2b      	ldr	r2, [pc, #172]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003588:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800358c:	60d3      	str	r3, [r2, #12]
 800358e:	e011      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003594:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003598:	d10c      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3304      	adds	r3, #4
 800359e:	2101      	movs	r1, #1
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 f8f9 	bl	8003798 <RCCEx_PLLSAI1_Config>
 80035a6:	4603      	mov	r3, r0
 80035a8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035aa:	7cfb      	ldrb	r3, [r7, #19]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80035b0:	7cfb      	ldrb	r3, [r7, #19]
 80035b2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d04d      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80035c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035c8:	d108      	bne.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80035ca:	4b1a      	ldr	r3, [pc, #104]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035d0:	4a18      	ldr	r2, [pc, #96]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035d6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80035da:	e012      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80035dc:	4b15      	ldr	r3, [pc, #84]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035e2:	4a14      	ldr	r2, [pc, #80]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035e8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80035ec:	4b11      	ldr	r3, [pc, #68]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80035fa:	490e      	ldr	r1, [pc, #56]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003606:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800360a:	d106      	bne.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800360c:	4b09      	ldr	r3, [pc, #36]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	4a08      	ldr	r2, [pc, #32]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003612:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003616:	60d3      	str	r3, [r2, #12]
 8003618:	e020      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800361e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003622:	d109      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003624:	4b03      	ldr	r3, [pc, #12]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	4a02      	ldr	r2, [pc, #8]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800362a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800362e:	60d3      	str	r3, [r2, #12]
 8003630:	e014      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003632:	bf00      	nop
 8003634:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800363c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003640:	d10c      	bne.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	3304      	adds	r3, #4
 8003646:	2101      	movs	r1, #1
 8003648:	4618      	mov	r0, r3
 800364a:	f000 f8a5 	bl	8003798 <RCCEx_PLLSAI1_Config>
 800364e:	4603      	mov	r3, r0
 8003650:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003652:	7cfb      	ldrb	r3, [r7, #19]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003658:	7cfb      	ldrb	r3, [r7, #19]
 800365a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d028      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003668:	4b4a      	ldr	r3, [pc, #296]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800366a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800366e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003676:	4947      	ldr	r1, [pc, #284]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003678:	4313      	orrs	r3, r2
 800367a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003682:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003686:	d106      	bne.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003688:	4b42      	ldr	r3, [pc, #264]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	4a41      	ldr	r2, [pc, #260]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800368e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003692:	60d3      	str	r3, [r2, #12]
 8003694:	e011      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800369a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800369e:	d10c      	bne.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3304      	adds	r3, #4
 80036a4:	2101      	movs	r1, #1
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 f876 	bl	8003798 <RCCEx_PLLSAI1_Config>
 80036ac:	4603      	mov	r3, r0
 80036ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036b0:	7cfb      	ldrb	r3, [r7, #19]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80036b6:	7cfb      	ldrb	r3, [r7, #19]
 80036b8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d01e      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036c6:	4b33      	ldr	r3, [pc, #204]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036cc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036d6:	492f      	ldr	r1, [pc, #188]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036e8:	d10c      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	3304      	adds	r3, #4
 80036ee:	2102      	movs	r1, #2
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 f851 	bl	8003798 <RCCEx_PLLSAI1_Config>
 80036f6:	4603      	mov	r3, r0
 80036f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036fa:	7cfb      	ldrb	r3, [r7, #19]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003700:	7cfb      	ldrb	r3, [r7, #19]
 8003702:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00b      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003710:	4b20      	ldr	r3, [pc, #128]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003712:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003716:	f023 0204 	bic.w	r2, r3, #4
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003720:	491c      	ldr	r1, [pc, #112]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003722:	4313      	orrs	r3, r2
 8003724:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00b      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003734:	4b17      	ldr	r3, [pc, #92]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003736:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800373a:	f023 0218 	bic.w	r2, r3, #24
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003744:	4913      	ldr	r1, [pc, #76]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d017      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003758:	4b0e      	ldr	r3, [pc, #56]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800375a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800375e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003768:	490a      	ldr	r1, [pc, #40]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003776:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800377a:	d105      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800377c:	4b05      	ldr	r3, [pc, #20]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	4a04      	ldr	r2, [pc, #16]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003786:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003788:	7cbb      	ldrb	r3, [r7, #18]
}
 800378a:	4618      	mov	r0, r3
 800378c:	3718      	adds	r7, #24
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40021000 	.word	0x40021000

08003798 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037a2:	2300      	movs	r3, #0
 80037a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037a6:	4b72      	ldr	r3, [pc, #456]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00e      	beq.n	80037d0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037b2:	4b6f      	ldr	r3, [pc, #444]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f003 0203 	and.w	r2, r3, #3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d103      	bne.n	80037ca <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
       ||
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d142      	bne.n	8003850 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	73fb      	strb	r3, [r7, #15]
 80037ce:	e03f      	b.n	8003850 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d018      	beq.n	800380a <RCCEx_PLLSAI1_Config+0x72>
 80037d8:	2b03      	cmp	r3, #3
 80037da:	d825      	bhi.n	8003828 <RCCEx_PLLSAI1_Config+0x90>
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d002      	beq.n	80037e6 <RCCEx_PLLSAI1_Config+0x4e>
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d009      	beq.n	80037f8 <RCCEx_PLLSAI1_Config+0x60>
 80037e4:	e020      	b.n	8003828 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037e6:	4b62      	ldr	r3, [pc, #392]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d11d      	bne.n	800382e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f6:	e01a      	b.n	800382e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037f8:	4b5d      	ldr	r3, [pc, #372]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003800:	2b00      	cmp	r3, #0
 8003802:	d116      	bne.n	8003832 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003808:	e013      	b.n	8003832 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800380a:	4b59      	ldr	r3, [pc, #356]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10f      	bne.n	8003836 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003816:	4b56      	ldr	r3, [pc, #344]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d109      	bne.n	8003836 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003826:	e006      	b.n	8003836 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	73fb      	strb	r3, [r7, #15]
      break;
 800382c:	e004      	b.n	8003838 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800382e:	bf00      	nop
 8003830:	e002      	b.n	8003838 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003832:	bf00      	nop
 8003834:	e000      	b.n	8003838 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003836:	bf00      	nop
    }

    if(status == HAL_OK)
 8003838:	7bfb      	ldrb	r3, [r7, #15]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d108      	bne.n	8003850 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800383e:	4b4c      	ldr	r3, [pc, #304]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	f023 0203 	bic.w	r2, r3, #3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4949      	ldr	r1, [pc, #292]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 800384c:	4313      	orrs	r3, r2
 800384e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	2b00      	cmp	r3, #0
 8003854:	f040 8086 	bne.w	8003964 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003858:	4b45      	ldr	r3, [pc, #276]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a44      	ldr	r2, [pc, #272]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 800385e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003862:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003864:	f7fd fe04 	bl	8001470 <HAL_GetTick>
 8003868:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800386a:	e009      	b.n	8003880 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800386c:	f7fd fe00 	bl	8001470 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d902      	bls.n	8003880 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	73fb      	strb	r3, [r7, #15]
        break;
 800387e:	e005      	b.n	800388c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003880:	4b3b      	ldr	r3, [pc, #236]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1ef      	bne.n	800386c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800388c:	7bfb      	ldrb	r3, [r7, #15]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d168      	bne.n	8003964 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d113      	bne.n	80038c0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003898:	4b35      	ldr	r3, [pc, #212]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	4b35      	ldr	r3, [pc, #212]	; (8003974 <RCCEx_PLLSAI1_Config+0x1dc>)
 800389e:	4013      	ands	r3, r2
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	6892      	ldr	r2, [r2, #8]
 80038a4:	0211      	lsls	r1, r2, #8
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	68d2      	ldr	r2, [r2, #12]
 80038aa:	06d2      	lsls	r2, r2, #27
 80038ac:	4311      	orrs	r1, r2
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6852      	ldr	r2, [r2, #4]
 80038b2:	3a01      	subs	r2, #1
 80038b4:	0112      	lsls	r2, r2, #4
 80038b6:	430a      	orrs	r2, r1
 80038b8:	492d      	ldr	r1, [pc, #180]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	610b      	str	r3, [r1, #16]
 80038be:	e02d      	b.n	800391c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d115      	bne.n	80038f2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038c6:	4b2a      	ldr	r3, [pc, #168]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038c8:	691a      	ldr	r2, [r3, #16]
 80038ca:	4b2b      	ldr	r3, [pc, #172]	; (8003978 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038cc:	4013      	ands	r3, r2
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6892      	ldr	r2, [r2, #8]
 80038d2:	0211      	lsls	r1, r2, #8
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	6912      	ldr	r2, [r2, #16]
 80038d8:	0852      	lsrs	r2, r2, #1
 80038da:	3a01      	subs	r2, #1
 80038dc:	0552      	lsls	r2, r2, #21
 80038de:	4311      	orrs	r1, r2
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6852      	ldr	r2, [r2, #4]
 80038e4:	3a01      	subs	r2, #1
 80038e6:	0112      	lsls	r2, r2, #4
 80038e8:	430a      	orrs	r2, r1
 80038ea:	4921      	ldr	r1, [pc, #132]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	610b      	str	r3, [r1, #16]
 80038f0:	e014      	b.n	800391c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038f2:	4b1f      	ldr	r3, [pc, #124]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	4b21      	ldr	r3, [pc, #132]	; (800397c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6892      	ldr	r2, [r2, #8]
 80038fe:	0211      	lsls	r1, r2, #8
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6952      	ldr	r2, [r2, #20]
 8003904:	0852      	lsrs	r2, r2, #1
 8003906:	3a01      	subs	r2, #1
 8003908:	0652      	lsls	r2, r2, #25
 800390a:	4311      	orrs	r1, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6852      	ldr	r2, [r2, #4]
 8003910:	3a01      	subs	r2, #1
 8003912:	0112      	lsls	r2, r2, #4
 8003914:	430a      	orrs	r2, r1
 8003916:	4916      	ldr	r1, [pc, #88]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003918:	4313      	orrs	r3, r2
 800391a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800391c:	4b14      	ldr	r3, [pc, #80]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a13      	ldr	r2, [pc, #76]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003922:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003926:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003928:	f7fd fda2 	bl	8001470 <HAL_GetTick>
 800392c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800392e:	e009      	b.n	8003944 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003930:	f7fd fd9e 	bl	8001470 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d902      	bls.n	8003944 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	73fb      	strb	r3, [r7, #15]
          break;
 8003942:	e005      	b.n	8003950 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003944:	4b0a      	ldr	r3, [pc, #40]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0ef      	beq.n	8003930 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003950:	7bfb      	ldrb	r3, [r7, #15]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d106      	bne.n	8003964 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003956:	4b06      	ldr	r3, [pc, #24]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003958:	691a      	ldr	r2, [r3, #16]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	4904      	ldr	r1, [pc, #16]	; (8003970 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003960:	4313      	orrs	r3, r2
 8003962:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003964:	7bfb      	ldrb	r3, [r7, #15]
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	07ff800f 	.word	0x07ff800f
 8003978:	ff9f800f 	.word	0xff9f800f
 800397c:	f9ff800f 	.word	0xf9ff800f

08003980 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800398a:	2300      	movs	r3, #0
 800398c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800398e:	4b72      	ldr	r3, [pc, #456]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	f003 0303 	and.w	r3, r3, #3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00e      	beq.n	80039b8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800399a:	4b6f      	ldr	r3, [pc, #444]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f003 0203 	and.w	r2, r3, #3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d103      	bne.n	80039b2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
       ||
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d142      	bne.n	8003a38 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]
 80039b6:	e03f      	b.n	8003a38 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d018      	beq.n	80039f2 <RCCEx_PLLSAI2_Config+0x72>
 80039c0:	2b03      	cmp	r3, #3
 80039c2:	d825      	bhi.n	8003a10 <RCCEx_PLLSAI2_Config+0x90>
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d002      	beq.n	80039ce <RCCEx_PLLSAI2_Config+0x4e>
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d009      	beq.n	80039e0 <RCCEx_PLLSAI2_Config+0x60>
 80039cc:	e020      	b.n	8003a10 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039ce:	4b62      	ldr	r3, [pc, #392]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d11d      	bne.n	8003a16 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039de:	e01a      	b.n	8003a16 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039e0:	4b5d      	ldr	r3, [pc, #372]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d116      	bne.n	8003a1a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039f0:	e013      	b.n	8003a1a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039f2:	4b59      	ldr	r3, [pc, #356]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10f      	bne.n	8003a1e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039fe:	4b56      	ldr	r3, [pc, #344]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d109      	bne.n	8003a1e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a0e:	e006      	b.n	8003a1e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	73fb      	strb	r3, [r7, #15]
      break;
 8003a14:	e004      	b.n	8003a20 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a16:	bf00      	nop
 8003a18:	e002      	b.n	8003a20 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a1a:	bf00      	nop
 8003a1c:	e000      	b.n	8003a20 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a1e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d108      	bne.n	8003a38 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003a26:	4b4c      	ldr	r3, [pc, #304]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f023 0203 	bic.w	r2, r3, #3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4949      	ldr	r1, [pc, #292]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f040 8086 	bne.w	8003b4c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a40:	4b45      	ldr	r3, [pc, #276]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a44      	ldr	r2, [pc, #272]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a4c:	f7fd fd10 	bl	8001470 <HAL_GetTick>
 8003a50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a52:	e009      	b.n	8003a68 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a54:	f7fd fd0c 	bl	8001470 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d902      	bls.n	8003a68 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	73fb      	strb	r3, [r7, #15]
        break;
 8003a66:	e005      	b.n	8003a74 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a68:	4b3b      	ldr	r3, [pc, #236]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1ef      	bne.n	8003a54 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003a74:	7bfb      	ldrb	r3, [r7, #15]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d168      	bne.n	8003b4c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d113      	bne.n	8003aa8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a80:	4b35      	ldr	r3, [pc, #212]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a82:	695a      	ldr	r2, [r3, #20]
 8003a84:	4b35      	ldr	r3, [pc, #212]	; (8003b5c <RCCEx_PLLSAI2_Config+0x1dc>)
 8003a86:	4013      	ands	r3, r2
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6892      	ldr	r2, [r2, #8]
 8003a8c:	0211      	lsls	r1, r2, #8
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68d2      	ldr	r2, [r2, #12]
 8003a92:	06d2      	lsls	r2, r2, #27
 8003a94:	4311      	orrs	r1, r2
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	6852      	ldr	r2, [r2, #4]
 8003a9a:	3a01      	subs	r2, #1
 8003a9c:	0112      	lsls	r2, r2, #4
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	492d      	ldr	r1, [pc, #180]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	614b      	str	r3, [r1, #20]
 8003aa6:	e02d      	b.n	8003b04 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d115      	bne.n	8003ada <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003aae:	4b2a      	ldr	r3, [pc, #168]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ab0:	695a      	ldr	r2, [r3, #20]
 8003ab2:	4b2b      	ldr	r3, [pc, #172]	; (8003b60 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6892      	ldr	r2, [r2, #8]
 8003aba:	0211      	lsls	r1, r2, #8
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6912      	ldr	r2, [r2, #16]
 8003ac0:	0852      	lsrs	r2, r2, #1
 8003ac2:	3a01      	subs	r2, #1
 8003ac4:	0552      	lsls	r2, r2, #21
 8003ac6:	4311      	orrs	r1, r2
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6852      	ldr	r2, [r2, #4]
 8003acc:	3a01      	subs	r2, #1
 8003ace:	0112      	lsls	r2, r2, #4
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	4921      	ldr	r1, [pc, #132]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	614b      	str	r3, [r1, #20]
 8003ad8:	e014      	b.n	8003b04 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ada:	4b1f      	ldr	r3, [pc, #124]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003adc:	695a      	ldr	r2, [r3, #20]
 8003ade:	4b21      	ldr	r3, [pc, #132]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6892      	ldr	r2, [r2, #8]
 8003ae6:	0211      	lsls	r1, r2, #8
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6952      	ldr	r2, [r2, #20]
 8003aec:	0852      	lsrs	r2, r2, #1
 8003aee:	3a01      	subs	r2, #1
 8003af0:	0652      	lsls	r2, r2, #25
 8003af2:	4311      	orrs	r1, r2
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	6852      	ldr	r2, [r2, #4]
 8003af8:	3a01      	subs	r2, #1
 8003afa:	0112      	lsls	r2, r2, #4
 8003afc:	430a      	orrs	r2, r1
 8003afe:	4916      	ldr	r1, [pc, #88]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b04:	4b14      	ldr	r3, [pc, #80]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a13      	ldr	r2, [pc, #76]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b10:	f7fd fcae 	bl	8001470 <HAL_GetTick>
 8003b14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b16:	e009      	b.n	8003b2c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b18:	f7fd fcaa 	bl	8001470 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d902      	bls.n	8003b2c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	73fb      	strb	r3, [r7, #15]
          break;
 8003b2a:	e005      	b.n	8003b38 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b2c:	4b0a      	ldr	r3, [pc, #40]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0ef      	beq.n	8003b18 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d106      	bne.n	8003b4c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b3e:	4b06      	ldr	r3, [pc, #24]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b40:	695a      	ldr	r2, [r3, #20]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	4904      	ldr	r1, [pc, #16]	; (8003b58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	07ff800f 	.word	0x07ff800f
 8003b60:	ff9f800f 	.word	0xff9f800f
 8003b64:	f9ff800f 	.word	0xf9ff800f

08003b68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e095      	b.n	8003ca6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d108      	bne.n	8003b94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b8a:	d009      	beq.n	8003ba0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	61da      	str	r2, [r3, #28]
 8003b92:	e005      	b.n	8003ba0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d106      	bne.n	8003bc0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7fc fd8e 	bl	80006dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bd6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003be0:	d902      	bls.n	8003be8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003be2:	2300      	movs	r3, #0
 8003be4:	60fb      	str	r3, [r7, #12]
 8003be6:	e002      	b.n	8003bee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003be8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003bf6:	d007      	beq.n	8003c08 <HAL_SPI_Init+0xa0>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c00:	d002      	beq.n	8003c08 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c36:	431a      	orrs	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c40:	431a      	orrs	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c4a:	ea42 0103 	orr.w	r1, r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c52:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	0c1b      	lsrs	r3, r3, #16
 8003c64:	f003 0204 	and.w	r2, r3, #4
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	431a      	orrs	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c76:	f003 0308 	and.w	r3, r3, #8
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003c84:	ea42 0103 	orr.w	r1, r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d101      	bne.n	8003cc0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e049      	b.n	8003d54 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d106      	bne.n	8003cda <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f841 	bl	8003d5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3304      	adds	r3, #4
 8003cea:	4619      	mov	r1, r3
 8003cec:	4610      	mov	r0, r2
 8003cee:	f000 f9f7 	bl	80040e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3708      	adds	r7, #8
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d001      	beq.n	8003d88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e04f      	b.n	8003e28 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68da      	ldr	r2, [r3, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f042 0201 	orr.w	r2, r2, #1
 8003d9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a23      	ldr	r2, [pc, #140]	; (8003e34 <HAL_TIM_Base_Start_IT+0xc4>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d01d      	beq.n	8003de6 <HAL_TIM_Base_Start_IT+0x76>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003db2:	d018      	beq.n	8003de6 <HAL_TIM_Base_Start_IT+0x76>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a1f      	ldr	r2, [pc, #124]	; (8003e38 <HAL_TIM_Base_Start_IT+0xc8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d013      	beq.n	8003de6 <HAL_TIM_Base_Start_IT+0x76>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a1e      	ldr	r2, [pc, #120]	; (8003e3c <HAL_TIM_Base_Start_IT+0xcc>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d00e      	beq.n	8003de6 <HAL_TIM_Base_Start_IT+0x76>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a1c      	ldr	r2, [pc, #112]	; (8003e40 <HAL_TIM_Base_Start_IT+0xd0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d009      	beq.n	8003de6 <HAL_TIM_Base_Start_IT+0x76>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a1b      	ldr	r2, [pc, #108]	; (8003e44 <HAL_TIM_Base_Start_IT+0xd4>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d004      	beq.n	8003de6 <HAL_TIM_Base_Start_IT+0x76>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a19      	ldr	r2, [pc, #100]	; (8003e48 <HAL_TIM_Base_Start_IT+0xd8>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d115      	bne.n	8003e12 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	4b17      	ldr	r3, [pc, #92]	; (8003e4c <HAL_TIM_Base_Start_IT+0xdc>)
 8003dee:	4013      	ands	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2b06      	cmp	r3, #6
 8003df6:	d015      	beq.n	8003e24 <HAL_TIM_Base_Start_IT+0xb4>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dfe:	d011      	beq.n	8003e24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e10:	e008      	b.n	8003e24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0201 	orr.w	r2, r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	e000      	b.n	8003e26 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e24:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	40012c00 	.word	0x40012c00
 8003e38:	40000400 	.word	0x40000400
 8003e3c:	40000800 	.word	0x40000800
 8003e40:	40000c00 	.word	0x40000c00
 8003e44:	40013400 	.word	0x40013400
 8003e48:	40014000 	.word	0x40014000
 8003e4c:	00010007 	.word	0x00010007

08003e50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d122      	bne.n	8003eac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d11b      	bne.n	8003eac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0202 	mvn.w	r2, #2
 8003e7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	f003 0303 	and.w	r3, r3, #3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 f905 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003e98:	e005      	b.n	8003ea6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f8f7 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 f908 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	d122      	bne.n	8003f00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b04      	cmp	r3, #4
 8003ec6:	d11b      	bne.n	8003f00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0204 	mvn.w	r2, #4
 8003ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f8db 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003eec:	e005      	b.n	8003efa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f8cd 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f8de 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	f003 0308 	and.w	r3, r3, #8
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d122      	bne.n	8003f54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f003 0308 	and.w	r3, r3, #8
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	d11b      	bne.n	8003f54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f06f 0208 	mvn.w	r2, #8
 8003f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2204      	movs	r2, #4
 8003f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	69db      	ldr	r3, [r3, #28]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f8b1 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003f40:	e005      	b.n	8003f4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f8a3 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f8b4 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	f003 0310 	and.w	r3, r3, #16
 8003f5e:	2b10      	cmp	r3, #16
 8003f60:	d122      	bne.n	8003fa8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f003 0310 	and.w	r3, r3, #16
 8003f6c:	2b10      	cmp	r3, #16
 8003f6e:	d11b      	bne.n	8003fa8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f06f 0210 	mvn.w	r2, #16
 8003f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2208      	movs	r2, #8
 8003f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 f887 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003f94:	e005      	b.n	8003fa2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f879 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f000 f88a 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d10e      	bne.n	8003fd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d107      	bne.n	8003fd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f06f 0201 	mvn.w	r2, #1
 8003fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7fd f9c8 	bl	8001364 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fde:	2b80      	cmp	r3, #128	; 0x80
 8003fe0:	d10e      	bne.n	8004000 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fec:	2b80      	cmp	r3, #128	; 0x80
 8003fee:	d107      	bne.n	8004000 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 f914 	bl	8004228 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800400a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800400e:	d10e      	bne.n	800402e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800401a:	2b80      	cmp	r3, #128	; 0x80
 800401c:	d107      	bne.n	800402e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f907 	bl	800423c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004038:	2b40      	cmp	r3, #64	; 0x40
 800403a:	d10e      	bne.n	800405a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004046:	2b40      	cmp	r3, #64	; 0x40
 8004048:	d107      	bne.n	800405a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f838 	bl	80040ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	f003 0320 	and.w	r3, r3, #32
 8004064:	2b20      	cmp	r3, #32
 8004066:	d10e      	bne.n	8004086 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	f003 0320 	and.w	r3, r3, #32
 8004072:	2b20      	cmp	r3, #32
 8004074:	d107      	bne.n	8004086 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f06f 0220 	mvn.w	r2, #32
 800407e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f8c7 	bl	8004214 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004086:	bf00      	nop
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800408e:	b480      	push	{r7}
 8004090:	b083      	sub	sp, #12
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004096:	bf00      	nop
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr

080040a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040a2:	b480      	push	{r7}
 80040a4:	b083      	sub	sp, #12
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040aa:	bf00      	nop
 80040ac:	370c      	adds	r7, #12
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040d2:	bf00      	nop
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
	...

080040e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a40      	ldr	r2, [pc, #256]	; (80041f4 <TIM_Base_SetConfig+0x114>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d013      	beq.n	8004120 <TIM_Base_SetConfig+0x40>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040fe:	d00f      	beq.n	8004120 <TIM_Base_SetConfig+0x40>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a3d      	ldr	r2, [pc, #244]	; (80041f8 <TIM_Base_SetConfig+0x118>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d00b      	beq.n	8004120 <TIM_Base_SetConfig+0x40>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a3c      	ldr	r2, [pc, #240]	; (80041fc <TIM_Base_SetConfig+0x11c>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d007      	beq.n	8004120 <TIM_Base_SetConfig+0x40>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a3b      	ldr	r2, [pc, #236]	; (8004200 <TIM_Base_SetConfig+0x120>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d003      	beq.n	8004120 <TIM_Base_SetConfig+0x40>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a3a      	ldr	r2, [pc, #232]	; (8004204 <TIM_Base_SetConfig+0x124>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d108      	bne.n	8004132 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004126:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	4313      	orrs	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a2f      	ldr	r2, [pc, #188]	; (80041f4 <TIM_Base_SetConfig+0x114>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d01f      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004140:	d01b      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a2c      	ldr	r2, [pc, #176]	; (80041f8 <TIM_Base_SetConfig+0x118>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d017      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a2b      	ldr	r2, [pc, #172]	; (80041fc <TIM_Base_SetConfig+0x11c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d013      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a2a      	ldr	r2, [pc, #168]	; (8004200 <TIM_Base_SetConfig+0x120>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d00f      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a29      	ldr	r2, [pc, #164]	; (8004204 <TIM_Base_SetConfig+0x124>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00b      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a28      	ldr	r2, [pc, #160]	; (8004208 <TIM_Base_SetConfig+0x128>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d007      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a27      	ldr	r2, [pc, #156]	; (800420c <TIM_Base_SetConfig+0x12c>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d003      	beq.n	800417a <TIM_Base_SetConfig+0x9a>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a26      	ldr	r2, [pc, #152]	; (8004210 <TIM_Base_SetConfig+0x130>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d108      	bne.n	800418c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004180:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	4313      	orrs	r3, r2
 800418a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a10      	ldr	r2, [pc, #64]	; (80041f4 <TIM_Base_SetConfig+0x114>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d00f      	beq.n	80041d8 <TIM_Base_SetConfig+0xf8>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a12      	ldr	r2, [pc, #72]	; (8004204 <TIM_Base_SetConfig+0x124>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d00b      	beq.n	80041d8 <TIM_Base_SetConfig+0xf8>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4a11      	ldr	r2, [pc, #68]	; (8004208 <TIM_Base_SetConfig+0x128>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d007      	beq.n	80041d8 <TIM_Base_SetConfig+0xf8>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a10      	ldr	r2, [pc, #64]	; (800420c <TIM_Base_SetConfig+0x12c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d003      	beq.n	80041d8 <TIM_Base_SetConfig+0xf8>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a0f      	ldr	r2, [pc, #60]	; (8004210 <TIM_Base_SetConfig+0x130>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d103      	bne.n	80041e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	691a      	ldr	r2, [r3, #16]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	615a      	str	r2, [r3, #20]
}
 80041e6:	bf00      	nop
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40012c00 	.word	0x40012c00
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40000800 	.word	0x40000800
 8004200:	40000c00 	.word	0x40000c00
 8004204:	40013400 	.word	0x40013400
 8004208:	40014000 	.word	0x40014000
 800420c:	40014400 	.word	0x40014400
 8004210:	40014800 	.word	0x40014800

08004214 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e042      	b.n	80042e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004268:	2b00      	cmp	r3, #0
 800426a:	d106      	bne.n	800427a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f7fc f98b 	bl	8000590 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2224      	movs	r2, #36	; 0x24
 800427e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0201 	bic.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f960 	bl	8004558 <UART_SetConfig>
 8004298:	4603      	mov	r3, r0
 800429a:	2b01      	cmp	r3, #1
 800429c:	d101      	bne.n	80042a2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e022      	b.n	80042e8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d002      	beq.n	80042b0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 fc24 	bl	8004af8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685a      	ldr	r2, [r3, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0201 	orr.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 fcab 	bl	8004c3c <UART_CheckIdleState>
 80042e6:	4603      	mov	r3, r0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08a      	sub	sp, #40	; 0x28
 80042f4:	af02      	add	r7, sp, #8
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	603b      	str	r3, [r7, #0]
 80042fc:	4613      	mov	r3, r2
 80042fe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004306:	2b20      	cmp	r3, #32
 8004308:	f040 8084 	bne.w	8004414 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <HAL_UART_Transmit+0x28>
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e07c      	b.n	8004416 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004322:	2b01      	cmp	r3, #1
 8004324:	d101      	bne.n	800432a <HAL_UART_Transmit+0x3a>
 8004326:	2302      	movs	r3, #2
 8004328:	e075      	b.n	8004416 <HAL_UART_Transmit+0x126>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2221      	movs	r2, #33	; 0x21
 800433e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004342:	f7fd f895 	bl	8001470 <HAL_GetTick>
 8004346:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	88fa      	ldrh	r2, [r7, #6]
 800434c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	88fa      	ldrh	r2, [r7, #6]
 8004354:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004360:	d108      	bne.n	8004374 <HAL_UART_Transmit+0x84>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d104      	bne.n	8004374 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800436a:	2300      	movs	r3, #0
 800436c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	61bb      	str	r3, [r7, #24]
 8004372:	e003      	b.n	800437c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004378:	2300      	movs	r3, #0
 800437a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8004384:	e02d      	b.n	80043e2 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	9300      	str	r3, [sp, #0]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2200      	movs	r2, #0
 800438e:	2180      	movs	r1, #128	; 0x80
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 fc9b 	bl	8004ccc <UART_WaitOnFlagUntilTimeout>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d001      	beq.n	80043a0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e03a      	b.n	8004416 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10b      	bne.n	80043be <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	881a      	ldrh	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043b2:	b292      	uxth	r2, r2
 80043b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	3302      	adds	r3, #2
 80043ba:	61bb      	str	r3, [r7, #24]
 80043bc:	e008      	b.n	80043d0 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	781a      	ldrb	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	b292      	uxth	r2, r2
 80043c8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	3301      	adds	r3, #1
 80043ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	3b01      	subs	r3, #1
 80043da:	b29a      	uxth	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1cb      	bne.n	8004386 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	2200      	movs	r2, #0
 80043f6:	2140      	movs	r1, #64	; 0x40
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 fc67 	bl	8004ccc <UART_WaitOnFlagUntilTimeout>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e006      	b.n	8004416 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2220      	movs	r2, #32
 800440c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	e000      	b.n	8004416 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004414:	2302      	movs	r3, #2
  }
}
 8004416:	4618      	mov	r0, r3
 8004418:	3720      	adds	r7, #32
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
	...

08004420 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	4613      	mov	r3, r2
 800442c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004434:	2b20      	cmp	r3, #32
 8004436:	d170      	bne.n	800451a <HAL_UART_Receive_DMA+0xfa>
  {
    if ((pData == NULL) || (Size == 0U))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_UART_Receive_DMA+0x24>
 800443e:	88fb      	ldrh	r3, [r7, #6]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e069      	b.n	800451c <HAL_UART_Receive_DMA+0xfc>
    }

    __HAL_LOCK(huart);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800444e:	2b01      	cmp	r3, #1
 8004450:	d101      	bne.n	8004456 <HAL_UART_Receive_DMA+0x36>
 8004452:	2302      	movs	r3, #2
 8004454:	e062      	b.n	800451c <HAL_UART_Receive_DMA+0xfc>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr = pData;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize = Size;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	88fa      	ldrh	r2, [r7, #6]
 8004468:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2222      	movs	r2, #34	; 0x22
 8004478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmarx != NULL)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004480:	2b00      	cmp	r3, #0
 8004482:	d02c      	beq.n	80044de <HAL_UART_Receive_DMA+0xbe>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004488:	4a26      	ldr	r2, [pc, #152]	; (8004524 <HAL_UART_Receive_DMA+0x104>)
 800448a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004490:	4a25      	ldr	r2, [pc, #148]	; (8004528 <HAL_UART_Receive_DMA+0x108>)
 8004492:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004498:	4a24      	ldr	r2, [pc, #144]	; (800452c <HAL_UART_Receive_DMA+0x10c>)
 800449a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044a0:	2200      	movs	r2, #0
 80044a2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	3324      	adds	r3, #36	; 0x24
 80044ae:	4619      	mov	r1, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b4:	461a      	mov	r2, r3
 80044b6:	88fb      	ldrh	r3, [r7, #6]
 80044b8:	f7fd f994 	bl	80017e4 <HAL_DMA_Start_IT>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00d      	beq.n	80044de <HAL_UART_Receive_DMA+0xbe>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2210      	movs	r2, #16
 80044c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e01e      	b.n	800451c <HAL_UART_Receive_DMA+0xfc>
      }
    }
    __HAL_UNLOCK(huart);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f4:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 0201 	orr.w	r2, r2, #1
 8004504:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004514:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8004516:	2300      	movs	r3, #0
 8004518:	e000      	b.n	800451c <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 800451a:	2302      	movs	r3, #2
  }
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	08004e4f 	.word	0x08004e4f
 8004528:	08004eb9 	.word	0x08004eb9
 800452c:	08004ed5 	.word	0x08004ed5

08004530 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004538:	bf00      	nop
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800454c:	bf00      	nop
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004558:	b5b0      	push	{r4, r5, r7, lr}
 800455a:	b088      	sub	sp, #32
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004560:	2300      	movs	r3, #0
 8004562:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	431a      	orrs	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	69db      	ldr	r3, [r3, #28]
 8004578:	4313      	orrs	r3, r2
 800457a:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004580:	69fa      	ldr	r2, [r7, #28]
 8004582:	4313      	orrs	r3, r2
 8004584:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	4bb1      	ldr	r3, [pc, #708]	; (8004854 <UART_SetConfig+0x2fc>)
 800458e:	4013      	ands	r3, r2
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6812      	ldr	r2, [r2, #0]
 8004594:	69f9      	ldr	r1, [r7, #28]
 8004596:	430b      	orrs	r3, r1
 8004598:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4aa7      	ldr	r2, [pc, #668]	; (8004858 <UART_SetConfig+0x300>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d004      	beq.n	80045ca <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a1b      	ldr	r3, [r3, #32]
 80045c4:	69fa      	ldr	r2, [r7, #28]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80045d4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6812      	ldr	r2, [r2, #0]
 80045dc:	69f9      	ldr	r1, [r7, #28]
 80045de:	430b      	orrs	r3, r1
 80045e0:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e8:	f023 010f 	bic.w	r1, r3, #15
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a97      	ldr	r2, [pc, #604]	; (800485c <UART_SetConfig+0x304>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d121      	bne.n	8004646 <UART_SetConfig+0xee>
 8004602:	4b97      	ldr	r3, [pc, #604]	; (8004860 <UART_SetConfig+0x308>)
 8004604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004608:	f003 0303 	and.w	r3, r3, #3
 800460c:	2b03      	cmp	r3, #3
 800460e:	d817      	bhi.n	8004640 <UART_SetConfig+0xe8>
 8004610:	a201      	add	r2, pc, #4	; (adr r2, 8004618 <UART_SetConfig+0xc0>)
 8004612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004616:	bf00      	nop
 8004618:	08004629 	.word	0x08004629
 800461c:	08004635 	.word	0x08004635
 8004620:	0800462f 	.word	0x0800462f
 8004624:	0800463b 	.word	0x0800463b
 8004628:	2301      	movs	r3, #1
 800462a:	76fb      	strb	r3, [r7, #27]
 800462c:	e0e7      	b.n	80047fe <UART_SetConfig+0x2a6>
 800462e:	2302      	movs	r3, #2
 8004630:	76fb      	strb	r3, [r7, #27]
 8004632:	e0e4      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004634:	2304      	movs	r3, #4
 8004636:	76fb      	strb	r3, [r7, #27]
 8004638:	e0e1      	b.n	80047fe <UART_SetConfig+0x2a6>
 800463a:	2308      	movs	r3, #8
 800463c:	76fb      	strb	r3, [r7, #27]
 800463e:	e0de      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004640:	2310      	movs	r3, #16
 8004642:	76fb      	strb	r3, [r7, #27]
 8004644:	e0db      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a86      	ldr	r2, [pc, #536]	; (8004864 <UART_SetConfig+0x30c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d132      	bne.n	80046b6 <UART_SetConfig+0x15e>
 8004650:	4b83      	ldr	r3, [pc, #524]	; (8004860 <UART_SetConfig+0x308>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004656:	f003 030c 	and.w	r3, r3, #12
 800465a:	2b0c      	cmp	r3, #12
 800465c:	d828      	bhi.n	80046b0 <UART_SetConfig+0x158>
 800465e:	a201      	add	r2, pc, #4	; (adr r2, 8004664 <UART_SetConfig+0x10c>)
 8004660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004664:	08004699 	.word	0x08004699
 8004668:	080046b1 	.word	0x080046b1
 800466c:	080046b1 	.word	0x080046b1
 8004670:	080046b1 	.word	0x080046b1
 8004674:	080046a5 	.word	0x080046a5
 8004678:	080046b1 	.word	0x080046b1
 800467c:	080046b1 	.word	0x080046b1
 8004680:	080046b1 	.word	0x080046b1
 8004684:	0800469f 	.word	0x0800469f
 8004688:	080046b1 	.word	0x080046b1
 800468c:	080046b1 	.word	0x080046b1
 8004690:	080046b1 	.word	0x080046b1
 8004694:	080046ab 	.word	0x080046ab
 8004698:	2300      	movs	r3, #0
 800469a:	76fb      	strb	r3, [r7, #27]
 800469c:	e0af      	b.n	80047fe <UART_SetConfig+0x2a6>
 800469e:	2302      	movs	r3, #2
 80046a0:	76fb      	strb	r3, [r7, #27]
 80046a2:	e0ac      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046a4:	2304      	movs	r3, #4
 80046a6:	76fb      	strb	r3, [r7, #27]
 80046a8:	e0a9      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046aa:	2308      	movs	r3, #8
 80046ac:	76fb      	strb	r3, [r7, #27]
 80046ae:	e0a6      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046b0:	2310      	movs	r3, #16
 80046b2:	76fb      	strb	r3, [r7, #27]
 80046b4:	e0a3      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a6b      	ldr	r2, [pc, #428]	; (8004868 <UART_SetConfig+0x310>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d120      	bne.n	8004702 <UART_SetConfig+0x1aa>
 80046c0:	4b67      	ldr	r3, [pc, #412]	; (8004860 <UART_SetConfig+0x308>)
 80046c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80046ca:	2b30      	cmp	r3, #48	; 0x30
 80046cc:	d013      	beq.n	80046f6 <UART_SetConfig+0x19e>
 80046ce:	2b30      	cmp	r3, #48	; 0x30
 80046d0:	d814      	bhi.n	80046fc <UART_SetConfig+0x1a4>
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	d009      	beq.n	80046ea <UART_SetConfig+0x192>
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d810      	bhi.n	80046fc <UART_SetConfig+0x1a4>
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d002      	beq.n	80046e4 <UART_SetConfig+0x18c>
 80046de:	2b10      	cmp	r3, #16
 80046e0:	d006      	beq.n	80046f0 <UART_SetConfig+0x198>
 80046e2:	e00b      	b.n	80046fc <UART_SetConfig+0x1a4>
 80046e4:	2300      	movs	r3, #0
 80046e6:	76fb      	strb	r3, [r7, #27]
 80046e8:	e089      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046ea:	2302      	movs	r3, #2
 80046ec:	76fb      	strb	r3, [r7, #27]
 80046ee:	e086      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046f0:	2304      	movs	r3, #4
 80046f2:	76fb      	strb	r3, [r7, #27]
 80046f4:	e083      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046f6:	2308      	movs	r3, #8
 80046f8:	76fb      	strb	r3, [r7, #27]
 80046fa:	e080      	b.n	80047fe <UART_SetConfig+0x2a6>
 80046fc:	2310      	movs	r3, #16
 80046fe:	76fb      	strb	r3, [r7, #27]
 8004700:	e07d      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a59      	ldr	r2, [pc, #356]	; (800486c <UART_SetConfig+0x314>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d120      	bne.n	800474e <UART_SetConfig+0x1f6>
 800470c:	4b54      	ldr	r3, [pc, #336]	; (8004860 <UART_SetConfig+0x308>)
 800470e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004712:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004716:	2bc0      	cmp	r3, #192	; 0xc0
 8004718:	d013      	beq.n	8004742 <UART_SetConfig+0x1ea>
 800471a:	2bc0      	cmp	r3, #192	; 0xc0
 800471c:	d814      	bhi.n	8004748 <UART_SetConfig+0x1f0>
 800471e:	2b80      	cmp	r3, #128	; 0x80
 8004720:	d009      	beq.n	8004736 <UART_SetConfig+0x1de>
 8004722:	2b80      	cmp	r3, #128	; 0x80
 8004724:	d810      	bhi.n	8004748 <UART_SetConfig+0x1f0>
 8004726:	2b00      	cmp	r3, #0
 8004728:	d002      	beq.n	8004730 <UART_SetConfig+0x1d8>
 800472a:	2b40      	cmp	r3, #64	; 0x40
 800472c:	d006      	beq.n	800473c <UART_SetConfig+0x1e4>
 800472e:	e00b      	b.n	8004748 <UART_SetConfig+0x1f0>
 8004730:	2300      	movs	r3, #0
 8004732:	76fb      	strb	r3, [r7, #27]
 8004734:	e063      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004736:	2302      	movs	r3, #2
 8004738:	76fb      	strb	r3, [r7, #27]
 800473a:	e060      	b.n	80047fe <UART_SetConfig+0x2a6>
 800473c:	2304      	movs	r3, #4
 800473e:	76fb      	strb	r3, [r7, #27]
 8004740:	e05d      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004742:	2308      	movs	r3, #8
 8004744:	76fb      	strb	r3, [r7, #27]
 8004746:	e05a      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004748:	2310      	movs	r3, #16
 800474a:	76fb      	strb	r3, [r7, #27]
 800474c:	e057      	b.n	80047fe <UART_SetConfig+0x2a6>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a47      	ldr	r2, [pc, #284]	; (8004870 <UART_SetConfig+0x318>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d125      	bne.n	80047a4 <UART_SetConfig+0x24c>
 8004758:	4b41      	ldr	r3, [pc, #260]	; (8004860 <UART_SetConfig+0x308>)
 800475a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800475e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004762:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004766:	d017      	beq.n	8004798 <UART_SetConfig+0x240>
 8004768:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800476c:	d817      	bhi.n	800479e <UART_SetConfig+0x246>
 800476e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004772:	d00b      	beq.n	800478c <UART_SetConfig+0x234>
 8004774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004778:	d811      	bhi.n	800479e <UART_SetConfig+0x246>
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <UART_SetConfig+0x22e>
 800477e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004782:	d006      	beq.n	8004792 <UART_SetConfig+0x23a>
 8004784:	e00b      	b.n	800479e <UART_SetConfig+0x246>
 8004786:	2300      	movs	r3, #0
 8004788:	76fb      	strb	r3, [r7, #27]
 800478a:	e038      	b.n	80047fe <UART_SetConfig+0x2a6>
 800478c:	2302      	movs	r3, #2
 800478e:	76fb      	strb	r3, [r7, #27]
 8004790:	e035      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004792:	2304      	movs	r3, #4
 8004794:	76fb      	strb	r3, [r7, #27]
 8004796:	e032      	b.n	80047fe <UART_SetConfig+0x2a6>
 8004798:	2308      	movs	r3, #8
 800479a:	76fb      	strb	r3, [r7, #27]
 800479c:	e02f      	b.n	80047fe <UART_SetConfig+0x2a6>
 800479e:	2310      	movs	r3, #16
 80047a0:	76fb      	strb	r3, [r7, #27]
 80047a2:	e02c      	b.n	80047fe <UART_SetConfig+0x2a6>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a2b      	ldr	r2, [pc, #172]	; (8004858 <UART_SetConfig+0x300>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d125      	bne.n	80047fa <UART_SetConfig+0x2a2>
 80047ae:	4b2c      	ldr	r3, [pc, #176]	; (8004860 <UART_SetConfig+0x308>)
 80047b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047bc:	d017      	beq.n	80047ee <UART_SetConfig+0x296>
 80047be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047c2:	d817      	bhi.n	80047f4 <UART_SetConfig+0x29c>
 80047c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047c8:	d00b      	beq.n	80047e2 <UART_SetConfig+0x28a>
 80047ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047ce:	d811      	bhi.n	80047f4 <UART_SetConfig+0x29c>
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d003      	beq.n	80047dc <UART_SetConfig+0x284>
 80047d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d8:	d006      	beq.n	80047e8 <UART_SetConfig+0x290>
 80047da:	e00b      	b.n	80047f4 <UART_SetConfig+0x29c>
 80047dc:	2300      	movs	r3, #0
 80047de:	76fb      	strb	r3, [r7, #27]
 80047e0:	e00d      	b.n	80047fe <UART_SetConfig+0x2a6>
 80047e2:	2302      	movs	r3, #2
 80047e4:	76fb      	strb	r3, [r7, #27]
 80047e6:	e00a      	b.n	80047fe <UART_SetConfig+0x2a6>
 80047e8:	2304      	movs	r3, #4
 80047ea:	76fb      	strb	r3, [r7, #27]
 80047ec:	e007      	b.n	80047fe <UART_SetConfig+0x2a6>
 80047ee:	2308      	movs	r3, #8
 80047f0:	76fb      	strb	r3, [r7, #27]
 80047f2:	e004      	b.n	80047fe <UART_SetConfig+0x2a6>
 80047f4:	2310      	movs	r3, #16
 80047f6:	76fb      	strb	r3, [r7, #27]
 80047f8:	e001      	b.n	80047fe <UART_SetConfig+0x2a6>
 80047fa:	2310      	movs	r3, #16
 80047fc:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a15      	ldr	r2, [pc, #84]	; (8004858 <UART_SetConfig+0x300>)
 8004804:	4293      	cmp	r3, r2
 8004806:	f040 809f 	bne.w	8004948 <UART_SetConfig+0x3f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800480a:	7efb      	ldrb	r3, [r7, #27]
 800480c:	2b08      	cmp	r3, #8
 800480e:	d837      	bhi.n	8004880 <UART_SetConfig+0x328>
 8004810:	a201      	add	r2, pc, #4	; (adr r2, 8004818 <UART_SetConfig+0x2c0>)
 8004812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004816:	bf00      	nop
 8004818:	0800483d 	.word	0x0800483d
 800481c:	08004881 	.word	0x08004881
 8004820:	08004845 	.word	0x08004845
 8004824:	08004881 	.word	0x08004881
 8004828:	0800484b 	.word	0x0800484b
 800482c:	08004881 	.word	0x08004881
 8004830:	08004881 	.word	0x08004881
 8004834:	08004881 	.word	0x08004881
 8004838:	08004879 	.word	0x08004879
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800483c:	f7fe fb5c 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 8004840:	6178      	str	r0, [r7, #20]
        break;
 8004842:	e022      	b.n	800488a <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004844:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <UART_SetConfig+0x31c>)
 8004846:	617b      	str	r3, [r7, #20]
        break;
 8004848:	e01f      	b.n	800488a <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800484a:	f7fe fabd 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 800484e:	6178      	str	r0, [r7, #20]
        break;
 8004850:	e01b      	b.n	800488a <UART_SetConfig+0x332>
 8004852:	bf00      	nop
 8004854:	cfff69f3 	.word	0xcfff69f3
 8004858:	40008000 	.word	0x40008000
 800485c:	40013800 	.word	0x40013800
 8004860:	40021000 	.word	0x40021000
 8004864:	40004400 	.word	0x40004400
 8004868:	40004800 	.word	0x40004800
 800486c:	40004c00 	.word	0x40004c00
 8004870:	40005000 	.word	0x40005000
 8004874:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004878:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800487c:	617b      	str	r3, [r7, #20]
        break;
 800487e:	e004      	b.n	800488a <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	76bb      	strb	r3, [r7, #26]
        break;
 8004888:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 811b 	beq.w	8004ac8 <UART_SetConfig+0x570>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004896:	4a96      	ldr	r2, [pc, #600]	; (8004af0 <UART_SetConfig+0x598>)
 8004898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800489c:	461a      	mov	r2, r3
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80048a4:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685a      	ldr	r2, [r3, #4]
 80048aa:	4613      	mov	r3, r2
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	4413      	add	r3, r2
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d305      	bcc.n	80048c2 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d902      	bls.n	80048c8 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	76bb      	strb	r3, [r7, #26]
 80048c6:	e0ff      	b.n	8004ac8 <UART_SetConfig+0x570>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f04f 0100 	mov.w	r1, #0
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d4:	4a86      	ldr	r2, [pc, #536]	; (8004af0 <UART_SetConfig+0x598>)
 80048d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048da:	b29a      	uxth	r2, r3
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	f7fb fc8e 	bl	8000200 <__aeabi_uldivmod>
 80048e4:	4602      	mov	r2, r0
 80048e6:	460b      	mov	r3, r1
 80048e8:	4610      	mov	r0, r2
 80048ea:	4619      	mov	r1, r3
 80048ec:	f04f 0200 	mov.w	r2, #0
 80048f0:	f04f 0300 	mov.w	r3, #0
 80048f4:	020b      	lsls	r3, r1, #8
 80048f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80048fa:	0202      	lsls	r2, r0, #8
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	6849      	ldr	r1, [r1, #4]
 8004900:	0849      	lsrs	r1, r1, #1
 8004902:	4608      	mov	r0, r1
 8004904:	f04f 0100 	mov.w	r1, #0
 8004908:	1814      	adds	r4, r2, r0
 800490a:	eb43 0501 	adc.w	r5, r3, r1
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	461a      	mov	r2, r3
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	4620      	mov	r0, r4
 800491a:	4629      	mov	r1, r5
 800491c:	f7fb fc70 	bl	8000200 <__aeabi_uldivmod>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	4613      	mov	r3, r2
 8004926:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800492e:	d308      	bcc.n	8004942 <UART_SetConfig+0x3ea>
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004936:	d204      	bcs.n	8004942 <UART_SetConfig+0x3ea>
        {
          huart->Instance->BRR = usartdiv;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	60da      	str	r2, [r3, #12]
 8004940:	e0c2      	b.n	8004ac8 <UART_SetConfig+0x570>
        }
        else
        {
          ret = HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	76bb      	strb	r3, [r7, #26]
 8004946:	e0bf      	b.n	8004ac8 <UART_SetConfig+0x570>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004950:	d165      	bne.n	8004a1e <UART_SetConfig+0x4c6>
  {
    switch (clocksource)
 8004952:	7efb      	ldrb	r3, [r7, #27]
 8004954:	2b08      	cmp	r3, #8
 8004956:	d828      	bhi.n	80049aa <UART_SetConfig+0x452>
 8004958:	a201      	add	r2, pc, #4	; (adr r2, 8004960 <UART_SetConfig+0x408>)
 800495a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800495e:	bf00      	nop
 8004960:	08004985 	.word	0x08004985
 8004964:	0800498d 	.word	0x0800498d
 8004968:	08004995 	.word	0x08004995
 800496c:	080049ab 	.word	0x080049ab
 8004970:	0800499b 	.word	0x0800499b
 8004974:	080049ab 	.word	0x080049ab
 8004978:	080049ab 	.word	0x080049ab
 800497c:	080049ab 	.word	0x080049ab
 8004980:	080049a3 	.word	0x080049a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004984:	f7fe fab8 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 8004988:	6178      	str	r0, [r7, #20]
        break;
 800498a:	e013      	b.n	80049b4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800498c:	f7fe faca 	bl	8002f24 <HAL_RCC_GetPCLK2Freq>
 8004990:	6178      	str	r0, [r7, #20]
        break;
 8004992:	e00f      	b.n	80049b4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004994:	4b57      	ldr	r3, [pc, #348]	; (8004af4 <UART_SetConfig+0x59c>)
 8004996:	617b      	str	r3, [r7, #20]
        break;
 8004998:	e00c      	b.n	80049b4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800499a:	f7fe fa15 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 800499e:	6178      	str	r0, [r7, #20]
        break;
 80049a0:	e008      	b.n	80049b4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049a6:	617b      	str	r3, [r7, #20]
        break;
 80049a8:	e004      	b.n	80049b4 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	76bb      	strb	r3, [r7, #26]
        break;
 80049b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 8086 	beq.w	8004ac8 <UART_SetConfig+0x570>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	4a4b      	ldr	r2, [pc, #300]	; (8004af0 <UART_SetConfig+0x598>)
 80049c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049c6:	461a      	mov	r2, r3
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80049ce:	005a      	lsls	r2, r3, #1
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	085b      	lsrs	r3, r3, #1
 80049d6:	441a      	add	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	2b0f      	cmp	r3, #15
 80049e8:	d916      	bls.n	8004a18 <UART_SetConfig+0x4c0>
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049f0:	d212      	bcs.n	8004a18 <UART_SetConfig+0x4c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	f023 030f 	bic.w	r3, r3, #15
 80049fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	085b      	lsrs	r3, r3, #1
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	89fb      	ldrh	r3, [r7, #14]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	89fa      	ldrh	r2, [r7, #14]
 8004a14:	60da      	str	r2, [r3, #12]
 8004a16:	e057      	b.n	8004ac8 <UART_SetConfig+0x570>
      }
      else
      {
        ret = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	76bb      	strb	r3, [r7, #26]
 8004a1c:	e054      	b.n	8004ac8 <UART_SetConfig+0x570>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a1e:	7efb      	ldrb	r3, [r7, #27]
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d828      	bhi.n	8004a76 <UART_SetConfig+0x51e>
 8004a24:	a201      	add	r2, pc, #4	; (adr r2, 8004a2c <UART_SetConfig+0x4d4>)
 8004a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2a:	bf00      	nop
 8004a2c:	08004a51 	.word	0x08004a51
 8004a30:	08004a59 	.word	0x08004a59
 8004a34:	08004a61 	.word	0x08004a61
 8004a38:	08004a77 	.word	0x08004a77
 8004a3c:	08004a67 	.word	0x08004a67
 8004a40:	08004a77 	.word	0x08004a77
 8004a44:	08004a77 	.word	0x08004a77
 8004a48:	08004a77 	.word	0x08004a77
 8004a4c:	08004a6f 	.word	0x08004a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a50:	f7fe fa52 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 8004a54:	6178      	str	r0, [r7, #20]
        break;
 8004a56:	e013      	b.n	8004a80 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a58:	f7fe fa64 	bl	8002f24 <HAL_RCC_GetPCLK2Freq>
 8004a5c:	6178      	str	r0, [r7, #20]
        break;
 8004a5e:	e00f      	b.n	8004a80 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a60:	4b24      	ldr	r3, [pc, #144]	; (8004af4 <UART_SetConfig+0x59c>)
 8004a62:	617b      	str	r3, [r7, #20]
        break;
 8004a64:	e00c      	b.n	8004a80 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a66:	f7fe f9af 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8004a6a:	6178      	str	r0, [r7, #20]
        break;
 8004a6c:	e008      	b.n	8004a80 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a72:	617b      	str	r3, [r7, #20]
        break;
 8004a74:	e004      	b.n	8004a80 <UART_SetConfig+0x528>
      default:
        pclk = 0U;
 8004a76:	2300      	movs	r3, #0
 8004a78:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	76bb      	strb	r3, [r7, #26]
        break;
 8004a7e:	bf00      	nop
    }

    if (pclk != 0U)
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d020      	beq.n	8004ac8 <UART_SetConfig+0x570>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	4a19      	ldr	r2, [pc, #100]	; (8004af0 <UART_SetConfig+0x598>)
 8004a8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a90:	461a      	mov	r2, r3
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	fbb3 f2f2 	udiv	r2, r3, r2
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	085b      	lsrs	r3, r3, #1
 8004a9e:	441a      	add	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	2b0f      	cmp	r3, #15
 8004ab0:	d908      	bls.n	8004ac4 <UART_SetConfig+0x56c>
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ab8:	d204      	bcs.n	8004ac4 <UART_SetConfig+0x56c>
      {
        huart->Instance->BRR = usartdiv;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	60da      	str	r2, [r3, #12]
 8004ac2:	e001      	b.n	8004ac8 <UART_SetConfig+0x570>
      }
      else
      {
        ret = HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8004ae4:	7ebb      	ldrb	r3, [r7, #26]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3720      	adds	r7, #32
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bdb0      	pop	{r4, r5, r7, pc}
 8004aee:	bf00      	nop
 8004af0:	080084f8 	.word	0x080084f8
 8004af4:	00f42400 	.word	0x00f42400

08004af8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00a      	beq.n	8004b22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00a      	beq.n	8004b44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00a      	beq.n	8004b66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00a      	beq.n	8004b88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	430a      	orrs	r2, r1
 8004b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b8c:	f003 0310 	and.w	r3, r3, #16
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00a      	beq.n	8004baa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bae:	f003 0320 	and.w	r3, r3, #32
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00a      	beq.n	8004bcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d01a      	beq.n	8004c0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bf6:	d10a      	bne.n	8004c0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00a      	beq.n	8004c30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	605a      	str	r2, [r3, #4]
  }
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004c4c:	f7fc fc10 	bl	8001470 <HAL_GetTick>
 8004c50:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0308 	and.w	r3, r3, #8
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	d10e      	bne.n	8004c7e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f82c 	bl	8004ccc <UART_WaitOnFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e022      	b.n	8004cc4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0304 	and.w	r3, r3, #4
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d10e      	bne.n	8004caa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f000 f816 	bl	8004ccc <UART_WaitOnFlagUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e00c      	b.n	8004cc4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2220      	movs	r2, #32
 8004cae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3710      	adds	r7, #16
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	603b      	str	r3, [r7, #0]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cdc:	e062      	b.n	8004da4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce4:	d05e      	beq.n	8004da4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ce6:	f7fc fbc3 	bl	8001470 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d302      	bcc.n	8004cfc <UART_WaitOnFlagUntilTimeout+0x30>
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d11d      	bne.n	8004d38 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d0a:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689a      	ldr	r2, [r3, #8]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0201 	bic.w	r2, r2, #1
 8004d1a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2220      	movs	r2, #32
 8004d28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e045      	b.n	8004dc4 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0304 	and.w	r3, r3, #4
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d02e      	beq.n	8004da4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d54:	d126      	bne.n	8004da4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d5e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d6e:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f022 0201 	bic.w	r2, r2, #1
 8004d7e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e00f      	b.n	8004dc4 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	69da      	ldr	r2, [r3, #28]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	4013      	ands	r3, r2
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	bf0c      	ite	eq
 8004db4:	2301      	moveq	r3, #1
 8004db6:	2300      	movne	r3, #0
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	461a      	mov	r2, r3
 8004dbc:	79fb      	ldrb	r3, [r7, #7]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d08d      	beq.n	8004cde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004de2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689a      	ldr	r2, [r3, #8]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004df2:	609a      	str	r2, [r3, #8]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004e1e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6812      	ldr	r2, [r2, #0]
 8004e2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e2e:	f023 0301 	bic.w	r3, r3, #1
 8004e32:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8004e42:	bf00      	nop
 8004e44:	370c      	adds	r7, #12
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr

08004e4e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b084      	sub	sp, #16
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0320 	and.w	r3, r3, #32
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d11f      	bne.n	8004eaa <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e80:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0201 	bic.w	r2, r2, #1
 8004e90:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ea0:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2220      	movs	r2, #32
 8004ea6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f7fc fa6c 	bl	8001388 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eb0:	bf00      	nop
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f7ff fb32 	bl	8004530 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ecc:	bf00      	nop
 8004ece:	3710      	adds	r7, #16
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ee8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ef0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efc:	2b80      	cmp	r3, #128	; 0x80
 8004efe:	d109      	bne.n	8004f14 <UART_DMAError+0x40>
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	2b21      	cmp	r3, #33	; 0x21
 8004f04:	d106      	bne.n	8004f14 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8004f0e:	6978      	ldr	r0, [r7, #20]
 8004f10:	f7ff ff5c 	bl	8004dcc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1e:	2b40      	cmp	r3, #64	; 0x40
 8004f20:	d109      	bne.n	8004f36 <UART_DMAError+0x62>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2b22      	cmp	r3, #34	; 0x22
 8004f26:	d106      	bne.n	8004f36 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8004f30:	6978      	ldr	r0, [r7, #20]
 8004f32:	f7ff ff69 	bl	8004e08 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f3c:	f043 0210 	orr.w	r2, r3, #16
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f46:	6978      	ldr	r0, [r7, #20]
 8004f48:	f7ff fafc 	bl	8004544 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f4c:	bf00      	nop
 8004f4e:	3718      	adds	r7, #24
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d101      	bne.n	8004f6a <HAL_UARTEx_DisableFifoMode+0x16>
 8004f66:	2302      	movs	r3, #2
 8004f68:	e027      	b.n	8004fba <HAL_UARTEx_DisableFifoMode+0x66>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2224      	movs	r2, #36	; 0x24
 8004f76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 0201 	bic.w	r2, r2, #1
 8004f90:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004f98:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b084      	sub	sp, #16
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d101      	bne.n	8004fde <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004fda:	2302      	movs	r3, #2
 8004fdc:	e02d      	b.n	800503a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2224      	movs	r2, #36	; 0x24
 8004fea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 0201 	bic.w	r2, r2, #1
 8005004:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f850 	bl	80050c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2220      	movs	r2, #32
 800502c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b084      	sub	sp, #16
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
 800504a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005052:	2b01      	cmp	r3, #1
 8005054:	d101      	bne.n	800505a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005056:	2302      	movs	r3, #2
 8005058:	e02d      	b.n	80050b6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2224      	movs	r2, #36	; 0x24
 8005066:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f022 0201 	bic.w	r2, r2, #1
 8005080:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 f812 	bl	80050c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
	...

080050c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b089      	sub	sp, #36	; 0x24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80050c8:	4a2f      	ldr	r2, [pc, #188]	; (8005188 <UARTEx_SetNbDataToProcess+0xc8>)
 80050ca:	f107 0314 	add.w	r3, r7, #20
 80050ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050d2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80050d6:	4a2d      	ldr	r2, [pc, #180]	; (800518c <UARTEx_SetNbDataToProcess+0xcc>)
 80050d8:	f107 030c 	add.w	r3, r7, #12
 80050dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050e0:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d108      	bne.n	80050fe <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050fc:	e03d      	b.n	800517a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80050fe:	2308      	movs	r3, #8
 8005100:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005102:	2308      	movs	r3, #8
 8005104:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	0e5b      	lsrs	r3, r3, #25
 800510e:	b2db      	uxtb	r3, r3
 8005110:	f003 0307 	and.w	r3, r3, #7
 8005114:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	0f5b      	lsrs	r3, r3, #29
 800511e:	b2db      	uxtb	r3, r3
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8005126:	7fbb      	ldrb	r3, [r7, #30]
 8005128:	7f3a      	ldrb	r2, [r7, #28]
 800512a:	f107 0120 	add.w	r1, r7, #32
 800512e:	440a      	add	r2, r1
 8005130:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005134:	fb02 f303 	mul.w	r3, r2, r3
 8005138:	7f3a      	ldrb	r2, [r7, #28]
 800513a:	f107 0120 	add.w	r1, r7, #32
 800513e:	440a      	add	r2, r1
 8005140:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8005144:	fb93 f3f2 	sdiv	r3, r3, r2
 8005148:	b29a      	uxth	r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8005150:	7ffb      	ldrb	r3, [r7, #31]
 8005152:	7f7a      	ldrb	r2, [r7, #29]
 8005154:	f107 0120 	add.w	r1, r7, #32
 8005158:	440a      	add	r2, r1
 800515a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800515e:	fb02 f303 	mul.w	r3, r2, r3
 8005162:	7f7a      	ldrb	r2, [r7, #29]
 8005164:	f107 0120 	add.w	r1, r7, #32
 8005168:	440a      	add	r2, r1
 800516a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800516e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005172:	b29a      	uxth	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800517a:	bf00      	nop
 800517c:	3724      	adds	r7, #36	; 0x24
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	08008488 	.word	0x08008488
 800518c:	08008490 	.word	0x08008490

08005190 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005190:	b084      	sub	sp, #16
 8005192:	b580      	push	{r7, lr}
 8005194:	b084      	sub	sp, #16
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	f107 001c 	add.w	r0, r7, #28
 800519e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d122      	bne.n	80051ee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80051bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d105      	bne.n	80051e2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 fa30 	bl	8005648 <USB_CoreReset>
 80051e8:	4603      	mov	r3, r0
 80051ea:	73fb      	strb	r3, [r7, #15]
 80051ec:	e01a      	b.n	8005224 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 fa24 	bl	8005648 <USB_CoreReset>
 8005200:	4603      	mov	r3, r0
 8005202:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005204:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005206:	2b00      	cmp	r3, #0
 8005208:	d106      	bne.n	8005218 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	639a      	str	r2, [r3, #56]	; 0x38
 8005216:	e005      	b.n	8005224 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8005224:	7bfb      	ldrb	r3, [r7, #15]
}
 8005226:	4618      	mov	r0, r3
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005230:	b004      	add	sp, #16
 8005232:	4770      	bx	lr

08005234 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f023 0201 	bic.w	r2, r3, #1
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b082      	sub	sp, #8
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	460b      	mov	r3, r1
 8005260:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800526e:	78fb      	ldrb	r3, [r7, #3]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d106      	bne.n	8005282 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	60da      	str	r2, [r3, #12]
 8005280:	e00b      	b.n	800529a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005282:	78fb      	ldrb	r3, [r7, #3]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d106      	bne.n	8005296 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	60da      	str	r2, [r3, #12]
 8005294:	e001      	b.n	800529a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e003      	b.n	80052a2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800529a:	2032      	movs	r0, #50	; 0x32
 800529c:	f7fc f8f4 	bl	8001488 <HAL_Delay>

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052ac:	b084      	sub	sp, #16
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b086      	sub	sp, #24
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
 80052b6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80052ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80052c6:	2300      	movs	r3, #0
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	e009      	b.n	80052e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	3340      	adds	r3, #64	; 0x40
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	2200      	movs	r2, #0
 80052d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	3301      	adds	r3, #1
 80052de:	613b      	str	r3, [r7, #16]
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	2b0e      	cmp	r3, #14
 80052e4:	d9f2      	bls.n	80052cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80052e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d11c      	bne.n	8005326 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052fa:	f043 0302 	orr.w	r3, r3, #2
 80052fe:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005304:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	e005      	b.n	8005332 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005338:	461a      	mov	r2, r3
 800533a:	2300      	movs	r3, #0
 800533c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005344:	4619      	mov	r1, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800534c:	461a      	mov	r2, r3
 800534e:	680b      	ldr	r3, [r1, #0]
 8005350:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005352:	2103      	movs	r1, #3
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f93d 	bl	80055d4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800535a:	2110      	movs	r1, #16
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f8f1 	bl	8005544 <USB_FlushTxFifo>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f90f 	bl	8005590 <USB_FlushRxFifo>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d001      	beq.n	800537c <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005382:	461a      	mov	r2, r3
 8005384:	2300      	movs	r3, #0
 8005386:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800538e:	461a      	mov	r2, r3
 8005390:	2300      	movs	r3, #0
 8005392:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800539a:	461a      	mov	r2, r3
 800539c:	2300      	movs	r3, #0
 800539e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053a0:	2300      	movs	r3, #0
 80053a2:	613b      	str	r3, [r7, #16]
 80053a4:	e043      	b.n	800542e <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	015a      	lsls	r2, r3, #5
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80053b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80053bc:	d118      	bne.n	80053f0 <USB_DevInit+0x144>
    {
      if (i == 0U)
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d10a      	bne.n	80053da <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	015a      	lsls	r2, r3, #5
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	4413      	add	r3, r2
 80053cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053d0:	461a      	mov	r2, r3
 80053d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	e013      	b.n	8005402 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	015a      	lsls	r2, r3, #5
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4413      	add	r3, r2
 80053e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053e6:	461a      	mov	r2, r3
 80053e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80053ec:	6013      	str	r3, [r2, #0]
 80053ee:	e008      	b.n	8005402 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	015a      	lsls	r2, r3, #5
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	4413      	add	r3, r2
 80053f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053fc:	461a      	mov	r2, r3
 80053fe:	2300      	movs	r3, #0
 8005400:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	015a      	lsls	r2, r3, #5
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4413      	add	r3, r2
 800540a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800540e:	461a      	mov	r2, r3
 8005410:	2300      	movs	r3, #0
 8005412:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	015a      	lsls	r2, r3, #5
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	4413      	add	r3, r2
 800541c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005420:	461a      	mov	r2, r3
 8005422:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005426:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	3301      	adds	r3, #1
 800542c:	613b      	str	r3, [r7, #16]
 800542e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	429a      	cmp	r2, r3
 8005434:	d3b7      	bcc.n	80053a6 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005436:	2300      	movs	r3, #0
 8005438:	613b      	str	r3, [r7, #16]
 800543a:	e043      	b.n	80054c4 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	015a      	lsls	r2, r3, #5
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4413      	add	r3, r2
 8005444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800544e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005452:	d118      	bne.n	8005486 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10a      	bne.n	8005470 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	015a      	lsls	r2, r3, #5
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	4413      	add	r3, r2
 8005462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005466:	461a      	mov	r2, r3
 8005468:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	e013      	b.n	8005498 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	015a      	lsls	r2, r3, #5
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	4413      	add	r3, r2
 8005478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800547c:	461a      	mov	r2, r3
 800547e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005482:	6013      	str	r3, [r2, #0]
 8005484:	e008      	b.n	8005498 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	015a      	lsls	r2, r3, #5
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	4413      	add	r3, r2
 800548e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005492:	461a      	mov	r2, r3
 8005494:	2300      	movs	r3, #0
 8005496:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	015a      	lsls	r2, r3, #5
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	4413      	add	r3, r2
 80054a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054a4:	461a      	mov	r2, r3
 80054a6:	2300      	movs	r3, #0
 80054a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	015a      	lsls	r2, r3, #5
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	4413      	add	r3, r2
 80054b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054b6:	461a      	mov	r2, r3
 80054b8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80054bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	3301      	adds	r3, #1
 80054c2:	613b      	str	r3, [r7, #16]
 80054c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d3b7      	bcc.n	800543c <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054de:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80054ec:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f043 0210 	orr.w	r2, r3, #16
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	699a      	ldr	r2, [r3, #24]
 80054fe:	4b10      	ldr	r3, [pc, #64]	; (8005540 <USB_DevInit+0x294>)
 8005500:	4313      	orrs	r3, r2
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005508:	2b00      	cmp	r3, #0
 800550a:	d005      	beq.n	8005518 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	f043 0208 	orr.w	r2, r3, #8
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005518:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800551a:	2b01      	cmp	r3, #1
 800551c:	d107      	bne.n	800552e <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005526:	f043 0304 	orr.w	r3, r3, #4
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800552e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800553a:	b004      	add	sp, #16
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	803c3800 	.word	0x803c3800

08005544 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800554e:	2300      	movs	r3, #0
 8005550:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	019b      	lsls	r3, r3, #6
 8005556:	f043 0220 	orr.w	r2, r3, #32
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	3301      	adds	r3, #1
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	4a09      	ldr	r2, [pc, #36]	; (800558c <USB_FlushTxFifo+0x48>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d901      	bls.n	8005570 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e006      	b.n	800557e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	f003 0320 	and.w	r3, r3, #32
 8005578:	2b20      	cmp	r3, #32
 800557a:	d0f0      	beq.n	800555e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	00030d40 	.word	0x00030d40

08005590 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005598:	2300      	movs	r3, #0
 800559a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2210      	movs	r2, #16
 80055a0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	3301      	adds	r3, #1
 80055a6:	60fb      	str	r3, [r7, #12]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	4a09      	ldr	r2, [pc, #36]	; (80055d0 <USB_FlushRxFifo+0x40>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d901      	bls.n	80055b4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e006      	b.n	80055c2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	f003 0310 	and.w	r3, r3, #16
 80055bc:	2b10      	cmp	r3, #16
 80055be:	d0f0      	beq.n	80055a2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	00030d40 	.word	0x00030d40

080055d4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	460b      	mov	r3, r1
 80055de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	78fb      	ldrb	r3, [r7, #3]
 80055ee:	68f9      	ldr	r1, [r7, #12]
 80055f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80055f4:	4313      	orrs	r3, r2
 80055f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005606:	b480      	push	{r7}
 8005608:	b085      	sub	sp, #20
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005620:	f023 0303 	bic.w	r3, r3, #3
 8005624:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005634:	f043 0302 	orr.w	r3, r3, #2
 8005638:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3714      	adds	r7, #20
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005650:	2300      	movs	r3, #0
 8005652:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	3301      	adds	r3, #1
 8005658:	60fb      	str	r3, [r7, #12]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4a13      	ldr	r2, [pc, #76]	; (80056ac <USB_CoreReset+0x64>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d901      	bls.n	8005666 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e01b      	b.n	800569e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	2b00      	cmp	r3, #0
 800566c:	daf2      	bge.n	8005654 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800566e:	2300      	movs	r3, #0
 8005670:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	f043 0201 	orr.w	r2, r3, #1
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	3301      	adds	r3, #1
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4a09      	ldr	r2, [pc, #36]	; (80056ac <USB_CoreReset+0x64>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d901      	bls.n	8005690 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e006      	b.n	800569e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	691b      	ldr	r3, [r3, #16]
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b01      	cmp	r3, #1
 800569a:	d0f0      	beq.n	800567e <USB_CoreReset+0x36>

  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	00030d40 	.word	0x00030d40

080056b0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80056b4:	bf00      	nop
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
	...

080056c0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056c6:	f3ef 8305 	mrs	r3, IPSR
 80056ca:	60bb      	str	r3, [r7, #8]
  return(result);
 80056cc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10f      	bne.n	80056f2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056d2:	f3ef 8310 	mrs	r3, PRIMASK
 80056d6:	607b      	str	r3, [r7, #4]
  return(result);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d105      	bne.n	80056ea <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80056de:	f3ef 8311 	mrs	r3, BASEPRI
 80056e2:	603b      	str	r3, [r7, #0]
  return(result);
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d007      	beq.n	80056fa <osKernelInitialize+0x3a>
 80056ea:	4b0e      	ldr	r3, [pc, #56]	; (8005724 <osKernelInitialize+0x64>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d103      	bne.n	80056fa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80056f2:	f06f 0305 	mvn.w	r3, #5
 80056f6:	60fb      	str	r3, [r7, #12]
 80056f8:	e00c      	b.n	8005714 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80056fa:	4b0a      	ldr	r3, [pc, #40]	; (8005724 <osKernelInitialize+0x64>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d105      	bne.n	800570e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005702:	4b08      	ldr	r3, [pc, #32]	; (8005724 <osKernelInitialize+0x64>)
 8005704:	2201      	movs	r2, #1
 8005706:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005708:	2300      	movs	r3, #0
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	e002      	b.n	8005714 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800570e:	f04f 33ff 	mov.w	r3, #4294967295
 8005712:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005714:	68fb      	ldr	r3, [r7, #12]
}
 8005716:	4618      	mov	r0, r3
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	20000134 	.word	0x20000134

08005728 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800572e:	f3ef 8305 	mrs	r3, IPSR
 8005732:	60bb      	str	r3, [r7, #8]
  return(result);
 8005734:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10f      	bne.n	800575a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800573a:	f3ef 8310 	mrs	r3, PRIMASK
 800573e:	607b      	str	r3, [r7, #4]
  return(result);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d105      	bne.n	8005752 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005746:	f3ef 8311 	mrs	r3, BASEPRI
 800574a:	603b      	str	r3, [r7, #0]
  return(result);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d007      	beq.n	8005762 <osKernelStart+0x3a>
 8005752:	4b0f      	ldr	r3, [pc, #60]	; (8005790 <osKernelStart+0x68>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b02      	cmp	r3, #2
 8005758:	d103      	bne.n	8005762 <osKernelStart+0x3a>
    stat = osErrorISR;
 800575a:	f06f 0305 	mvn.w	r3, #5
 800575e:	60fb      	str	r3, [r7, #12]
 8005760:	e010      	b.n	8005784 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005762:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <osKernelStart+0x68>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d109      	bne.n	800577e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800576a:	f7ff ffa1 	bl	80056b0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800576e:	4b08      	ldr	r3, [pc, #32]	; (8005790 <osKernelStart+0x68>)
 8005770:	2202      	movs	r2, #2
 8005772:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005774:	f001 f866 	bl	8006844 <vTaskStartScheduler>
      stat = osOK;
 8005778:	2300      	movs	r3, #0
 800577a:	60fb      	str	r3, [r7, #12]
 800577c:	e002      	b.n	8005784 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800577e:	f04f 33ff 	mov.w	r3, #4294967295
 8005782:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005784:	68fb      	ldr	r3, [r7, #12]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	20000134 	.word	0x20000134

08005794 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005794:	b580      	push	{r7, lr}
 8005796:	b090      	sub	sp, #64	; 0x40
 8005798:	af04      	add	r7, sp, #16
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80057a0:	2300      	movs	r3, #0
 80057a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057a4:	f3ef 8305 	mrs	r3, IPSR
 80057a8:	61fb      	str	r3, [r7, #28]
  return(result);
 80057aa:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f040 8090 	bne.w	80058d2 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057b2:	f3ef 8310 	mrs	r3, PRIMASK
 80057b6:	61bb      	str	r3, [r7, #24]
  return(result);
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d105      	bne.n	80057ca <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80057be:	f3ef 8311 	mrs	r3, BASEPRI
 80057c2:	617b      	str	r3, [r7, #20]
  return(result);
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d003      	beq.n	80057d2 <osThreadNew+0x3e>
 80057ca:	4b44      	ldr	r3, [pc, #272]	; (80058dc <osThreadNew+0x148>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d07f      	beq.n	80058d2 <osThreadNew+0x13e>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d07c      	beq.n	80058d2 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 80057d8:	f24a 33e8 	movw	r3, #41960	; 0xa3e8
 80057dc:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80057de:	2318      	movs	r3, #24
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80057e2:	2300      	movs	r3, #0
 80057e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80057e6:	f04f 33ff 	mov.w	r3, #4294967295
 80057ea:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d045      	beq.n	800587e <osThreadNew+0xea>
      if (attr->name != NULL) {
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <osThreadNew+0x6c>
        name = attr->name;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d002      	beq.n	800580e <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800580e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005810:	2b00      	cmp	r3, #0
 8005812:	d008      	beq.n	8005826 <osThreadNew+0x92>
 8005814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005816:	2b38      	cmp	r3, #56	; 0x38
 8005818:	d805      	bhi.n	8005826 <osThreadNew+0x92>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <osThreadNew+0x96>
        return (NULL);
 8005826:	2300      	movs	r3, #0
 8005828:	e054      	b.n	80058d4 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	089b      	lsrs	r3, r3, #2
 8005838:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00e      	beq.n	8005860 <osThreadNew+0xcc>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	2b5b      	cmp	r3, #91	; 0x5b
 8005848:	d90a      	bls.n	8005860 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800584e:	2b00      	cmp	r3, #0
 8005850:	d006      	beq.n	8005860 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d002      	beq.n	8005860 <osThreadNew+0xcc>
        mem = 1;
 800585a:	2301      	movs	r3, #1
 800585c:	623b      	str	r3, [r7, #32]
 800585e:	e010      	b.n	8005882 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10c      	bne.n	8005882 <osThreadNew+0xee>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d108      	bne.n	8005882 <osThreadNew+0xee>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d104      	bne.n	8005882 <osThreadNew+0xee>
          mem = 0;
 8005878:	2300      	movs	r3, #0
 800587a:	623b      	str	r3, [r7, #32]
 800587c:	e001      	b.n	8005882 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d110      	bne.n	80058aa <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005890:	9202      	str	r2, [sp, #8]
 8005892:	9301      	str	r3, [sp, #4]
 8005894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800589c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 fdfa 	bl	8006498 <xTaskCreateStatic>
 80058a4:	4603      	mov	r3, r0
 80058a6:	613b      	str	r3, [r7, #16]
 80058a8:	e013      	b.n	80058d2 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d110      	bne.n	80058d2 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80058b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	f107 0310 	add.w	r3, r7, #16
 80058b8:	9301      	str	r3, [sp, #4]
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 fe45 	bl	8006552 <xTaskCreate>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d001      	beq.n	80058d2 <osThreadNew+0x13e>
          hTask = NULL;
 80058ce:	2300      	movs	r3, #0
 80058d0:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80058d2:	693b      	ldr	r3, [r7, #16]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3730      	adds	r7, #48	; 0x30
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	20000134 	.word	0x20000134

080058e0 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 80058e6:	f001 fbf5 	bl	80070d4 <xTaskGetCurrentTaskHandle>
 80058ea:	6078      	str	r0, [r7, #4]

  return (id);
 80058ec:	687b      	ldr	r3, [r7, #4]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
	...

080058f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	4a07      	ldr	r2, [pc, #28]	; (8005924 <vApplicationGetIdleTaskMemory+0x2c>)
 8005908:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	4a06      	ldr	r2, [pc, #24]	; (8005928 <vApplicationGetIdleTaskMemory+0x30>)
 800590e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f24a 32e8 	movw	r2, #41960	; 0xa3e8
 8005916:	601a      	str	r2, [r3, #0]
}
 8005918:	bf00      	nop
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	20000138 	.word	0x20000138
 8005928:	20000194 	.word	0x20000194

0800592c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	4a07      	ldr	r2, [pc, #28]	; (8005958 <vApplicationGetTimerTaskMemory+0x2c>)
 800593c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	4a06      	ldr	r2, [pc, #24]	; (800595c <vApplicationGetTimerTaskMemory+0x30>)
 8005942:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f44f 7280 	mov.w	r2, #256	; 0x100
 800594a:	601a      	str	r2, [r3, #0]
}
 800594c:	bf00      	nop
 800594e:	3714      	adds	r7, #20
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	20029134 	.word	0x20029134
 800595c:	20029190 	.word	0x20029190

08005960 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f103 0208 	add.w	r2, r3, #8
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f04f 32ff 	mov.w	r2, #4294967295
 8005978:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f103 0208 	add.w	r2, r3, #8
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f103 0208 	add.w	r2, r3, #8
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059ba:	b480      	push	{r7}
 80059bc:	b085      	sub	sp, #20
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
 80059c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	689a      	ldr	r2, [r3, #8]
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	683a      	ldr	r2, [r7, #0]
 80059de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	1c5a      	adds	r2, r3, #1
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	601a      	str	r2, [r3, #0]
}
 80059f6:	bf00      	nop
 80059f8:	3714      	adds	r7, #20
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a02:	b480      	push	{r7}
 8005a04:	b085      	sub	sp, #20
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
 8005a0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d103      	bne.n	8005a22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	60fb      	str	r3, [r7, #12]
 8005a20:	e00c      	b.n	8005a3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	3308      	adds	r3, #8
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	e002      	b.n	8005a30 <vListInsert+0x2e>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	60fb      	str	r3, [r7, #12]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d2f6      	bcs.n	8005a2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	1c5a      	adds	r2, r3, #1
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	601a      	str	r2, [r3, #0]
}
 8005a68:	bf00      	nop
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	6892      	ldr	r2, [r2, #8]
 8005a8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6852      	ldr	r2, [r2, #4]
 8005a94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d103      	bne.n	8005aa8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	1e5a      	subs	r2, r3, #1
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3714      	adds	r7, #20
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d10a      	bne.n	8005af2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae0:	f383 8811 	msr	BASEPRI, r3
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005aee:	bf00      	nop
 8005af0:	e7fe      	b.n	8005af0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005af2:	f002 f857 	bl	8007ba4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005afe:	68f9      	ldr	r1, [r7, #12]
 8005b00:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b02:	fb01 f303 	mul.w	r3, r1, r3
 8005b06:	441a      	add	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b22:	3b01      	subs	r3, #1
 8005b24:	68f9      	ldr	r1, [r7, #12]
 8005b26:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b28:	fb01 f303 	mul.w	r3, r1, r3
 8005b2c:	441a      	add	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	22ff      	movs	r2, #255	; 0xff
 8005b36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	22ff      	movs	r2, #255	; 0xff
 8005b3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d114      	bne.n	8005b72 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d01a      	beq.n	8005b86 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	3310      	adds	r3, #16
 8005b54:	4618      	mov	r0, r3
 8005b56:	f001 f8ff 	bl	8006d58 <xTaskRemoveFromEventList>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d012      	beq.n	8005b86 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b60:	4b0c      	ldr	r3, [pc, #48]	; (8005b94 <xQueueGenericReset+0xcc>)
 8005b62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	f3bf 8f4f 	dsb	sy
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	e009      	b.n	8005b86 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	3310      	adds	r3, #16
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7ff fef2 	bl	8005960 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	3324      	adds	r3, #36	; 0x24
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7ff feed 	bl	8005960 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b86:	f002 f83d 	bl	8007c04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b8a:	2301      	movs	r3, #1
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3710      	adds	r7, #16
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	e000ed04 	.word	0xe000ed04

08005b98 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b08e      	sub	sp, #56	; 0x38
 8005b9c:	af02      	add	r7, sp, #8
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10a      	bne.n	8005bc2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005bbe:	bf00      	nop
 8005bc0:	e7fe      	b.n	8005bc0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d10a      	bne.n	8005bde <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bcc:	f383 8811 	msr	BASEPRI, r3
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005bda:	bf00      	nop
 8005bdc:	e7fe      	b.n	8005bdc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <xQueueGenericCreateStatic+0x52>
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <xQueueGenericCreateStatic+0x56>
 8005bea:	2301      	movs	r3, #1
 8005bec:	e000      	b.n	8005bf0 <xQueueGenericCreateStatic+0x58>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10a      	bne.n	8005c0a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf8:	f383 8811 	msr	BASEPRI, r3
 8005bfc:	f3bf 8f6f 	isb	sy
 8005c00:	f3bf 8f4f 	dsb	sy
 8005c04:	623b      	str	r3, [r7, #32]
}
 8005c06:	bf00      	nop
 8005c08:	e7fe      	b.n	8005c08 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d102      	bne.n	8005c16 <xQueueGenericCreateStatic+0x7e>
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <xQueueGenericCreateStatic+0x82>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e000      	b.n	8005c1c <xQueueGenericCreateStatic+0x84>
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10a      	bne.n	8005c36 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c24:	f383 8811 	msr	BASEPRI, r3
 8005c28:	f3bf 8f6f 	isb	sy
 8005c2c:	f3bf 8f4f 	dsb	sy
 8005c30:	61fb      	str	r3, [r7, #28]
}
 8005c32:	bf00      	nop
 8005c34:	e7fe      	b.n	8005c34 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c36:	2350      	movs	r3, #80	; 0x50
 8005c38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	2b50      	cmp	r3, #80	; 0x50
 8005c3e:	d00a      	beq.n	8005c56 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	61bb      	str	r3, [r7, #24]
}
 8005c52:	bf00      	nop
 8005c54:	e7fe      	b.n	8005c54 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005c56:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00d      	beq.n	8005c7e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c6a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	4613      	mov	r3, r2
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f000 f805 	bl	8005c88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3730      	adds	r7, #48	; 0x30
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	607a      	str	r2, [r7, #4]
 8005c94:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d103      	bne.n	8005ca4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	69ba      	ldr	r2, [r7, #24]
 8005ca0:	601a      	str	r2, [r3, #0]
 8005ca2:	e002      	b.n	8005caa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005cb6:	2101      	movs	r1, #1
 8005cb8:	69b8      	ldr	r0, [r7, #24]
 8005cba:	f7ff ff05 	bl	8005ac8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	78fa      	ldrb	r2, [r7, #3]
 8005cc2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005cc6:	bf00      	nop
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
	...

08005cd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08e      	sub	sp, #56	; 0x38
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10a      	bne.n	8005d02 <xQueueGenericSend+0x32>
	__asm volatile
 8005cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf0:	f383 8811 	msr	BASEPRI, r3
 8005cf4:	f3bf 8f6f 	isb	sy
 8005cf8:	f3bf 8f4f 	dsb	sy
 8005cfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005cfe:	bf00      	nop
 8005d00:	e7fe      	b.n	8005d00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d103      	bne.n	8005d10 <xQueueGenericSend+0x40>
 8005d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d101      	bne.n	8005d14 <xQueueGenericSend+0x44>
 8005d10:	2301      	movs	r3, #1
 8005d12:	e000      	b.n	8005d16 <xQueueGenericSend+0x46>
 8005d14:	2300      	movs	r3, #0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10a      	bne.n	8005d30 <xQueueGenericSend+0x60>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d2c:	bf00      	nop
 8005d2e:	e7fe      	b.n	8005d2e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d103      	bne.n	8005d3e <xQueueGenericSend+0x6e>
 8005d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d101      	bne.n	8005d42 <xQueueGenericSend+0x72>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e000      	b.n	8005d44 <xQueueGenericSend+0x74>
 8005d42:	2300      	movs	r3, #0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10a      	bne.n	8005d5e <xQueueGenericSend+0x8e>
	__asm volatile
 8005d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d4c:	f383 8811 	msr	BASEPRI, r3
 8005d50:	f3bf 8f6f 	isb	sy
 8005d54:	f3bf 8f4f 	dsb	sy
 8005d58:	623b      	str	r3, [r7, #32]
}
 8005d5a:	bf00      	nop
 8005d5c:	e7fe      	b.n	8005d5c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d5e:	f001 f9c9 	bl	80070f4 <xTaskGetSchedulerState>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d102      	bne.n	8005d6e <xQueueGenericSend+0x9e>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d101      	bne.n	8005d72 <xQueueGenericSend+0xa2>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e000      	b.n	8005d74 <xQueueGenericSend+0xa4>
 8005d72:	2300      	movs	r3, #0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10a      	bne.n	8005d8e <xQueueGenericSend+0xbe>
	__asm volatile
 8005d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
 8005d88:	61fb      	str	r3, [r7, #28]
}
 8005d8a:	bf00      	nop
 8005d8c:	e7fe      	b.n	8005d8c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d8e:	f001 ff09 	bl	8007ba4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d302      	bcc.n	8005da4 <xQueueGenericSend+0xd4>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d129      	bne.n	8005df8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005da4:	683a      	ldr	r2, [r7, #0]
 8005da6:	68b9      	ldr	r1, [r7, #8]
 8005da8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005daa:	f000 fa07 	bl	80061bc <prvCopyDataToQueue>
 8005dae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d010      	beq.n	8005dda <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dba:	3324      	adds	r3, #36	; 0x24
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 ffcb 	bl	8006d58 <xTaskRemoveFromEventList>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d013      	beq.n	8005df0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005dc8:	4b3f      	ldr	r3, [pc, #252]	; (8005ec8 <xQueueGenericSend+0x1f8>)
 8005dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	f3bf 8f4f 	dsb	sy
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	e00a      	b.n	8005df0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d007      	beq.n	8005df0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005de0:	4b39      	ldr	r3, [pc, #228]	; (8005ec8 <xQueueGenericSend+0x1f8>)
 8005de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005df0:	f001 ff08 	bl	8007c04 <vPortExitCritical>
				return pdPASS;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e063      	b.n	8005ec0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d103      	bne.n	8005e06 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005dfe:	f001 ff01 	bl	8007c04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005e02:	2300      	movs	r3, #0
 8005e04:	e05c      	b.n	8005ec0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d106      	bne.n	8005e1a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e0c:	f107 0314 	add.w	r3, r7, #20
 8005e10:	4618      	mov	r0, r3
 8005e12:	f001 f805 	bl	8006e20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e16:	2301      	movs	r3, #1
 8005e18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e1a:	f001 fef3 	bl	8007c04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e1e:	f000 fd77 	bl	8006910 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e22:	f001 febf 	bl	8007ba4 <vPortEnterCritical>
 8005e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e2c:	b25b      	sxtb	r3, r3
 8005e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e32:	d103      	bne.n	8005e3c <xQueueGenericSend+0x16c>
 8005e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e42:	b25b      	sxtb	r3, r3
 8005e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e48:	d103      	bne.n	8005e52 <xQueueGenericSend+0x182>
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e52:	f001 fed7 	bl	8007c04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e56:	1d3a      	adds	r2, r7, #4
 8005e58:	f107 0314 	add.w	r3, r7, #20
 8005e5c:	4611      	mov	r1, r2
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 fff4 	bl	8006e4c <xTaskCheckForTimeOut>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d124      	bne.n	8005eb4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005e6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e6c:	f000 fa9e 	bl	80063ac <prvIsQueueFull>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d018      	beq.n	8005ea8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e78:	3310      	adds	r3, #16
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	4611      	mov	r1, r2
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f000 ff1a 	bl	8006cb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e86:	f000 fa29 	bl	80062dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e8a:	f000 fd4f 	bl	800692c <xTaskResumeAll>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f47f af7c 	bne.w	8005d8e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005e96:	4b0c      	ldr	r3, [pc, #48]	; (8005ec8 <xQueueGenericSend+0x1f8>)
 8005e98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	e772      	b.n	8005d8e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005ea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005eaa:	f000 fa17 	bl	80062dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005eae:	f000 fd3d 	bl	800692c <xTaskResumeAll>
 8005eb2:	e76c      	b.n	8005d8e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005eb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005eb6:	f000 fa11 	bl	80062dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005eba:	f000 fd37 	bl	800692c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005ebe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3738      	adds	r7, #56	; 0x38
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	e000ed04 	.word	0xe000ed04

08005ecc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b08e      	sub	sp, #56	; 0x38
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
 8005ed8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d10a      	bne.n	8005efa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee8:	f383 8811 	msr	BASEPRI, r3
 8005eec:	f3bf 8f6f 	isb	sy
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005ef6:	bf00      	nop
 8005ef8:	e7fe      	b.n	8005ef8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d103      	bne.n	8005f08 <xQueueGenericSendFromISR+0x3c>
 8005f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d101      	bne.n	8005f0c <xQueueGenericSendFromISR+0x40>
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e000      	b.n	8005f0e <xQueueGenericSendFromISR+0x42>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10a      	bne.n	8005f28 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	623b      	str	r3, [r7, #32]
}
 8005f24:	bf00      	nop
 8005f26:	e7fe      	b.n	8005f26 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d103      	bne.n	8005f36 <xQueueGenericSendFromISR+0x6a>
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d101      	bne.n	8005f3a <xQueueGenericSendFromISR+0x6e>
 8005f36:	2301      	movs	r3, #1
 8005f38:	e000      	b.n	8005f3c <xQueueGenericSendFromISR+0x70>
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10a      	bne.n	8005f56 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	61fb      	str	r3, [r7, #28]
}
 8005f52:	bf00      	nop
 8005f54:	e7fe      	b.n	8005f54 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f56:	f001 ff07 	bl	8007d68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005f5a:	f3ef 8211 	mrs	r2, BASEPRI
 8005f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	61ba      	str	r2, [r7, #24]
 8005f70:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005f72:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f74:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d302      	bcc.n	8005f88 <xQueueGenericSendFromISR+0xbc>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d12c      	bne.n	8005fe2 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	68b9      	ldr	r1, [r7, #8]
 8005f96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f98:	f000 f910 	bl	80061bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f9c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa4:	d112      	bne.n	8005fcc <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d016      	beq.n	8005fdc <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb0:	3324      	adds	r3, #36	; 0x24
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 fed0 	bl	8006d58 <xTaskRemoveFromEventList>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00e      	beq.n	8005fdc <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00b      	beq.n	8005fdc <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	601a      	str	r2, [r3, #0]
 8005fca:	e007      	b.n	8005fdc <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005fcc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	b25a      	sxtb	r2, r3
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005fe0:	e001      	b.n	8005fe6 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005ff0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3738      	adds	r7, #56	; 0x38
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b08c      	sub	sp, #48	; 0x30
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006008:	2300      	movs	r3, #0
 800600a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10a      	bne.n	800602c <xQueueReceive+0x30>
	__asm volatile
 8006016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800601a:	f383 8811 	msr	BASEPRI, r3
 800601e:	f3bf 8f6f 	isb	sy
 8006022:	f3bf 8f4f 	dsb	sy
 8006026:	623b      	str	r3, [r7, #32]
}
 8006028:	bf00      	nop
 800602a:	e7fe      	b.n	800602a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d103      	bne.n	800603a <xQueueReceive+0x3e>
 8006032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <xQueueReceive+0x42>
 800603a:	2301      	movs	r3, #1
 800603c:	e000      	b.n	8006040 <xQueueReceive+0x44>
 800603e:	2300      	movs	r3, #0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10a      	bne.n	800605a <xQueueReceive+0x5e>
	__asm volatile
 8006044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006048:	f383 8811 	msr	BASEPRI, r3
 800604c:	f3bf 8f6f 	isb	sy
 8006050:	f3bf 8f4f 	dsb	sy
 8006054:	61fb      	str	r3, [r7, #28]
}
 8006056:	bf00      	nop
 8006058:	e7fe      	b.n	8006058 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800605a:	f001 f84b 	bl	80070f4 <xTaskGetSchedulerState>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d102      	bne.n	800606a <xQueueReceive+0x6e>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d101      	bne.n	800606e <xQueueReceive+0x72>
 800606a:	2301      	movs	r3, #1
 800606c:	e000      	b.n	8006070 <xQueueReceive+0x74>
 800606e:	2300      	movs	r3, #0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10a      	bne.n	800608a <xQueueReceive+0x8e>
	__asm volatile
 8006074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006078:	f383 8811 	msr	BASEPRI, r3
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f3bf 8f4f 	dsb	sy
 8006084:	61bb      	str	r3, [r7, #24]
}
 8006086:	bf00      	nop
 8006088:	e7fe      	b.n	8006088 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800608a:	f001 fd8b 	bl	8007ba4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800608e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006092:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006096:	2b00      	cmp	r3, #0
 8006098:	d01f      	beq.n	80060da <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800609a:	68b9      	ldr	r1, [r7, #8]
 800609c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800609e:	f000 f8f7 	bl	8006290 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	1e5a      	subs	r2, r3, #1
 80060a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80060aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00f      	beq.n	80060d2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b4:	3310      	adds	r3, #16
 80060b6:	4618      	mov	r0, r3
 80060b8:	f000 fe4e 	bl	8006d58 <xTaskRemoveFromEventList>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d007      	beq.n	80060d2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80060c2:	4b3d      	ldr	r3, [pc, #244]	; (80061b8 <xQueueReceive+0x1bc>)
 80060c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060c8:	601a      	str	r2, [r3, #0]
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80060d2:	f001 fd97 	bl	8007c04 <vPortExitCritical>
				return pdPASS;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e069      	b.n	80061ae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d103      	bne.n	80060e8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80060e0:	f001 fd90 	bl	8007c04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80060e4:	2300      	movs	r3, #0
 80060e6:	e062      	b.n	80061ae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d106      	bne.n	80060fc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060ee:	f107 0310 	add.w	r3, r7, #16
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 fe94 	bl	8006e20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060f8:	2301      	movs	r3, #1
 80060fa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060fc:	f001 fd82 	bl	8007c04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006100:	f000 fc06 	bl	8006910 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006104:	f001 fd4e 	bl	8007ba4 <vPortEnterCritical>
 8006108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800610a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800610e:	b25b      	sxtb	r3, r3
 8006110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006114:	d103      	bne.n	800611e <xQueueReceive+0x122>
 8006116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800611e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006120:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006124:	b25b      	sxtb	r3, r3
 8006126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800612a:	d103      	bne.n	8006134 <xQueueReceive+0x138>
 800612c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800612e:	2200      	movs	r2, #0
 8006130:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006134:	f001 fd66 	bl	8007c04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006138:	1d3a      	adds	r2, r7, #4
 800613a:	f107 0310 	add.w	r3, r7, #16
 800613e:	4611      	mov	r1, r2
 8006140:	4618      	mov	r0, r3
 8006142:	f000 fe83 	bl	8006e4c <xTaskCheckForTimeOut>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d123      	bne.n	8006194 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800614c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800614e:	f000 f917 	bl	8006380 <prvIsQueueEmpty>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d017      	beq.n	8006188 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800615a:	3324      	adds	r3, #36	; 0x24
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	4611      	mov	r1, r2
 8006160:	4618      	mov	r0, r3
 8006162:	f000 fda9 	bl	8006cb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006166:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006168:	f000 f8b8 	bl	80062dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800616c:	f000 fbde 	bl	800692c <xTaskResumeAll>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d189      	bne.n	800608a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006176:	4b10      	ldr	r3, [pc, #64]	; (80061b8 <xQueueReceive+0x1bc>)
 8006178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800617c:	601a      	str	r2, [r3, #0]
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	e780      	b.n	800608a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006188:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800618a:	f000 f8a7 	bl	80062dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800618e:	f000 fbcd 	bl	800692c <xTaskResumeAll>
 8006192:	e77a      	b.n	800608a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006194:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006196:	f000 f8a1 	bl	80062dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800619a:	f000 fbc7 	bl	800692c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800619e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061a0:	f000 f8ee 	bl	8006380 <prvIsQueueEmpty>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f43f af6f 	beq.w	800608a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80061ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3730      	adds	r7, #48	; 0x30
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	e000ed04 	.word	0xe000ed04

080061bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80061c8:	2300      	movs	r3, #0
 80061ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10d      	bne.n	80061f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d14d      	bne.n	800627e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 ffa2 	bl	8007130 <xTaskPriorityDisinherit>
 80061ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	609a      	str	r2, [r3, #8]
 80061f4:	e043      	b.n	800627e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d119      	bne.n	8006230 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6858      	ldr	r0, [r3, #4]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006204:	461a      	mov	r2, r3
 8006206:	68b9      	ldr	r1, [r7, #8]
 8006208:	f002 f802 	bl	8008210 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006214:	441a      	add	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	429a      	cmp	r2, r3
 8006224:	d32b      	bcc.n	800627e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	605a      	str	r2, [r3, #4]
 800622e:	e026      	b.n	800627e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	68d8      	ldr	r0, [r3, #12]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006238:	461a      	mov	r2, r3
 800623a:	68b9      	ldr	r1, [r7, #8]
 800623c:	f001 ffe8 	bl	8008210 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006248:	425b      	negs	r3, r3
 800624a:	441a      	add	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	429a      	cmp	r2, r3
 800625a:	d207      	bcs.n	800626c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006264:	425b      	negs	r3, r3
 8006266:	441a      	add	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b02      	cmp	r3, #2
 8006270:	d105      	bne.n	800627e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d002      	beq.n	800627e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	3b01      	subs	r3, #1
 800627c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	1c5a      	adds	r2, r3, #1
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006286:	697b      	ldr	r3, [r7, #20]
}
 8006288:	4618      	mov	r0, r3
 800628a:	3718      	adds	r7, #24
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d018      	beq.n	80062d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68da      	ldr	r2, [r3, #12]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062aa:	441a      	add	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	68da      	ldr	r2, [r3, #12]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d303      	bcc.n	80062c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68d9      	ldr	r1, [r3, #12]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062cc:	461a      	mov	r2, r3
 80062ce:	6838      	ldr	r0, [r7, #0]
 80062d0:	f001 ff9e 	bl	8008210 <memcpy>
	}
}
 80062d4:	bf00      	nop
 80062d6:	3708      	adds	r7, #8
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80062e4:	f001 fc5e 	bl	8007ba4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80062ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062f0:	e011      	b.n	8006316 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d012      	beq.n	8006320 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3324      	adds	r3, #36	; 0x24
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fd2a 	bl	8006d58 <xTaskRemoveFromEventList>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800630a:	f000 fe01 	bl	8006f10 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800630e:	7bfb      	ldrb	r3, [r7, #15]
 8006310:	3b01      	subs	r3, #1
 8006312:	b2db      	uxtb	r3, r3
 8006314:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800631a:	2b00      	cmp	r3, #0
 800631c:	dce9      	bgt.n	80062f2 <prvUnlockQueue+0x16>
 800631e:	e000      	b.n	8006322 <prvUnlockQueue+0x46>
					break;
 8006320:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	22ff      	movs	r2, #255	; 0xff
 8006326:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800632a:	f001 fc6b 	bl	8007c04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800632e:	f001 fc39 	bl	8007ba4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006338:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800633a:	e011      	b.n	8006360 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d012      	beq.n	800636a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	3310      	adds	r3, #16
 8006348:	4618      	mov	r0, r3
 800634a:	f000 fd05 	bl	8006d58 <xTaskRemoveFromEventList>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d001      	beq.n	8006358 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006354:	f000 fddc 	bl	8006f10 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006358:	7bbb      	ldrb	r3, [r7, #14]
 800635a:	3b01      	subs	r3, #1
 800635c:	b2db      	uxtb	r3, r3
 800635e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006360:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006364:	2b00      	cmp	r3, #0
 8006366:	dce9      	bgt.n	800633c <prvUnlockQueue+0x60>
 8006368:	e000      	b.n	800636c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800636a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	22ff      	movs	r2, #255	; 0xff
 8006370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006374:	f001 fc46 	bl	8007c04 <vPortExitCritical>
}
 8006378:	bf00      	nop
 800637a:	3710      	adds	r7, #16
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}

08006380 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006388:	f001 fc0c 	bl	8007ba4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006390:	2b00      	cmp	r3, #0
 8006392:	d102      	bne.n	800639a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006394:	2301      	movs	r3, #1
 8006396:	60fb      	str	r3, [r7, #12]
 8006398:	e001      	b.n	800639e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800639a:	2300      	movs	r3, #0
 800639c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800639e:	f001 fc31 	bl	8007c04 <vPortExitCritical>

	return xReturn;
 80063a2:	68fb      	ldr	r3, [r7, #12]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80063b4:	f001 fbf6 	bl	8007ba4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d102      	bne.n	80063ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80063c4:	2301      	movs	r3, #1
 80063c6:	60fb      	str	r3, [r7, #12]
 80063c8:	e001      	b.n	80063ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80063ca:	2300      	movs	r3, #0
 80063cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80063ce:	f001 fc19 	bl	8007c04 <vPortExitCritical>

	return xReturn;
 80063d2:	68fb      	ldr	r3, [r7, #12]
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80063dc:	b480      	push	{r7}
 80063de:	b085      	sub	sp, #20
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063e6:	2300      	movs	r3, #0
 80063e8:	60fb      	str	r3, [r7, #12]
 80063ea:	e014      	b.n	8006416 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80063ec:	4a0f      	ldr	r2, [pc, #60]	; (800642c <vQueueAddToRegistry+0x50>)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d10b      	bne.n	8006410 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80063f8:	490c      	ldr	r1, [pc, #48]	; (800642c <vQueueAddToRegistry+0x50>)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006402:	4a0a      	ldr	r2, [pc, #40]	; (800642c <vQueueAddToRegistry+0x50>)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	4413      	add	r3, r2
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800640e:	e006      	b.n	800641e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	3301      	adds	r3, #1
 8006414:	60fb      	str	r3, [r7, #12]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2b07      	cmp	r3, #7
 800641a:	d9e7      	bls.n	80063ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800641c:	bf00      	nop
 800641e:	bf00      	nop
 8006420:	3714      	adds	r7, #20
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	2003174c 	.word	0x2003174c

08006430 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006440:	f001 fbb0 	bl	8007ba4 <vPortEnterCritical>
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800644a:	b25b      	sxtb	r3, r3
 800644c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006450:	d103      	bne.n	800645a <vQueueWaitForMessageRestricted+0x2a>
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006460:	b25b      	sxtb	r3, r3
 8006462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006466:	d103      	bne.n	8006470 <vQueueWaitForMessageRestricted+0x40>
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006470:	f001 fbc8 	bl	8007c04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006478:	2b00      	cmp	r3, #0
 800647a:	d106      	bne.n	800648a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	3324      	adds	r3, #36	; 0x24
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	68b9      	ldr	r1, [r7, #8]
 8006484:	4618      	mov	r0, r3
 8006486:	f000 fc3b 	bl	8006d00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800648a:	6978      	ldr	r0, [r7, #20]
 800648c:	f7ff ff26 	bl	80062dc <prvUnlockQueue>
	}
 8006490:	bf00      	nop
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006498:	b580      	push	{r7, lr}
 800649a:	b08e      	sub	sp, #56	; 0x38
 800649c:	af04      	add	r7, sp, #16
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
 80064a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80064a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d10a      	bne.n	80064c2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80064ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b0:	f383 8811 	msr	BASEPRI, r3
 80064b4:	f3bf 8f6f 	isb	sy
 80064b8:	f3bf 8f4f 	dsb	sy
 80064bc:	623b      	str	r3, [r7, #32]
}
 80064be:	bf00      	nop
 80064c0:	e7fe      	b.n	80064c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10a      	bne.n	80064de <xTaskCreateStatic+0x46>
	__asm volatile
 80064c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	61fb      	str	r3, [r7, #28]
}
 80064da:	bf00      	nop
 80064dc:	e7fe      	b.n	80064dc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064de:	235c      	movs	r3, #92	; 0x5c
 80064e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	2b5c      	cmp	r3, #92	; 0x5c
 80064e6:	d00a      	beq.n	80064fe <xTaskCreateStatic+0x66>
	__asm volatile
 80064e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ec:	f383 8811 	msr	BASEPRI, r3
 80064f0:	f3bf 8f6f 	isb	sy
 80064f4:	f3bf 8f4f 	dsb	sy
 80064f8:	61bb      	str	r3, [r7, #24]
}
 80064fa:	bf00      	nop
 80064fc:	e7fe      	b.n	80064fc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80064fe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006502:	2b00      	cmp	r3, #0
 8006504:	d01e      	beq.n	8006544 <xTaskCreateStatic+0xac>
 8006506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006508:	2b00      	cmp	r3, #0
 800650a:	d01b      	beq.n	8006544 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800650c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800650e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006512:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006514:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	2202      	movs	r2, #2
 800651a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800651e:	2300      	movs	r3, #0
 8006520:	9303      	str	r3, [sp, #12]
 8006522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006524:	9302      	str	r3, [sp, #8]
 8006526:	f107 0314 	add.w	r3, r7, #20
 800652a:	9301      	str	r3, [sp, #4]
 800652c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	68b9      	ldr	r1, [r7, #8]
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 f850 	bl	80065dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800653c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800653e:	f000 f8dd 	bl	80066fc <prvAddNewTaskToReadyList>
 8006542:	e001      	b.n	8006548 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006548:	697b      	ldr	r3, [r7, #20]
	}
 800654a:	4618      	mov	r0, r3
 800654c:	3728      	adds	r7, #40	; 0x28
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006552:	b580      	push	{r7, lr}
 8006554:	b08c      	sub	sp, #48	; 0x30
 8006556:	af04      	add	r7, sp, #16
 8006558:	60f8      	str	r0, [r7, #12]
 800655a:	60b9      	str	r1, [r7, #8]
 800655c:	603b      	str	r3, [r7, #0]
 800655e:	4613      	mov	r3, r2
 8006560:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006562:	88fb      	ldrh	r3, [r7, #6]
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4618      	mov	r0, r3
 8006568:	f001 fc3e 	bl	8007de8 <pvPortMalloc>
 800656c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00e      	beq.n	8006592 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006574:	205c      	movs	r0, #92	; 0x5c
 8006576:	f001 fc37 	bl	8007de8 <pvPortMalloc>
 800657a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d003      	beq.n	800658a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	631a      	str	r2, [r3, #48]	; 0x30
 8006588:	e005      	b.n	8006596 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800658a:	6978      	ldr	r0, [r7, #20]
 800658c:	f001 fcf0 	bl	8007f70 <vPortFree>
 8006590:	e001      	b.n	8006596 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006592:	2300      	movs	r3, #0
 8006594:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d017      	beq.n	80065cc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	2200      	movs	r2, #0
 80065a0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80065a4:	88fa      	ldrh	r2, [r7, #6]
 80065a6:	2300      	movs	r3, #0
 80065a8:	9303      	str	r3, [sp, #12]
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	9302      	str	r3, [sp, #8]
 80065ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b0:	9301      	str	r3, [sp, #4]
 80065b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	68b9      	ldr	r1, [r7, #8]
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	f000 f80e 	bl	80065dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065c0:	69f8      	ldr	r0, [r7, #28]
 80065c2:	f000 f89b 	bl	80066fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065c6:	2301      	movs	r3, #1
 80065c8:	61bb      	str	r3, [r7, #24]
 80065ca:	e002      	b.n	80065d2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065cc:	f04f 33ff 	mov.w	r3, #4294967295
 80065d0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065d2:	69bb      	ldr	r3, [r7, #24]
	}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3720      	adds	r7, #32
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b088      	sub	sp, #32
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
 80065e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80065ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	461a      	mov	r2, r3
 80065f4:	21a5      	movs	r1, #165	; 0xa5
 80065f6:	f001 fe19 	bl	800822c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80065fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006604:	3b01      	subs	r3, #1
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	4413      	add	r3, r2
 800660a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	f023 0307 	bic.w	r3, r3, #7
 8006612:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	f003 0307 	and.w	r3, r3, #7
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00a      	beq.n	8006634 <prvInitialiseNewTask+0x58>
	__asm volatile
 800661e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006622:	f383 8811 	msr	BASEPRI, r3
 8006626:	f3bf 8f6f 	isb	sy
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	617b      	str	r3, [r7, #20]
}
 8006630:	bf00      	nop
 8006632:	e7fe      	b.n	8006632 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d01f      	beq.n	800667a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800663a:	2300      	movs	r3, #0
 800663c:	61fb      	str	r3, [r7, #28]
 800663e:	e012      	b.n	8006666 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	4413      	add	r3, r2
 8006646:	7819      	ldrb	r1, [r3, #0]
 8006648:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	4413      	add	r3, r2
 800664e:	3334      	adds	r3, #52	; 0x34
 8006650:	460a      	mov	r2, r1
 8006652:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	4413      	add	r3, r2
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d006      	beq.n	800666e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	3301      	adds	r3, #1
 8006664:	61fb      	str	r3, [r7, #28]
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	2b0f      	cmp	r3, #15
 800666a:	d9e9      	bls.n	8006640 <prvInitialiseNewTask+0x64>
 800666c:	e000      	b.n	8006670 <prvInitialiseNewTask+0x94>
			{
				break;
 800666e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006678:	e003      	b.n	8006682 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800667a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667c:	2200      	movs	r2, #0
 800667e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006684:	2b37      	cmp	r3, #55	; 0x37
 8006686:	d901      	bls.n	800668c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006688:	2337      	movs	r3, #55	; 0x37
 800668a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800668c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006690:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006694:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006696:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669a:	2200      	movs	r2, #0
 800669c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800669e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a0:	3304      	adds	r3, #4
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7ff f97c 	bl	80059a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80066a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066aa:	3318      	adds	r3, #24
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7ff f977 	bl	80059a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80066b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80066be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80066c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80066c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ca:	2200      	movs	r2, #0
 80066cc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80066ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	68f9      	ldr	r1, [r7, #12]
 80066da:	69b8      	ldr	r0, [r7, #24]
 80066dc:	f001 f938 	bl	8007950 <pxPortInitialiseStack>
 80066e0:	4602      	mov	r2, r0
 80066e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d002      	beq.n	80066f2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80066ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066f2:	bf00      	nop
 80066f4:	3720      	adds	r7, #32
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
	...

080066fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b082      	sub	sp, #8
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006704:	f001 fa4e 	bl	8007ba4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006708:	4b2d      	ldr	r3, [pc, #180]	; (80067c0 <prvAddNewTaskToReadyList+0xc4>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	3301      	adds	r3, #1
 800670e:	4a2c      	ldr	r2, [pc, #176]	; (80067c0 <prvAddNewTaskToReadyList+0xc4>)
 8006710:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006712:	4b2c      	ldr	r3, [pc, #176]	; (80067c4 <prvAddNewTaskToReadyList+0xc8>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d109      	bne.n	800672e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800671a:	4a2a      	ldr	r2, [pc, #168]	; (80067c4 <prvAddNewTaskToReadyList+0xc8>)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006720:	4b27      	ldr	r3, [pc, #156]	; (80067c0 <prvAddNewTaskToReadyList+0xc4>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d110      	bne.n	800674a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006728:	f000 fc16 	bl	8006f58 <prvInitialiseTaskLists>
 800672c:	e00d      	b.n	800674a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800672e:	4b26      	ldr	r3, [pc, #152]	; (80067c8 <prvAddNewTaskToReadyList+0xcc>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d109      	bne.n	800674a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006736:	4b23      	ldr	r3, [pc, #140]	; (80067c4 <prvAddNewTaskToReadyList+0xc8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006740:	429a      	cmp	r2, r3
 8006742:	d802      	bhi.n	800674a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006744:	4a1f      	ldr	r2, [pc, #124]	; (80067c4 <prvAddNewTaskToReadyList+0xc8>)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800674a:	4b20      	ldr	r3, [pc, #128]	; (80067cc <prvAddNewTaskToReadyList+0xd0>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	3301      	adds	r3, #1
 8006750:	4a1e      	ldr	r2, [pc, #120]	; (80067cc <prvAddNewTaskToReadyList+0xd0>)
 8006752:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006754:	4b1d      	ldr	r3, [pc, #116]	; (80067cc <prvAddNewTaskToReadyList+0xd0>)
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006760:	4b1b      	ldr	r3, [pc, #108]	; (80067d0 <prvAddNewTaskToReadyList+0xd4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	429a      	cmp	r2, r3
 8006766:	d903      	bls.n	8006770 <prvAddNewTaskToReadyList+0x74>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800676c:	4a18      	ldr	r2, [pc, #96]	; (80067d0 <prvAddNewTaskToReadyList+0xd4>)
 800676e:	6013      	str	r3, [r2, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006774:	4613      	mov	r3, r2
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4413      	add	r3, r2
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	4a15      	ldr	r2, [pc, #84]	; (80067d4 <prvAddNewTaskToReadyList+0xd8>)
 800677e:	441a      	add	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	3304      	adds	r3, #4
 8006784:	4619      	mov	r1, r3
 8006786:	4610      	mov	r0, r2
 8006788:	f7ff f917 	bl	80059ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800678c:	f001 fa3a 	bl	8007c04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006790:	4b0d      	ldr	r3, [pc, #52]	; (80067c8 <prvAddNewTaskToReadyList+0xcc>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d00e      	beq.n	80067b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006798:	4b0a      	ldr	r3, [pc, #40]	; (80067c4 <prvAddNewTaskToReadyList+0xc8>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d207      	bcs.n	80067b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80067a6:	4b0c      	ldr	r3, [pc, #48]	; (80067d8 <prvAddNewTaskToReadyList+0xdc>)
 80067a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067ac:	601a      	str	r2, [r3, #0]
 80067ae:	f3bf 8f4f 	dsb	sy
 80067b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067b6:	bf00      	nop
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	20029a64 	.word	0x20029a64
 80067c4:	20029590 	.word	0x20029590
 80067c8:	20029a70 	.word	0x20029a70
 80067cc:	20029a80 	.word	0x20029a80
 80067d0:	20029a6c 	.word	0x20029a6c
 80067d4:	20029594 	.word	0x20029594
 80067d8:	e000ed04 	.word	0xe000ed04

080067dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80067e4:	2300      	movs	r3, #0
 80067e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d017      	beq.n	800681e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80067ee:	4b13      	ldr	r3, [pc, #76]	; (800683c <vTaskDelay+0x60>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00a      	beq.n	800680c <vTaskDelay+0x30>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	60bb      	str	r3, [r7, #8]
}
 8006808:	bf00      	nop
 800680a:	e7fe      	b.n	800680a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800680c:	f000 f880 	bl	8006910 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006810:	2100      	movs	r1, #0
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fcfa 	bl	800720c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006818:	f000 f888 	bl	800692c <xTaskResumeAll>
 800681c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d107      	bne.n	8006834 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006824:	4b06      	ldr	r3, [pc, #24]	; (8006840 <vTaskDelay+0x64>)
 8006826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800682a:	601a      	str	r2, [r3, #0]
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006834:	bf00      	nop
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	20029a8c 	.word	0x20029a8c
 8006840:	e000ed04 	.word	0xe000ed04

08006844 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08a      	sub	sp, #40	; 0x28
 8006848:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800684a:	2300      	movs	r3, #0
 800684c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800684e:	2300      	movs	r3, #0
 8006850:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006852:	463a      	mov	r2, r7
 8006854:	1d39      	adds	r1, r7, #4
 8006856:	f107 0308 	add.w	r3, r7, #8
 800685a:	4618      	mov	r0, r3
 800685c:	f7ff f84c 	bl	80058f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006860:	6839      	ldr	r1, [r7, #0]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	9202      	str	r2, [sp, #8]
 8006868:	9301      	str	r3, [sp, #4]
 800686a:	2300      	movs	r3, #0
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	2300      	movs	r3, #0
 8006870:	460a      	mov	r2, r1
 8006872:	4921      	ldr	r1, [pc, #132]	; (80068f8 <vTaskStartScheduler+0xb4>)
 8006874:	4821      	ldr	r0, [pc, #132]	; (80068fc <vTaskStartScheduler+0xb8>)
 8006876:	f7ff fe0f 	bl	8006498 <xTaskCreateStatic>
 800687a:	4603      	mov	r3, r0
 800687c:	4a20      	ldr	r2, [pc, #128]	; (8006900 <vTaskStartScheduler+0xbc>)
 800687e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006880:	4b1f      	ldr	r3, [pc, #124]	; (8006900 <vTaskStartScheduler+0xbc>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d002      	beq.n	800688e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006888:	2301      	movs	r3, #1
 800688a:	617b      	str	r3, [r7, #20]
 800688c:	e001      	b.n	8006892 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800688e:	2300      	movs	r3, #0
 8006890:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2b01      	cmp	r3, #1
 8006896:	d102      	bne.n	800689e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006898:	f000 fd0c 	bl	80072b4 <xTimerCreateTimerTask>
 800689c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d116      	bne.n	80068d2 <vTaskStartScheduler+0x8e>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	613b      	str	r3, [r7, #16]
}
 80068b6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80068b8:	4b12      	ldr	r3, [pc, #72]	; (8006904 <vTaskStartScheduler+0xc0>)
 80068ba:	f04f 32ff 	mov.w	r2, #4294967295
 80068be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80068c0:	4b11      	ldr	r3, [pc, #68]	; (8006908 <vTaskStartScheduler+0xc4>)
 80068c2:	2201      	movs	r2, #1
 80068c4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80068c6:	4b11      	ldr	r3, [pc, #68]	; (800690c <vTaskStartScheduler+0xc8>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80068cc:	f001 f8c8 	bl	8007a60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80068d0:	e00e      	b.n	80068f0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d8:	d10a      	bne.n	80068f0 <vTaskStartScheduler+0xac>
	__asm volatile
 80068da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068de:	f383 8811 	msr	BASEPRI, r3
 80068e2:	f3bf 8f6f 	isb	sy
 80068e6:	f3bf 8f4f 	dsb	sy
 80068ea:	60fb      	str	r3, [r7, #12]
}
 80068ec:	bf00      	nop
 80068ee:	e7fe      	b.n	80068ee <vTaskStartScheduler+0xaa>
}
 80068f0:	bf00      	nop
 80068f2:	3718      	adds	r7, #24
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	08008498 	.word	0x08008498
 80068fc:	08006f29 	.word	0x08006f29
 8006900:	20029a88 	.word	0x20029a88
 8006904:	20029a84 	.word	0x20029a84
 8006908:	20029a70 	.word	0x20029a70
 800690c:	20029a68 	.word	0x20029a68

08006910 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006910:	b480      	push	{r7}
 8006912:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006914:	4b04      	ldr	r3, [pc, #16]	; (8006928 <vTaskSuspendAll+0x18>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	3301      	adds	r3, #1
 800691a:	4a03      	ldr	r2, [pc, #12]	; (8006928 <vTaskSuspendAll+0x18>)
 800691c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800691e:	bf00      	nop
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr
 8006928:	20029a8c 	.word	0x20029a8c

0800692c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006932:	2300      	movs	r3, #0
 8006934:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006936:	2300      	movs	r3, #0
 8006938:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800693a:	4b42      	ldr	r3, [pc, #264]	; (8006a44 <xTaskResumeAll+0x118>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d10a      	bne.n	8006958 <xTaskResumeAll+0x2c>
	__asm volatile
 8006942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006946:	f383 8811 	msr	BASEPRI, r3
 800694a:	f3bf 8f6f 	isb	sy
 800694e:	f3bf 8f4f 	dsb	sy
 8006952:	603b      	str	r3, [r7, #0]
}
 8006954:	bf00      	nop
 8006956:	e7fe      	b.n	8006956 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006958:	f001 f924 	bl	8007ba4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800695c:	4b39      	ldr	r3, [pc, #228]	; (8006a44 <xTaskResumeAll+0x118>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	3b01      	subs	r3, #1
 8006962:	4a38      	ldr	r2, [pc, #224]	; (8006a44 <xTaskResumeAll+0x118>)
 8006964:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006966:	4b37      	ldr	r3, [pc, #220]	; (8006a44 <xTaskResumeAll+0x118>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d162      	bne.n	8006a34 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800696e:	4b36      	ldr	r3, [pc, #216]	; (8006a48 <xTaskResumeAll+0x11c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d05e      	beq.n	8006a34 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006976:	e02f      	b.n	80069d8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006978:	4b34      	ldr	r3, [pc, #208]	; (8006a4c <xTaskResumeAll+0x120>)
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	3318      	adds	r3, #24
 8006984:	4618      	mov	r0, r3
 8006986:	f7ff f875 	bl	8005a74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	3304      	adds	r3, #4
 800698e:	4618      	mov	r0, r3
 8006990:	f7ff f870 	bl	8005a74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006998:	4b2d      	ldr	r3, [pc, #180]	; (8006a50 <xTaskResumeAll+0x124>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	429a      	cmp	r2, r3
 800699e:	d903      	bls.n	80069a8 <xTaskResumeAll+0x7c>
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a4:	4a2a      	ldr	r2, [pc, #168]	; (8006a50 <xTaskResumeAll+0x124>)
 80069a6:	6013      	str	r3, [r2, #0]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069ac:	4613      	mov	r3, r2
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	4413      	add	r3, r2
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	4a27      	ldr	r2, [pc, #156]	; (8006a54 <xTaskResumeAll+0x128>)
 80069b6:	441a      	add	r2, r3
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	3304      	adds	r3, #4
 80069bc:	4619      	mov	r1, r3
 80069be:	4610      	mov	r0, r2
 80069c0:	f7fe fffb 	bl	80059ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069c8:	4b23      	ldr	r3, [pc, #140]	; (8006a58 <xTaskResumeAll+0x12c>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d302      	bcc.n	80069d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80069d2:	4b22      	ldr	r3, [pc, #136]	; (8006a5c <xTaskResumeAll+0x130>)
 80069d4:	2201      	movs	r2, #1
 80069d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069d8:	4b1c      	ldr	r3, [pc, #112]	; (8006a4c <xTaskResumeAll+0x120>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1cb      	bne.n	8006978 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d001      	beq.n	80069ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80069e6:	f000 fb55 	bl	8007094 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80069ea:	4b1d      	ldr	r3, [pc, #116]	; (8006a60 <xTaskResumeAll+0x134>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d010      	beq.n	8006a18 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80069f6:	f000 f847 	bl	8006a88 <xTaskIncrementTick>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d002      	beq.n	8006a06 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006a00:	4b16      	ldr	r3, [pc, #88]	; (8006a5c <xTaskResumeAll+0x130>)
 8006a02:	2201      	movs	r2, #1
 8006a04:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1f1      	bne.n	80069f6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8006a12:	4b13      	ldr	r3, [pc, #76]	; (8006a60 <xTaskResumeAll+0x134>)
 8006a14:	2200      	movs	r2, #0
 8006a16:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006a18:	4b10      	ldr	r3, [pc, #64]	; (8006a5c <xTaskResumeAll+0x130>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d009      	beq.n	8006a34 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a20:	2301      	movs	r3, #1
 8006a22:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a24:	4b0f      	ldr	r3, [pc, #60]	; (8006a64 <xTaskResumeAll+0x138>)
 8006a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a34:	f001 f8e6 	bl	8007c04 <vPortExitCritical>

	return xAlreadyYielded;
 8006a38:	68bb      	ldr	r3, [r7, #8]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20029a8c 	.word	0x20029a8c
 8006a48:	20029a64 	.word	0x20029a64
 8006a4c:	20029a24 	.word	0x20029a24
 8006a50:	20029a6c 	.word	0x20029a6c
 8006a54:	20029594 	.word	0x20029594
 8006a58:	20029590 	.word	0x20029590
 8006a5c:	20029a78 	.word	0x20029a78
 8006a60:	20029a74 	.word	0x20029a74
 8006a64:	e000ed04 	.word	0xe000ed04

08006a68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006a6e:	4b05      	ldr	r3, [pc, #20]	; (8006a84 <xTaskGetTickCount+0x1c>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006a74:	687b      	ldr	r3, [r7, #4]
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	20029a68 	.word	0x20029a68

08006a88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a92:	4b4f      	ldr	r3, [pc, #316]	; (8006bd0 <xTaskIncrementTick+0x148>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	f040 8089 	bne.w	8006bae <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006a9c:	4b4d      	ldr	r3, [pc, #308]	; (8006bd4 <xTaskIncrementTick+0x14c>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006aa4:	4a4b      	ldr	r2, [pc, #300]	; (8006bd4 <xTaskIncrementTick+0x14c>)
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d120      	bne.n	8006af2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ab0:	4b49      	ldr	r3, [pc, #292]	; (8006bd8 <xTaskIncrementTick+0x150>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00a      	beq.n	8006ad0 <xTaskIncrementTick+0x48>
	__asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006abe:	f383 8811 	msr	BASEPRI, r3
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	f3bf 8f4f 	dsb	sy
 8006aca:	603b      	str	r3, [r7, #0]
}
 8006acc:	bf00      	nop
 8006ace:	e7fe      	b.n	8006ace <xTaskIncrementTick+0x46>
 8006ad0:	4b41      	ldr	r3, [pc, #260]	; (8006bd8 <xTaskIncrementTick+0x150>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	60fb      	str	r3, [r7, #12]
 8006ad6:	4b41      	ldr	r3, [pc, #260]	; (8006bdc <xTaskIncrementTick+0x154>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a3f      	ldr	r2, [pc, #252]	; (8006bd8 <xTaskIncrementTick+0x150>)
 8006adc:	6013      	str	r3, [r2, #0]
 8006ade:	4a3f      	ldr	r2, [pc, #252]	; (8006bdc <xTaskIncrementTick+0x154>)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6013      	str	r3, [r2, #0]
 8006ae4:	4b3e      	ldr	r3, [pc, #248]	; (8006be0 <xTaskIncrementTick+0x158>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	4a3d      	ldr	r2, [pc, #244]	; (8006be0 <xTaskIncrementTick+0x158>)
 8006aec:	6013      	str	r3, [r2, #0]
 8006aee:	f000 fad1 	bl	8007094 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006af2:	4b3c      	ldr	r3, [pc, #240]	; (8006be4 <xTaskIncrementTick+0x15c>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	693a      	ldr	r2, [r7, #16]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d349      	bcc.n	8006b90 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006afc:	4b36      	ldr	r3, [pc, #216]	; (8006bd8 <xTaskIncrementTick+0x150>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d104      	bne.n	8006b10 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b06:	4b37      	ldr	r3, [pc, #220]	; (8006be4 <xTaskIncrementTick+0x15c>)
 8006b08:	f04f 32ff 	mov.w	r2, #4294967295
 8006b0c:	601a      	str	r2, [r3, #0]
					break;
 8006b0e:	e03f      	b.n	8006b90 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b10:	4b31      	ldr	r3, [pc, #196]	; (8006bd8 <xTaskIncrementTick+0x150>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d203      	bcs.n	8006b30 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006b28:	4a2e      	ldr	r2, [pc, #184]	; (8006be4 <xTaskIncrementTick+0x15c>)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006b2e:	e02f      	b.n	8006b90 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	3304      	adds	r3, #4
 8006b34:	4618      	mov	r0, r3
 8006b36:	f7fe ff9d 	bl	8005a74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d004      	beq.n	8006b4c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	3318      	adds	r3, #24
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fe ff94 	bl	8005a74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b50:	4b25      	ldr	r3, [pc, #148]	; (8006be8 <xTaskIncrementTick+0x160>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d903      	bls.n	8006b60 <xTaskIncrementTick+0xd8>
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b5c:	4a22      	ldr	r2, [pc, #136]	; (8006be8 <xTaskIncrementTick+0x160>)
 8006b5e:	6013      	str	r3, [r2, #0]
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b64:	4613      	mov	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4413      	add	r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4a1f      	ldr	r2, [pc, #124]	; (8006bec <xTaskIncrementTick+0x164>)
 8006b6e:	441a      	add	r2, r3
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	3304      	adds	r3, #4
 8006b74:	4619      	mov	r1, r3
 8006b76:	4610      	mov	r0, r2
 8006b78:	f7fe ff1f 	bl	80059ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b80:	4b1b      	ldr	r3, [pc, #108]	; (8006bf0 <xTaskIncrementTick+0x168>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d3b8      	bcc.n	8006afc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b8e:	e7b5      	b.n	8006afc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006b90:	4b17      	ldr	r3, [pc, #92]	; (8006bf0 <xTaskIncrementTick+0x168>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b96:	4915      	ldr	r1, [pc, #84]	; (8006bec <xTaskIncrementTick+0x164>)
 8006b98:	4613      	mov	r3, r2
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4413      	add	r3, r2
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	440b      	add	r3, r1
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d907      	bls.n	8006bb8 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	617b      	str	r3, [r7, #20]
 8006bac:	e004      	b.n	8006bb8 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006bae:	4b11      	ldr	r3, [pc, #68]	; (8006bf4 <xTaskIncrementTick+0x16c>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	4a0f      	ldr	r2, [pc, #60]	; (8006bf4 <xTaskIncrementTick+0x16c>)
 8006bb6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006bb8:	4b0f      	ldr	r3, [pc, #60]	; (8006bf8 <xTaskIncrementTick+0x170>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d001      	beq.n	8006bc4 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006bc4:	697b      	ldr	r3, [r7, #20]
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3718      	adds	r7, #24
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	20029a8c 	.word	0x20029a8c
 8006bd4:	20029a68 	.word	0x20029a68
 8006bd8:	20029a1c 	.word	0x20029a1c
 8006bdc:	20029a20 	.word	0x20029a20
 8006be0:	20029a7c 	.word	0x20029a7c
 8006be4:	20029a84 	.word	0x20029a84
 8006be8:	20029a6c 	.word	0x20029a6c
 8006bec:	20029594 	.word	0x20029594
 8006bf0:	20029590 	.word	0x20029590
 8006bf4:	20029a74 	.word	0x20029a74
 8006bf8:	20029a78 	.word	0x20029a78

08006bfc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c02:	4b28      	ldr	r3, [pc, #160]	; (8006ca4 <vTaskSwitchContext+0xa8>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006c0a:	4b27      	ldr	r3, [pc, #156]	; (8006ca8 <vTaskSwitchContext+0xac>)
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006c10:	e041      	b.n	8006c96 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006c12:	4b25      	ldr	r3, [pc, #148]	; (8006ca8 <vTaskSwitchContext+0xac>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c18:	4b24      	ldr	r3, [pc, #144]	; (8006cac <vTaskSwitchContext+0xb0>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	60fb      	str	r3, [r7, #12]
 8006c1e:	e010      	b.n	8006c42 <vTaskSwitchContext+0x46>
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10a      	bne.n	8006c3c <vTaskSwitchContext+0x40>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	607b      	str	r3, [r7, #4]
}
 8006c38:	bf00      	nop
 8006c3a:	e7fe      	b.n	8006c3a <vTaskSwitchContext+0x3e>
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	60fb      	str	r3, [r7, #12]
 8006c42:	491b      	ldr	r1, [pc, #108]	; (8006cb0 <vTaskSwitchContext+0xb4>)
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	4613      	mov	r3, r2
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	4413      	add	r3, r2
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	440b      	add	r3, r1
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d0e4      	beq.n	8006c20 <vTaskSwitchContext+0x24>
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	4613      	mov	r3, r2
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	4413      	add	r3, r2
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	4a13      	ldr	r2, [pc, #76]	; (8006cb0 <vTaskSwitchContext+0xb4>)
 8006c62:	4413      	add	r3, r2
 8006c64:	60bb      	str	r3, [r7, #8]
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	685a      	ldr	r2, [r3, #4]
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	605a      	str	r2, [r3, #4]
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	3308      	adds	r3, #8
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d104      	bne.n	8006c86 <vTaskSwitchContext+0x8a>
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	685a      	ldr	r2, [r3, #4]
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	605a      	str	r2, [r3, #4]
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	4a09      	ldr	r2, [pc, #36]	; (8006cb4 <vTaskSwitchContext+0xb8>)
 8006c8e:	6013      	str	r3, [r2, #0]
 8006c90:	4a06      	ldr	r2, [pc, #24]	; (8006cac <vTaskSwitchContext+0xb0>)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6013      	str	r3, [r2, #0]
}
 8006c96:	bf00      	nop
 8006c98:	3714      	adds	r7, #20
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	20029a8c 	.word	0x20029a8c
 8006ca8:	20029a78 	.word	0x20029a78
 8006cac:	20029a6c 	.word	0x20029a6c
 8006cb0:	20029594 	.word	0x20029594
 8006cb4:	20029590 	.word	0x20029590

08006cb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10a      	bne.n	8006cde <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ccc:	f383 8811 	msr	BASEPRI, r3
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	60fb      	str	r3, [r7, #12]
}
 8006cda:	bf00      	nop
 8006cdc:	e7fe      	b.n	8006cdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006cde:	4b07      	ldr	r3, [pc, #28]	; (8006cfc <vTaskPlaceOnEventList+0x44>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3318      	adds	r3, #24
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7fe fe8b 	bl	8005a02 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006cec:	2101      	movs	r1, #1
 8006cee:	6838      	ldr	r0, [r7, #0]
 8006cf0:	f000 fa8c 	bl	800720c <prvAddCurrentTaskToDelayedList>
}
 8006cf4:	bf00      	nop
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	20029590 	.word	0x20029590

08006d00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10a      	bne.n	8006d28 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d16:	f383 8811 	msr	BASEPRI, r3
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	617b      	str	r3, [r7, #20]
}
 8006d24:	bf00      	nop
 8006d26:	e7fe      	b.n	8006d26 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d28:	4b0a      	ldr	r3, [pc, #40]	; (8006d54 <vTaskPlaceOnEventListRestricted+0x54>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	3318      	adds	r3, #24
 8006d2e:	4619      	mov	r1, r3
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f7fe fe42 	bl	80059ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d002      	beq.n	8006d42 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d40:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006d42:	6879      	ldr	r1, [r7, #4]
 8006d44:	68b8      	ldr	r0, [r7, #8]
 8006d46:	f000 fa61 	bl	800720c <prvAddCurrentTaskToDelayedList>
	}
 8006d4a:	bf00      	nop
 8006d4c:	3718      	adds	r7, #24
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	20029590 	.word	0x20029590

08006d58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10a      	bne.n	8006d84 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	60fb      	str	r3, [r7, #12]
}
 8006d80:	bf00      	nop
 8006d82:	e7fe      	b.n	8006d82 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	3318      	adds	r3, #24
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7fe fe73 	bl	8005a74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d8e:	4b1e      	ldr	r3, [pc, #120]	; (8006e08 <xTaskRemoveFromEventList+0xb0>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d11d      	bne.n	8006dd2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	3304      	adds	r3, #4
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f7fe fe6a 	bl	8005a74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006da4:	4b19      	ldr	r3, [pc, #100]	; (8006e0c <xTaskRemoveFromEventList+0xb4>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d903      	bls.n	8006db4 <xTaskRemoveFromEventList+0x5c>
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006db0:	4a16      	ldr	r2, [pc, #88]	; (8006e0c <xTaskRemoveFromEventList+0xb4>)
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db8:	4613      	mov	r3, r2
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	4413      	add	r3, r2
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4a13      	ldr	r2, [pc, #76]	; (8006e10 <xTaskRemoveFromEventList+0xb8>)
 8006dc2:	441a      	add	r2, r3
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	3304      	adds	r3, #4
 8006dc8:	4619      	mov	r1, r3
 8006dca:	4610      	mov	r0, r2
 8006dcc:	f7fe fdf5 	bl	80059ba <vListInsertEnd>
 8006dd0:	e005      	b.n	8006dde <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	3318      	adds	r3, #24
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	480e      	ldr	r0, [pc, #56]	; (8006e14 <xTaskRemoveFromEventList+0xbc>)
 8006dda:	f7fe fdee 	bl	80059ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de2:	4b0d      	ldr	r3, [pc, #52]	; (8006e18 <xTaskRemoveFromEventList+0xc0>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d905      	bls.n	8006df8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006dec:	2301      	movs	r3, #1
 8006dee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006df0:	4b0a      	ldr	r3, [pc, #40]	; (8006e1c <xTaskRemoveFromEventList+0xc4>)
 8006df2:	2201      	movs	r2, #1
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	e001      	b.n	8006dfc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006dfc:	697b      	ldr	r3, [r7, #20]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3718      	adds	r7, #24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	20029a8c 	.word	0x20029a8c
 8006e0c:	20029a6c 	.word	0x20029a6c
 8006e10:	20029594 	.word	0x20029594
 8006e14:	20029a24 	.word	0x20029a24
 8006e18:	20029590 	.word	0x20029590
 8006e1c:	20029a78 	.word	0x20029a78

08006e20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e28:	4b06      	ldr	r3, [pc, #24]	; (8006e44 <vTaskInternalSetTimeOutState+0x24>)
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e30:	4b05      	ldr	r3, [pc, #20]	; (8006e48 <vTaskInternalSetTimeOutState+0x28>)
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	605a      	str	r2, [r3, #4]
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	20029a7c 	.word	0x20029a7c
 8006e48:	20029a68 	.word	0x20029a68

08006e4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b088      	sub	sp, #32
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10a      	bne.n	8006e72 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e60:	f383 8811 	msr	BASEPRI, r3
 8006e64:	f3bf 8f6f 	isb	sy
 8006e68:	f3bf 8f4f 	dsb	sy
 8006e6c:	613b      	str	r3, [r7, #16]
}
 8006e6e:	bf00      	nop
 8006e70:	e7fe      	b.n	8006e70 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10a      	bne.n	8006e8e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7c:	f383 8811 	msr	BASEPRI, r3
 8006e80:	f3bf 8f6f 	isb	sy
 8006e84:	f3bf 8f4f 	dsb	sy
 8006e88:	60fb      	str	r3, [r7, #12]
}
 8006e8a:	bf00      	nop
 8006e8c:	e7fe      	b.n	8006e8c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006e8e:	f000 fe89 	bl	8007ba4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006e92:	4b1d      	ldr	r3, [pc, #116]	; (8006f08 <xTaskCheckForTimeOut+0xbc>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eaa:	d102      	bne.n	8006eb2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006eac:	2300      	movs	r3, #0
 8006eae:	61fb      	str	r3, [r7, #28]
 8006eb0:	e023      	b.n	8006efa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	4b15      	ldr	r3, [pc, #84]	; (8006f0c <xTaskCheckForTimeOut+0xc0>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d007      	beq.n	8006ece <xTaskCheckForTimeOut+0x82>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	69ba      	ldr	r2, [r7, #24]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d302      	bcc.n	8006ece <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	61fb      	str	r3, [r7, #28]
 8006ecc:	e015      	b.n	8006efa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d20b      	bcs.n	8006ef0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	1ad2      	subs	r2, r2, r3
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f7ff ff9b 	bl	8006e20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006eea:	2300      	movs	r3, #0
 8006eec:	61fb      	str	r3, [r7, #28]
 8006eee:	e004      	b.n	8006efa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006efa:	f000 fe83 	bl	8007c04 <vPortExitCritical>

	return xReturn;
 8006efe:	69fb      	ldr	r3, [r7, #28]
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3720      	adds	r7, #32
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	20029a68 	.word	0x20029a68
 8006f0c:	20029a7c 	.word	0x20029a7c

08006f10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006f14:	4b03      	ldr	r3, [pc, #12]	; (8006f24 <vTaskMissedYield+0x14>)
 8006f16:	2201      	movs	r2, #1
 8006f18:	601a      	str	r2, [r3, #0]
}
 8006f1a:	bf00      	nop
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	20029a78 	.word	0x20029a78

08006f28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006f30:	f000 f852 	bl	8006fd8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f34:	4b06      	ldr	r3, [pc, #24]	; (8006f50 <prvIdleTask+0x28>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d9f9      	bls.n	8006f30 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006f3c:	4b05      	ldr	r3, [pc, #20]	; (8006f54 <prvIdleTask+0x2c>)
 8006f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f42:	601a      	str	r2, [r3, #0]
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006f4c:	e7f0      	b.n	8006f30 <prvIdleTask+0x8>
 8006f4e:	bf00      	nop
 8006f50:	20029594 	.word	0x20029594
 8006f54:	e000ed04 	.word	0xe000ed04

08006f58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b082      	sub	sp, #8
 8006f5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f5e:	2300      	movs	r3, #0
 8006f60:	607b      	str	r3, [r7, #4]
 8006f62:	e00c      	b.n	8006f7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4a12      	ldr	r2, [pc, #72]	; (8006fb8 <prvInitialiseTaskLists+0x60>)
 8006f70:	4413      	add	r3, r2
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe fcf4 	bl	8005960 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	607b      	str	r3, [r7, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2b37      	cmp	r3, #55	; 0x37
 8006f82:	d9ef      	bls.n	8006f64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006f84:	480d      	ldr	r0, [pc, #52]	; (8006fbc <prvInitialiseTaskLists+0x64>)
 8006f86:	f7fe fceb 	bl	8005960 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006f8a:	480d      	ldr	r0, [pc, #52]	; (8006fc0 <prvInitialiseTaskLists+0x68>)
 8006f8c:	f7fe fce8 	bl	8005960 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006f90:	480c      	ldr	r0, [pc, #48]	; (8006fc4 <prvInitialiseTaskLists+0x6c>)
 8006f92:	f7fe fce5 	bl	8005960 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006f96:	480c      	ldr	r0, [pc, #48]	; (8006fc8 <prvInitialiseTaskLists+0x70>)
 8006f98:	f7fe fce2 	bl	8005960 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006f9c:	480b      	ldr	r0, [pc, #44]	; (8006fcc <prvInitialiseTaskLists+0x74>)
 8006f9e:	f7fe fcdf 	bl	8005960 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006fa2:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <prvInitialiseTaskLists+0x78>)
 8006fa4:	4a05      	ldr	r2, [pc, #20]	; (8006fbc <prvInitialiseTaskLists+0x64>)
 8006fa6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006fa8:	4b0a      	ldr	r3, [pc, #40]	; (8006fd4 <prvInitialiseTaskLists+0x7c>)
 8006faa:	4a05      	ldr	r2, [pc, #20]	; (8006fc0 <prvInitialiseTaskLists+0x68>)
 8006fac:	601a      	str	r2, [r3, #0]
}
 8006fae:	bf00      	nop
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	20029594 	.word	0x20029594
 8006fbc:	200299f4 	.word	0x200299f4
 8006fc0:	20029a08 	.word	0x20029a08
 8006fc4:	20029a24 	.word	0x20029a24
 8006fc8:	20029a38 	.word	0x20029a38
 8006fcc:	20029a50 	.word	0x20029a50
 8006fd0:	20029a1c 	.word	0x20029a1c
 8006fd4:	20029a20 	.word	0x20029a20

08006fd8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006fde:	e019      	b.n	8007014 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006fe0:	f000 fde0 	bl	8007ba4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fe4:	4b10      	ldr	r3, [pc, #64]	; (8007028 <prvCheckTasksWaitingTermination+0x50>)
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3304      	adds	r3, #4
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7fe fd3f 	bl	8005a74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006ff6:	4b0d      	ldr	r3, [pc, #52]	; (800702c <prvCheckTasksWaitingTermination+0x54>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	4a0b      	ldr	r2, [pc, #44]	; (800702c <prvCheckTasksWaitingTermination+0x54>)
 8006ffe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007000:	4b0b      	ldr	r3, [pc, #44]	; (8007030 <prvCheckTasksWaitingTermination+0x58>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	3b01      	subs	r3, #1
 8007006:	4a0a      	ldr	r2, [pc, #40]	; (8007030 <prvCheckTasksWaitingTermination+0x58>)
 8007008:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800700a:	f000 fdfb 	bl	8007c04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f810 	bl	8007034 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007014:	4b06      	ldr	r3, [pc, #24]	; (8007030 <prvCheckTasksWaitingTermination+0x58>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1e1      	bne.n	8006fe0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800701c:	bf00      	nop
 800701e:	bf00      	nop
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	20029a38 	.word	0x20029a38
 800702c:	20029a64 	.word	0x20029a64
 8007030:	20029a4c 	.word	0x20029a4c

08007034 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007042:	2b00      	cmp	r3, #0
 8007044:	d108      	bne.n	8007058 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704a:	4618      	mov	r0, r3
 800704c:	f000 ff90 	bl	8007f70 <vPortFree>
				vPortFree( pxTCB );
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 ff8d 	bl	8007f70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007056:	e018      	b.n	800708a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800705e:	2b01      	cmp	r3, #1
 8007060:	d103      	bne.n	800706a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 ff84 	bl	8007f70 <vPortFree>
	}
 8007068:	e00f      	b.n	800708a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007070:	2b02      	cmp	r3, #2
 8007072:	d00a      	beq.n	800708a <prvDeleteTCB+0x56>
	__asm volatile
 8007074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007078:	f383 8811 	msr	BASEPRI, r3
 800707c:	f3bf 8f6f 	isb	sy
 8007080:	f3bf 8f4f 	dsb	sy
 8007084:	60fb      	str	r3, [r7, #12]
}
 8007086:	bf00      	nop
 8007088:	e7fe      	b.n	8007088 <prvDeleteTCB+0x54>
	}
 800708a:	bf00      	nop
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
	...

08007094 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800709a:	4b0c      	ldr	r3, [pc, #48]	; (80070cc <prvResetNextTaskUnblockTime+0x38>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d104      	bne.n	80070ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80070a4:	4b0a      	ldr	r3, [pc, #40]	; (80070d0 <prvResetNextTaskUnblockTime+0x3c>)
 80070a6:	f04f 32ff 	mov.w	r2, #4294967295
 80070aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80070ac:	e008      	b.n	80070c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070ae:	4b07      	ldr	r3, [pc, #28]	; (80070cc <prvResetNextTaskUnblockTime+0x38>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	4a04      	ldr	r2, [pc, #16]	; (80070d0 <prvResetNextTaskUnblockTime+0x3c>)
 80070be:	6013      	str	r3, [r2, #0]
}
 80070c0:	bf00      	nop
 80070c2:	370c      	adds	r7, #12
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr
 80070cc:	20029a1c 	.word	0x20029a1c
 80070d0:	20029a84 	.word	0x20029a84

080070d4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80070da:	4b05      	ldr	r3, [pc, #20]	; (80070f0 <xTaskGetCurrentTaskHandle+0x1c>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	607b      	str	r3, [r7, #4]

		return xReturn;
 80070e0:	687b      	ldr	r3, [r7, #4]
	}
 80070e2:	4618      	mov	r0, r3
 80070e4:	370c      	adds	r7, #12
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	20029590 	.word	0x20029590

080070f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80070fa:	4b0b      	ldr	r3, [pc, #44]	; (8007128 <xTaskGetSchedulerState+0x34>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d102      	bne.n	8007108 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007102:	2301      	movs	r3, #1
 8007104:	607b      	str	r3, [r7, #4]
 8007106:	e008      	b.n	800711a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007108:	4b08      	ldr	r3, [pc, #32]	; (800712c <xTaskGetSchedulerState+0x38>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d102      	bne.n	8007116 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007110:	2302      	movs	r3, #2
 8007112:	607b      	str	r3, [r7, #4]
 8007114:	e001      	b.n	800711a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007116:	2300      	movs	r3, #0
 8007118:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800711a:	687b      	ldr	r3, [r7, #4]
	}
 800711c:	4618      	mov	r0, r3
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	20029a70 	.word	0x20029a70
 800712c:	20029a8c 	.word	0x20029a8c

08007130 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007130:	b580      	push	{r7, lr}
 8007132:	b086      	sub	sp, #24
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800713c:	2300      	movs	r3, #0
 800713e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d056      	beq.n	80071f4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007146:	4b2e      	ldr	r3, [pc, #184]	; (8007200 <xTaskPriorityDisinherit+0xd0>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	429a      	cmp	r2, r3
 800714e:	d00a      	beq.n	8007166 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007154:	f383 8811 	msr	BASEPRI, r3
 8007158:	f3bf 8f6f 	isb	sy
 800715c:	f3bf 8f4f 	dsb	sy
 8007160:	60fb      	str	r3, [r7, #12]
}
 8007162:	bf00      	nop
 8007164:	e7fe      	b.n	8007164 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800716a:	2b00      	cmp	r3, #0
 800716c:	d10a      	bne.n	8007184 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800716e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007172:	f383 8811 	msr	BASEPRI, r3
 8007176:	f3bf 8f6f 	isb	sy
 800717a:	f3bf 8f4f 	dsb	sy
 800717e:	60bb      	str	r3, [r7, #8]
}
 8007180:	bf00      	nop
 8007182:	e7fe      	b.n	8007182 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007188:	1e5a      	subs	r2, r3, #1
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007196:	429a      	cmp	r2, r3
 8007198:	d02c      	beq.n	80071f4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d128      	bne.n	80071f4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	3304      	adds	r3, #4
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fe fc64 	bl	8005a74 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071c4:	4b0f      	ldr	r3, [pc, #60]	; (8007204 <xTaskPriorityDisinherit+0xd4>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d903      	bls.n	80071d4 <xTaskPriorityDisinherit+0xa4>
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d0:	4a0c      	ldr	r2, [pc, #48]	; (8007204 <xTaskPriorityDisinherit+0xd4>)
 80071d2:	6013      	str	r3, [r2, #0]
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d8:	4613      	mov	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	4a09      	ldr	r2, [pc, #36]	; (8007208 <xTaskPriorityDisinherit+0xd8>)
 80071e2:	441a      	add	r2, r3
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	3304      	adds	r3, #4
 80071e8:	4619      	mov	r1, r3
 80071ea:	4610      	mov	r0, r2
 80071ec:	f7fe fbe5 	bl	80059ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80071f0:	2301      	movs	r3, #1
 80071f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80071f4:	697b      	ldr	r3, [r7, #20]
	}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3718      	adds	r7, #24
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	20029590 	.word	0x20029590
 8007204:	20029a6c 	.word	0x20029a6c
 8007208:	20029594 	.word	0x20029594

0800720c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007216:	4b21      	ldr	r3, [pc, #132]	; (800729c <prvAddCurrentTaskToDelayedList+0x90>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800721c:	4b20      	ldr	r3, [pc, #128]	; (80072a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3304      	adds	r3, #4
 8007222:	4618      	mov	r0, r3
 8007224:	f7fe fc26 	bl	8005a74 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722e:	d10a      	bne.n	8007246 <prvAddCurrentTaskToDelayedList+0x3a>
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d007      	beq.n	8007246 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007236:	4b1a      	ldr	r3, [pc, #104]	; (80072a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3304      	adds	r3, #4
 800723c:	4619      	mov	r1, r3
 800723e:	4819      	ldr	r0, [pc, #100]	; (80072a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007240:	f7fe fbbb 	bl	80059ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007244:	e026      	b.n	8007294 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4413      	add	r3, r2
 800724c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800724e:	4b14      	ldr	r3, [pc, #80]	; (80072a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68ba      	ldr	r2, [r7, #8]
 8007254:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	429a      	cmp	r2, r3
 800725c:	d209      	bcs.n	8007272 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800725e:	4b12      	ldr	r3, [pc, #72]	; (80072a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	4b0f      	ldr	r3, [pc, #60]	; (80072a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3304      	adds	r3, #4
 8007268:	4619      	mov	r1, r3
 800726a:	4610      	mov	r0, r2
 800726c:	f7fe fbc9 	bl	8005a02 <vListInsert>
}
 8007270:	e010      	b.n	8007294 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007272:	4b0e      	ldr	r3, [pc, #56]	; (80072ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	4b0a      	ldr	r3, [pc, #40]	; (80072a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	3304      	adds	r3, #4
 800727c:	4619      	mov	r1, r3
 800727e:	4610      	mov	r0, r2
 8007280:	f7fe fbbf 	bl	8005a02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007284:	4b0a      	ldr	r3, [pc, #40]	; (80072b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68ba      	ldr	r2, [r7, #8]
 800728a:	429a      	cmp	r2, r3
 800728c:	d202      	bcs.n	8007294 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800728e:	4a08      	ldr	r2, [pc, #32]	; (80072b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	6013      	str	r3, [r2, #0]
}
 8007294:	bf00      	nop
 8007296:	3710      	adds	r7, #16
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}
 800729c:	20029a68 	.word	0x20029a68
 80072a0:	20029590 	.word	0x20029590
 80072a4:	20029a50 	.word	0x20029a50
 80072a8:	20029a20 	.word	0x20029a20
 80072ac:	20029a1c 	.word	0x20029a1c
 80072b0:	20029a84 	.word	0x20029a84

080072b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b08a      	sub	sp, #40	; 0x28
 80072b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80072ba:	2300      	movs	r3, #0
 80072bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80072be:	f000 fb07 	bl	80078d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80072c2:	4b1c      	ldr	r3, [pc, #112]	; (8007334 <xTimerCreateTimerTask+0x80>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d021      	beq.n	800730e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80072ca:	2300      	movs	r3, #0
 80072cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80072ce:	2300      	movs	r3, #0
 80072d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80072d2:	1d3a      	adds	r2, r7, #4
 80072d4:	f107 0108 	add.w	r1, r7, #8
 80072d8:	f107 030c 	add.w	r3, r7, #12
 80072dc:	4618      	mov	r0, r3
 80072de:	f7fe fb25 	bl	800592c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80072e2:	6879      	ldr	r1, [r7, #4]
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	68fa      	ldr	r2, [r7, #12]
 80072e8:	9202      	str	r2, [sp, #8]
 80072ea:	9301      	str	r3, [sp, #4]
 80072ec:	2302      	movs	r3, #2
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	2300      	movs	r3, #0
 80072f2:	460a      	mov	r2, r1
 80072f4:	4910      	ldr	r1, [pc, #64]	; (8007338 <xTimerCreateTimerTask+0x84>)
 80072f6:	4811      	ldr	r0, [pc, #68]	; (800733c <xTimerCreateTimerTask+0x88>)
 80072f8:	f7ff f8ce 	bl	8006498 <xTaskCreateStatic>
 80072fc:	4603      	mov	r3, r0
 80072fe:	4a10      	ldr	r2, [pc, #64]	; (8007340 <xTimerCreateTimerTask+0x8c>)
 8007300:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007302:	4b0f      	ldr	r3, [pc, #60]	; (8007340 <xTimerCreateTimerTask+0x8c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800730a:	2301      	movs	r3, #1
 800730c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d10a      	bne.n	800732a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007318:	f383 8811 	msr	BASEPRI, r3
 800731c:	f3bf 8f6f 	isb	sy
 8007320:	f3bf 8f4f 	dsb	sy
 8007324:	613b      	str	r3, [r7, #16]
}
 8007326:	bf00      	nop
 8007328:	e7fe      	b.n	8007328 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800732a:	697b      	ldr	r3, [r7, #20]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	20029ac0 	.word	0x20029ac0
 8007338:	080084a0 	.word	0x080084a0
 800733c:	08007479 	.word	0x08007479
 8007340:	20029ac4 	.word	0x20029ac4

08007344 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08a      	sub	sp, #40	; 0x28
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
 8007350:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007352:	2300      	movs	r3, #0
 8007354:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10a      	bne.n	8007372 <xTimerGenericCommand+0x2e>
	__asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	623b      	str	r3, [r7, #32]
}
 800736e:	bf00      	nop
 8007370:	e7fe      	b.n	8007370 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007372:	4b1a      	ldr	r3, [pc, #104]	; (80073dc <xTimerGenericCommand+0x98>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d02a      	beq.n	80073d0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	2b05      	cmp	r3, #5
 800738a:	dc18      	bgt.n	80073be <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800738c:	f7ff feb2 	bl	80070f4 <xTaskGetSchedulerState>
 8007390:	4603      	mov	r3, r0
 8007392:	2b02      	cmp	r3, #2
 8007394:	d109      	bne.n	80073aa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007396:	4b11      	ldr	r3, [pc, #68]	; (80073dc <xTimerGenericCommand+0x98>)
 8007398:	6818      	ldr	r0, [r3, #0]
 800739a:	f107 0110 	add.w	r1, r7, #16
 800739e:	2300      	movs	r3, #0
 80073a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073a2:	f7fe fc95 	bl	8005cd0 <xQueueGenericSend>
 80073a6:	6278      	str	r0, [r7, #36]	; 0x24
 80073a8:	e012      	b.n	80073d0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80073aa:	4b0c      	ldr	r3, [pc, #48]	; (80073dc <xTimerGenericCommand+0x98>)
 80073ac:	6818      	ldr	r0, [r3, #0]
 80073ae:	f107 0110 	add.w	r1, r7, #16
 80073b2:	2300      	movs	r3, #0
 80073b4:	2200      	movs	r2, #0
 80073b6:	f7fe fc8b 	bl	8005cd0 <xQueueGenericSend>
 80073ba:	6278      	str	r0, [r7, #36]	; 0x24
 80073bc:	e008      	b.n	80073d0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80073be:	4b07      	ldr	r3, [pc, #28]	; (80073dc <xTimerGenericCommand+0x98>)
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	f107 0110 	add.w	r1, r7, #16
 80073c6:	2300      	movs	r3, #0
 80073c8:	683a      	ldr	r2, [r7, #0]
 80073ca:	f7fe fd7f 	bl	8005ecc <xQueueGenericSendFromISR>
 80073ce:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80073d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3728      	adds	r7, #40	; 0x28
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	20029ac0 	.word	0x20029ac0

080073e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b088      	sub	sp, #32
 80073e4:	af02      	add	r7, sp, #8
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073ea:	4b22      	ldr	r3, [pc, #136]	; (8007474 <prvProcessExpiredTimer+0x94>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	3304      	adds	r3, #4
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7fe fb3b 	bl	8005a74 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007404:	f003 0304 	and.w	r3, r3, #4
 8007408:	2b00      	cmp	r3, #0
 800740a:	d022      	beq.n	8007452 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	699a      	ldr	r2, [r3, #24]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	18d1      	adds	r1, r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	683a      	ldr	r2, [r7, #0]
 8007418:	6978      	ldr	r0, [r7, #20]
 800741a:	f000 f8d1 	bl	80075c0 <prvInsertTimerInActiveList>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d01f      	beq.n	8007464 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007424:	2300      	movs	r3, #0
 8007426:	9300      	str	r3, [sp, #0]
 8007428:	2300      	movs	r3, #0
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	2100      	movs	r1, #0
 800742e:	6978      	ldr	r0, [r7, #20]
 8007430:	f7ff ff88 	bl	8007344 <xTimerGenericCommand>
 8007434:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d113      	bne.n	8007464 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800743c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007440:	f383 8811 	msr	BASEPRI, r3
 8007444:	f3bf 8f6f 	isb	sy
 8007448:	f3bf 8f4f 	dsb	sy
 800744c:	60fb      	str	r3, [r7, #12]
}
 800744e:	bf00      	nop
 8007450:	e7fe      	b.n	8007450 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007458:	f023 0301 	bic.w	r3, r3, #1
 800745c:	b2da      	uxtb	r2, r3
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	6a1b      	ldr	r3, [r3, #32]
 8007468:	6978      	ldr	r0, [r7, #20]
 800746a:	4798      	blx	r3
}
 800746c:	bf00      	nop
 800746e:	3718      	adds	r7, #24
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	20029ab8 	.word	0x20029ab8

08007478 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007480:	f107 0308 	add.w	r3, r7, #8
 8007484:	4618      	mov	r0, r3
 8007486:	f000 f857 	bl	8007538 <prvGetNextExpireTime>
 800748a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	4619      	mov	r1, r3
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 f803 	bl	800749c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007496:	f000 f8d5 	bl	8007644 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800749a:	e7f1      	b.n	8007480 <prvTimerTask+0x8>

0800749c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80074a6:	f7ff fa33 	bl	8006910 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80074aa:	f107 0308 	add.w	r3, r7, #8
 80074ae:	4618      	mov	r0, r3
 80074b0:	f000 f866 	bl	8007580 <prvSampleTimeNow>
 80074b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d130      	bne.n	800751e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10a      	bne.n	80074d8 <prvProcessTimerOrBlockTask+0x3c>
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d806      	bhi.n	80074d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80074ca:	f7ff fa2f 	bl	800692c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80074ce:	68f9      	ldr	r1, [r7, #12]
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f7ff ff85 	bl	80073e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80074d6:	e024      	b.n	8007522 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d008      	beq.n	80074f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80074de:	4b13      	ldr	r3, [pc, #76]	; (800752c <prvProcessTimerOrBlockTask+0x90>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d101      	bne.n	80074ec <prvProcessTimerOrBlockTask+0x50>
 80074e8:	2301      	movs	r3, #1
 80074ea:	e000      	b.n	80074ee <prvProcessTimerOrBlockTask+0x52>
 80074ec:	2300      	movs	r3, #0
 80074ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80074f0:	4b0f      	ldr	r3, [pc, #60]	; (8007530 <prvProcessTimerOrBlockTask+0x94>)
 80074f2:	6818      	ldr	r0, [r3, #0]
 80074f4:	687a      	ldr	r2, [r7, #4]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	4619      	mov	r1, r3
 80074fe:	f7fe ff97 	bl	8006430 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007502:	f7ff fa13 	bl	800692c <xTaskResumeAll>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d10a      	bne.n	8007522 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800750c:	4b09      	ldr	r3, [pc, #36]	; (8007534 <prvProcessTimerOrBlockTask+0x98>)
 800750e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007512:	601a      	str	r2, [r3, #0]
 8007514:	f3bf 8f4f 	dsb	sy
 8007518:	f3bf 8f6f 	isb	sy
}
 800751c:	e001      	b.n	8007522 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800751e:	f7ff fa05 	bl	800692c <xTaskResumeAll>
}
 8007522:	bf00      	nop
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	20029abc 	.word	0x20029abc
 8007530:	20029ac0 	.word	0x20029ac0
 8007534:	e000ed04 	.word	0xe000ed04

08007538 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007540:	4b0e      	ldr	r3, [pc, #56]	; (800757c <prvGetNextExpireTime+0x44>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d101      	bne.n	800754e <prvGetNextExpireTime+0x16>
 800754a:	2201      	movs	r2, #1
 800754c:	e000      	b.n	8007550 <prvGetNextExpireTime+0x18>
 800754e:	2200      	movs	r2, #0
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d105      	bne.n	8007568 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800755c:	4b07      	ldr	r3, [pc, #28]	; (800757c <prvGetNextExpireTime+0x44>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	68db      	ldr	r3, [r3, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	60fb      	str	r3, [r7, #12]
 8007566:	e001      	b.n	800756c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800756c:	68fb      	ldr	r3, [r7, #12]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	20029ab8 	.word	0x20029ab8

08007580 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007588:	f7ff fa6e 	bl	8006a68 <xTaskGetTickCount>
 800758c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800758e:	4b0b      	ldr	r3, [pc, #44]	; (80075bc <prvSampleTimeNow+0x3c>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	429a      	cmp	r2, r3
 8007596:	d205      	bcs.n	80075a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007598:	f000 f936 	bl	8007808 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	e002      	b.n	80075aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80075aa:	4a04      	ldr	r2, [pc, #16]	; (80075bc <prvSampleTimeNow+0x3c>)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80075b0:	68fb      	ldr	r3, [r7, #12]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	bf00      	nop
 80075bc:	20029ac8 	.word	0x20029ac8

080075c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b086      	sub	sp, #24
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	60b9      	str	r1, [r7, #8]
 80075ca:	607a      	str	r2, [r7, #4]
 80075cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80075ce:	2300      	movs	r3, #0
 80075d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	68fa      	ldr	r2, [r7, #12]
 80075dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80075de:	68ba      	ldr	r2, [r7, #8]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d812      	bhi.n	800760c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	1ad2      	subs	r2, r2, r3
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	699b      	ldr	r3, [r3, #24]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d302      	bcc.n	80075fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80075f4:	2301      	movs	r3, #1
 80075f6:	617b      	str	r3, [r7, #20]
 80075f8:	e01b      	b.n	8007632 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80075fa:	4b10      	ldr	r3, [pc, #64]	; (800763c <prvInsertTimerInActiveList+0x7c>)
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	3304      	adds	r3, #4
 8007602:	4619      	mov	r1, r3
 8007604:	4610      	mov	r0, r2
 8007606:	f7fe f9fc 	bl	8005a02 <vListInsert>
 800760a:	e012      	b.n	8007632 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	429a      	cmp	r2, r3
 8007612:	d206      	bcs.n	8007622 <prvInsertTimerInActiveList+0x62>
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	429a      	cmp	r2, r3
 800761a:	d302      	bcc.n	8007622 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800761c:	2301      	movs	r3, #1
 800761e:	617b      	str	r3, [r7, #20]
 8007620:	e007      	b.n	8007632 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007622:	4b07      	ldr	r3, [pc, #28]	; (8007640 <prvInsertTimerInActiveList+0x80>)
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	3304      	adds	r3, #4
 800762a:	4619      	mov	r1, r3
 800762c:	4610      	mov	r0, r2
 800762e:	f7fe f9e8 	bl	8005a02 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007632:	697b      	ldr	r3, [r7, #20]
}
 8007634:	4618      	mov	r0, r3
 8007636:	3718      	adds	r7, #24
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}
 800763c:	20029abc 	.word	0x20029abc
 8007640:	20029ab8 	.word	0x20029ab8

08007644 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b08e      	sub	sp, #56	; 0x38
 8007648:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800764a:	e0ca      	b.n	80077e2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	da18      	bge.n	8007684 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007652:	1d3b      	adds	r3, r7, #4
 8007654:	3304      	adds	r3, #4
 8007656:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10a      	bne.n	8007674 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	61fb      	str	r3, [r7, #28]
}
 8007670:	bf00      	nop
 8007672:	e7fe      	b.n	8007672 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800767a:	6850      	ldr	r0, [r2, #4]
 800767c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800767e:	6892      	ldr	r2, [r2, #8]
 8007680:	4611      	mov	r1, r2
 8007682:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	f2c0 80aa 	blt.w	80077e0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007692:	695b      	ldr	r3, [r3, #20]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d004      	beq.n	80076a2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800769a:	3304      	adds	r3, #4
 800769c:	4618      	mov	r0, r3
 800769e:	f7fe f9e9 	bl	8005a74 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80076a2:	463b      	mov	r3, r7
 80076a4:	4618      	mov	r0, r3
 80076a6:	f7ff ff6b 	bl	8007580 <prvSampleTimeNow>
 80076aa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2b09      	cmp	r3, #9
 80076b0:	f200 8097 	bhi.w	80077e2 <prvProcessReceivedCommands+0x19e>
 80076b4:	a201      	add	r2, pc, #4	; (adr r2, 80076bc <prvProcessReceivedCommands+0x78>)
 80076b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ba:	bf00      	nop
 80076bc:	080076e5 	.word	0x080076e5
 80076c0:	080076e5 	.word	0x080076e5
 80076c4:	080076e5 	.word	0x080076e5
 80076c8:	08007759 	.word	0x08007759
 80076cc:	0800776d 	.word	0x0800776d
 80076d0:	080077b7 	.word	0x080077b7
 80076d4:	080076e5 	.word	0x080076e5
 80076d8:	080076e5 	.word	0x080076e5
 80076dc:	08007759 	.word	0x08007759
 80076e0:	0800776d 	.word	0x0800776d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80076e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80076ea:	f043 0301 	orr.w	r3, r3, #1
 80076ee:	b2da      	uxtb	r2, r3
 80076f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	18d1      	adds	r1, r2, r3
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007702:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007704:	f7ff ff5c 	bl	80075c0 <prvInsertTimerInActiveList>
 8007708:	4603      	mov	r3, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d069      	beq.n	80077e2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800770e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007710:	6a1b      	ldr	r3, [r3, #32]
 8007712:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007714:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007718:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800771c:	f003 0304 	and.w	r3, r3, #4
 8007720:	2b00      	cmp	r3, #0
 8007722:	d05e      	beq.n	80077e2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007724:	68ba      	ldr	r2, [r7, #8]
 8007726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	441a      	add	r2, r3
 800772c:	2300      	movs	r3, #0
 800772e:	9300      	str	r3, [sp, #0]
 8007730:	2300      	movs	r3, #0
 8007732:	2100      	movs	r1, #0
 8007734:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007736:	f7ff fe05 	bl	8007344 <xTimerGenericCommand>
 800773a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800773c:	6a3b      	ldr	r3, [r7, #32]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d14f      	bne.n	80077e2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007746:	f383 8811 	msr	BASEPRI, r3
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	f3bf 8f4f 	dsb	sy
 8007752:	61bb      	str	r3, [r7, #24]
}
 8007754:	bf00      	nop
 8007756:	e7fe      	b.n	8007756 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800775a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800775e:	f023 0301 	bic.w	r3, r3, #1
 8007762:	b2da      	uxtb	r2, r3
 8007764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007766:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800776a:	e03a      	b.n	80077e2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800776c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007772:	f043 0301 	orr.w	r3, r3, #1
 8007776:	b2da      	uxtb	r2, r3
 8007778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800777a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800777e:	68ba      	ldr	r2, [r7, #8]
 8007780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007782:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007786:	699b      	ldr	r3, [r3, #24]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d10a      	bne.n	80077a2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800778c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	617b      	str	r3, [r7, #20]
}
 800779e:	bf00      	nop
 80077a0:	e7fe      	b.n	80077a0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80077a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a4:	699a      	ldr	r2, [r3, #24]
 80077a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a8:	18d1      	adds	r1, r2, r3
 80077aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077b0:	f7ff ff06 	bl	80075c0 <prvInsertTimerInActiveList>
					break;
 80077b4:	e015      	b.n	80077e2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80077b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80077bc:	f003 0302 	and.w	r3, r3, #2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d103      	bne.n	80077cc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80077c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077c6:	f000 fbd3 	bl	8007f70 <vPortFree>
 80077ca:	e00a      	b.n	80077e2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80077cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80077d2:	f023 0301 	bic.w	r3, r3, #1
 80077d6:	b2da      	uxtb	r2, r3
 80077d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80077de:	e000      	b.n	80077e2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80077e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077e2:	4b08      	ldr	r3, [pc, #32]	; (8007804 <prvProcessReceivedCommands+0x1c0>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	1d39      	adds	r1, r7, #4
 80077e8:	2200      	movs	r2, #0
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fe fc06 	bl	8005ffc <xQueueReceive>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f47f af2a 	bne.w	800764c <prvProcessReceivedCommands+0x8>
	}
}
 80077f8:	bf00      	nop
 80077fa:	bf00      	nop
 80077fc:	3730      	adds	r7, #48	; 0x30
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	20029ac0 	.word	0x20029ac0

08007808 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b088      	sub	sp, #32
 800780c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800780e:	e048      	b.n	80078a2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007810:	4b2d      	ldr	r3, [pc, #180]	; (80078c8 <prvSwitchTimerLists+0xc0>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800781a:	4b2b      	ldr	r3, [pc, #172]	; (80078c8 <prvSwitchTimerLists+0xc0>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	3304      	adds	r3, #4
 8007828:	4618      	mov	r0, r3
 800782a:	f7fe f923 	bl	8005a74 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6a1b      	ldr	r3, [r3, #32]
 8007832:	68f8      	ldr	r0, [r7, #12]
 8007834:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800783c:	f003 0304 	and.w	r3, r3, #4
 8007840:	2b00      	cmp	r3, #0
 8007842:	d02e      	beq.n	80078a2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	699b      	ldr	r3, [r3, #24]
 8007848:	693a      	ldr	r2, [r7, #16]
 800784a:	4413      	add	r3, r2
 800784c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	429a      	cmp	r2, r3
 8007854:	d90e      	bls.n	8007874 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	68ba      	ldr	r2, [r7, #8]
 800785a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007862:	4b19      	ldr	r3, [pc, #100]	; (80078c8 <prvSwitchTimerLists+0xc0>)
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	3304      	adds	r3, #4
 800786a:	4619      	mov	r1, r3
 800786c:	4610      	mov	r0, r2
 800786e:	f7fe f8c8 	bl	8005a02 <vListInsert>
 8007872:	e016      	b.n	80078a2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007874:	2300      	movs	r3, #0
 8007876:	9300      	str	r3, [sp, #0]
 8007878:	2300      	movs	r3, #0
 800787a:	693a      	ldr	r2, [r7, #16]
 800787c:	2100      	movs	r1, #0
 800787e:	68f8      	ldr	r0, [r7, #12]
 8007880:	f7ff fd60 	bl	8007344 <xTimerGenericCommand>
 8007884:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d10a      	bne.n	80078a2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800788c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007890:	f383 8811 	msr	BASEPRI, r3
 8007894:	f3bf 8f6f 	isb	sy
 8007898:	f3bf 8f4f 	dsb	sy
 800789c:	603b      	str	r3, [r7, #0]
}
 800789e:	bf00      	nop
 80078a0:	e7fe      	b.n	80078a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80078a2:	4b09      	ldr	r3, [pc, #36]	; (80078c8 <prvSwitchTimerLists+0xc0>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1b1      	bne.n	8007810 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80078ac:	4b06      	ldr	r3, [pc, #24]	; (80078c8 <prvSwitchTimerLists+0xc0>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80078b2:	4b06      	ldr	r3, [pc, #24]	; (80078cc <prvSwitchTimerLists+0xc4>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a04      	ldr	r2, [pc, #16]	; (80078c8 <prvSwitchTimerLists+0xc0>)
 80078b8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80078ba:	4a04      	ldr	r2, [pc, #16]	; (80078cc <prvSwitchTimerLists+0xc4>)
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	6013      	str	r3, [r2, #0]
}
 80078c0:	bf00      	nop
 80078c2:	3718      	adds	r7, #24
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	20029ab8 	.word	0x20029ab8
 80078cc:	20029abc 	.word	0x20029abc

080078d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80078d6:	f000 f965 	bl	8007ba4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80078da:	4b15      	ldr	r3, [pc, #84]	; (8007930 <prvCheckForValidListAndQueue+0x60>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d120      	bne.n	8007924 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80078e2:	4814      	ldr	r0, [pc, #80]	; (8007934 <prvCheckForValidListAndQueue+0x64>)
 80078e4:	f7fe f83c 	bl	8005960 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80078e8:	4813      	ldr	r0, [pc, #76]	; (8007938 <prvCheckForValidListAndQueue+0x68>)
 80078ea:	f7fe f839 	bl	8005960 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80078ee:	4b13      	ldr	r3, [pc, #76]	; (800793c <prvCheckForValidListAndQueue+0x6c>)
 80078f0:	4a10      	ldr	r2, [pc, #64]	; (8007934 <prvCheckForValidListAndQueue+0x64>)
 80078f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80078f4:	4b12      	ldr	r3, [pc, #72]	; (8007940 <prvCheckForValidListAndQueue+0x70>)
 80078f6:	4a10      	ldr	r2, [pc, #64]	; (8007938 <prvCheckForValidListAndQueue+0x68>)
 80078f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80078fa:	2300      	movs	r3, #0
 80078fc:	9300      	str	r3, [sp, #0]
 80078fe:	4b11      	ldr	r3, [pc, #68]	; (8007944 <prvCheckForValidListAndQueue+0x74>)
 8007900:	4a11      	ldr	r2, [pc, #68]	; (8007948 <prvCheckForValidListAndQueue+0x78>)
 8007902:	2110      	movs	r1, #16
 8007904:	200a      	movs	r0, #10
 8007906:	f7fe f947 	bl	8005b98 <xQueueGenericCreateStatic>
 800790a:	4603      	mov	r3, r0
 800790c:	4a08      	ldr	r2, [pc, #32]	; (8007930 <prvCheckForValidListAndQueue+0x60>)
 800790e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007910:	4b07      	ldr	r3, [pc, #28]	; (8007930 <prvCheckForValidListAndQueue+0x60>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d005      	beq.n	8007924 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007918:	4b05      	ldr	r3, [pc, #20]	; (8007930 <prvCheckForValidListAndQueue+0x60>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	490b      	ldr	r1, [pc, #44]	; (800794c <prvCheckForValidListAndQueue+0x7c>)
 800791e:	4618      	mov	r0, r3
 8007920:	f7fe fd5c 	bl	80063dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007924:	f000 f96e 	bl	8007c04 <vPortExitCritical>
}
 8007928:	bf00      	nop
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	20029ac0 	.word	0x20029ac0
 8007934:	20029a90 	.word	0x20029a90
 8007938:	20029aa4 	.word	0x20029aa4
 800793c:	20029ab8 	.word	0x20029ab8
 8007940:	20029abc 	.word	0x20029abc
 8007944:	20029b6c 	.word	0x20029b6c
 8007948:	20029acc 	.word	0x20029acc
 800794c:	080084a8 	.word	0x080084a8

08007950 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	3b04      	subs	r3, #4
 8007960:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007968:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	3b04      	subs	r3, #4
 800796e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	f023 0201 	bic.w	r2, r3, #1
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	3b04      	subs	r3, #4
 800797e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007980:	4a0c      	ldr	r2, [pc, #48]	; (80079b4 <pxPortInitialiseStack+0x64>)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	3b14      	subs	r3, #20
 800798a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	3b04      	subs	r3, #4
 8007996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f06f 0202 	mvn.w	r2, #2
 800799e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	3b20      	subs	r3, #32
 80079a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079a6:	68fb      	ldr	r3, [r7, #12]
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3714      	adds	r7, #20
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr
 80079b4:	080079b9 	.word	0x080079b9

080079b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80079be:	2300      	movs	r3, #0
 80079c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80079c2:	4b12      	ldr	r3, [pc, #72]	; (8007a0c <prvTaskExitError+0x54>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ca:	d00a      	beq.n	80079e2 <prvTaskExitError+0x2a>
	__asm volatile
 80079cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d0:	f383 8811 	msr	BASEPRI, r3
 80079d4:	f3bf 8f6f 	isb	sy
 80079d8:	f3bf 8f4f 	dsb	sy
 80079dc:	60fb      	str	r3, [r7, #12]
}
 80079de:	bf00      	nop
 80079e0:	e7fe      	b.n	80079e0 <prvTaskExitError+0x28>
	__asm volatile
 80079e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e6:	f383 8811 	msr	BASEPRI, r3
 80079ea:	f3bf 8f6f 	isb	sy
 80079ee:	f3bf 8f4f 	dsb	sy
 80079f2:	60bb      	str	r3, [r7, #8]
}
 80079f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80079f6:	bf00      	nop
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d0fc      	beq.n	80079f8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80079fe:	bf00      	nop
 8007a00:	bf00      	nop
 8007a02:	3714      	adds	r7, #20
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr
 8007a0c:	2000000c 	.word	0x2000000c

08007a10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a10:	4b07      	ldr	r3, [pc, #28]	; (8007a30 <pxCurrentTCBConst2>)
 8007a12:	6819      	ldr	r1, [r3, #0]
 8007a14:	6808      	ldr	r0, [r1, #0]
 8007a16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1a:	f380 8809 	msr	PSP, r0
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f04f 0000 	mov.w	r0, #0
 8007a26:	f380 8811 	msr	BASEPRI, r0
 8007a2a:	4770      	bx	lr
 8007a2c:	f3af 8000 	nop.w

08007a30 <pxCurrentTCBConst2>:
 8007a30:	20029590 	.word	0x20029590
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a34:	bf00      	nop
 8007a36:	bf00      	nop

08007a38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007a38:	4808      	ldr	r0, [pc, #32]	; (8007a5c <prvPortStartFirstTask+0x24>)
 8007a3a:	6800      	ldr	r0, [r0, #0]
 8007a3c:	6800      	ldr	r0, [r0, #0]
 8007a3e:	f380 8808 	msr	MSP, r0
 8007a42:	f04f 0000 	mov.w	r0, #0
 8007a46:	f380 8814 	msr	CONTROL, r0
 8007a4a:	b662      	cpsie	i
 8007a4c:	b661      	cpsie	f
 8007a4e:	f3bf 8f4f 	dsb	sy
 8007a52:	f3bf 8f6f 	isb	sy
 8007a56:	df00      	svc	0
 8007a58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a5a:	bf00      	nop
 8007a5c:	e000ed08 	.word	0xe000ed08

08007a60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b086      	sub	sp, #24
 8007a64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007a66:	4b46      	ldr	r3, [pc, #280]	; (8007b80 <xPortStartScheduler+0x120>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a46      	ldr	r2, [pc, #280]	; (8007b84 <xPortStartScheduler+0x124>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d10a      	bne.n	8007a86 <xPortStartScheduler+0x26>
	__asm volatile
 8007a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a74:	f383 8811 	msr	BASEPRI, r3
 8007a78:	f3bf 8f6f 	isb	sy
 8007a7c:	f3bf 8f4f 	dsb	sy
 8007a80:	613b      	str	r3, [r7, #16]
}
 8007a82:	bf00      	nop
 8007a84:	e7fe      	b.n	8007a84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007a86:	4b3e      	ldr	r3, [pc, #248]	; (8007b80 <xPortStartScheduler+0x120>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a3f      	ldr	r2, [pc, #252]	; (8007b88 <xPortStartScheduler+0x128>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d10a      	bne.n	8007aa6 <xPortStartScheduler+0x46>
	__asm volatile
 8007a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a94:	f383 8811 	msr	BASEPRI, r3
 8007a98:	f3bf 8f6f 	isb	sy
 8007a9c:	f3bf 8f4f 	dsb	sy
 8007aa0:	60fb      	str	r3, [r7, #12]
}
 8007aa2:	bf00      	nop
 8007aa4:	e7fe      	b.n	8007aa4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007aa6:	4b39      	ldr	r3, [pc, #228]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007aa8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	781b      	ldrb	r3, [r3, #0]
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	22ff      	movs	r2, #255	; 0xff
 8007ab6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ac0:	78fb      	ldrb	r3, [r7, #3]
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	4b31      	ldr	r3, [pc, #196]	; (8007b90 <xPortStartScheduler+0x130>)
 8007acc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ace:	4b31      	ldr	r3, [pc, #196]	; (8007b94 <xPortStartScheduler+0x134>)
 8007ad0:	2207      	movs	r2, #7
 8007ad2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ad4:	e009      	b.n	8007aea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007ad6:	4b2f      	ldr	r3, [pc, #188]	; (8007b94 <xPortStartScheduler+0x134>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	4a2d      	ldr	r2, [pc, #180]	; (8007b94 <xPortStartScheduler+0x134>)
 8007ade:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ae0:	78fb      	ldrb	r3, [r7, #3]
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	005b      	lsls	r3, r3, #1
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007aea:	78fb      	ldrb	r3, [r7, #3]
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007af2:	2b80      	cmp	r3, #128	; 0x80
 8007af4:	d0ef      	beq.n	8007ad6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007af6:	4b27      	ldr	r3, [pc, #156]	; (8007b94 <xPortStartScheduler+0x134>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f1c3 0307 	rsb	r3, r3, #7
 8007afe:	2b04      	cmp	r3, #4
 8007b00:	d00a      	beq.n	8007b18 <xPortStartScheduler+0xb8>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	60bb      	str	r3, [r7, #8]
}
 8007b14:	bf00      	nop
 8007b16:	e7fe      	b.n	8007b16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007b18:	4b1e      	ldr	r3, [pc, #120]	; (8007b94 <xPortStartScheduler+0x134>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	021b      	lsls	r3, r3, #8
 8007b1e:	4a1d      	ldr	r2, [pc, #116]	; (8007b94 <xPortStartScheduler+0x134>)
 8007b20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007b22:	4b1c      	ldr	r3, [pc, #112]	; (8007b94 <xPortStartScheduler+0x134>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b2a:	4a1a      	ldr	r2, [pc, #104]	; (8007b94 <xPortStartScheduler+0x134>)
 8007b2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	b2da      	uxtb	r2, r3
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b36:	4b18      	ldr	r3, [pc, #96]	; (8007b98 <xPortStartScheduler+0x138>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a17      	ldr	r2, [pc, #92]	; (8007b98 <xPortStartScheduler+0x138>)
 8007b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b42:	4b15      	ldr	r3, [pc, #84]	; (8007b98 <xPortStartScheduler+0x138>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a14      	ldr	r2, [pc, #80]	; (8007b98 <xPortStartScheduler+0x138>)
 8007b48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007b4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b4e:	f000 f8dd 	bl	8007d0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b52:	4b12      	ldr	r3, [pc, #72]	; (8007b9c <xPortStartScheduler+0x13c>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007b58:	f000 f8fc 	bl	8007d54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007b5c:	4b10      	ldr	r3, [pc, #64]	; (8007ba0 <xPortStartScheduler+0x140>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a0f      	ldr	r2, [pc, #60]	; (8007ba0 <xPortStartScheduler+0x140>)
 8007b62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007b66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b68:	f7ff ff66 	bl	8007a38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007b6c:	f7ff f846 	bl	8006bfc <vTaskSwitchContext>
	prvTaskExitError();
 8007b70:	f7ff ff22 	bl	80079b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007b74:	2300      	movs	r3, #0
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3718      	adds	r7, #24
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop
 8007b80:	e000ed00 	.word	0xe000ed00
 8007b84:	410fc271 	.word	0x410fc271
 8007b88:	410fc270 	.word	0x410fc270
 8007b8c:	e000e400 	.word	0xe000e400
 8007b90:	20029bbc 	.word	0x20029bbc
 8007b94:	20029bc0 	.word	0x20029bc0
 8007b98:	e000ed20 	.word	0xe000ed20
 8007b9c:	2000000c 	.word	0x2000000c
 8007ba0:	e000ef34 	.word	0xe000ef34

08007ba4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
	__asm volatile
 8007baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	607b      	str	r3, [r7, #4]
}
 8007bbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007bbe:	4b0f      	ldr	r3, [pc, #60]	; (8007bfc <vPortEnterCritical+0x58>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	4a0d      	ldr	r2, [pc, #52]	; (8007bfc <vPortEnterCritical+0x58>)
 8007bc6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007bc8:	4b0c      	ldr	r3, [pc, #48]	; (8007bfc <vPortEnterCritical+0x58>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d10f      	bne.n	8007bf0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007bd0:	4b0b      	ldr	r3, [pc, #44]	; (8007c00 <vPortEnterCritical+0x5c>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d00a      	beq.n	8007bf0 <vPortEnterCritical+0x4c>
	__asm volatile
 8007bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bde:	f383 8811 	msr	BASEPRI, r3
 8007be2:	f3bf 8f6f 	isb	sy
 8007be6:	f3bf 8f4f 	dsb	sy
 8007bea:	603b      	str	r3, [r7, #0]
}
 8007bec:	bf00      	nop
 8007bee:	e7fe      	b.n	8007bee <vPortEnterCritical+0x4a>
	}
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr
 8007bfc:	2000000c 	.word	0x2000000c
 8007c00:	e000ed04 	.word	0xe000ed04

08007c04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007c0a:	4b12      	ldr	r3, [pc, #72]	; (8007c54 <vPortExitCritical+0x50>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d10a      	bne.n	8007c28 <vPortExitCritical+0x24>
	__asm volatile
 8007c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c16:	f383 8811 	msr	BASEPRI, r3
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	607b      	str	r3, [r7, #4]
}
 8007c24:	bf00      	nop
 8007c26:	e7fe      	b.n	8007c26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c28:	4b0a      	ldr	r3, [pc, #40]	; (8007c54 <vPortExitCritical+0x50>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	4a09      	ldr	r2, [pc, #36]	; (8007c54 <vPortExitCritical+0x50>)
 8007c30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c32:	4b08      	ldr	r3, [pc, #32]	; (8007c54 <vPortExitCritical+0x50>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d105      	bne.n	8007c46 <vPortExitCritical+0x42>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	f383 8811 	msr	BASEPRI, r3
}
 8007c44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c46:	bf00      	nop
 8007c48:	370c      	adds	r7, #12
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	2000000c 	.word	0x2000000c
	...

08007c60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c60:	f3ef 8009 	mrs	r0, PSP
 8007c64:	f3bf 8f6f 	isb	sy
 8007c68:	4b15      	ldr	r3, [pc, #84]	; (8007cc0 <pxCurrentTCBConst>)
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	f01e 0f10 	tst.w	lr, #16
 8007c70:	bf08      	it	eq
 8007c72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007c76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c7a:	6010      	str	r0, [r2, #0]
 8007c7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007c80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007c84:	f380 8811 	msr	BASEPRI, r0
 8007c88:	f3bf 8f4f 	dsb	sy
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	f7fe ffb4 	bl	8006bfc <vTaskSwitchContext>
 8007c94:	f04f 0000 	mov.w	r0, #0
 8007c98:	f380 8811 	msr	BASEPRI, r0
 8007c9c:	bc09      	pop	{r0, r3}
 8007c9e:	6819      	ldr	r1, [r3, #0]
 8007ca0:	6808      	ldr	r0, [r1, #0]
 8007ca2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca6:	f01e 0f10 	tst.w	lr, #16
 8007caa:	bf08      	it	eq
 8007cac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007cb0:	f380 8809 	msr	PSP, r0
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	f3af 8000 	nop.w

08007cc0 <pxCurrentTCBConst>:
 8007cc0:	20029590 	.word	0x20029590
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007cc4:	bf00      	nop
 8007cc6:	bf00      	nop

08007cc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	607b      	str	r3, [r7, #4]
}
 8007ce0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ce2:	f7fe fed1 	bl	8006a88 <xTaskIncrementTick>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d003      	beq.n	8007cf4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007cec:	4b06      	ldr	r3, [pc, #24]	; (8007d08 <SysTick_Handler+0x40>)
 8007cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cf2:	601a      	str	r2, [r3, #0]
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	f383 8811 	msr	BASEPRI, r3
}
 8007cfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d00:	bf00      	nop
 8007d02:	3708      	adds	r7, #8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	e000ed04 	.word	0xe000ed04

08007d0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007d10:	4b0b      	ldr	r3, [pc, #44]	; (8007d40 <vPortSetupTimerInterrupt+0x34>)
 8007d12:	2200      	movs	r2, #0
 8007d14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d16:	4b0b      	ldr	r3, [pc, #44]	; (8007d44 <vPortSetupTimerInterrupt+0x38>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d1c:	4b0a      	ldr	r3, [pc, #40]	; (8007d48 <vPortSetupTimerInterrupt+0x3c>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a0a      	ldr	r2, [pc, #40]	; (8007d4c <vPortSetupTimerInterrupt+0x40>)
 8007d22:	fba2 2303 	umull	r2, r3, r2, r3
 8007d26:	099b      	lsrs	r3, r3, #6
 8007d28:	4a09      	ldr	r2, [pc, #36]	; (8007d50 <vPortSetupTimerInterrupt+0x44>)
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007d2e:	4b04      	ldr	r3, [pc, #16]	; (8007d40 <vPortSetupTimerInterrupt+0x34>)
 8007d30:	2207      	movs	r2, #7
 8007d32:	601a      	str	r2, [r3, #0]
}
 8007d34:	bf00      	nop
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
 8007d3e:	bf00      	nop
 8007d40:	e000e010 	.word	0xe000e010
 8007d44:	e000e018 	.word	0xe000e018
 8007d48:	20000000 	.word	0x20000000
 8007d4c:	10624dd3 	.word	0x10624dd3
 8007d50:	e000e014 	.word	0xe000e014

08007d54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007d54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007d64 <vPortEnableVFP+0x10>
 8007d58:	6801      	ldr	r1, [r0, #0]
 8007d5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007d5e:	6001      	str	r1, [r0, #0]
 8007d60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007d62:	bf00      	nop
 8007d64:	e000ed88 	.word	0xe000ed88

08007d68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d6e:	f3ef 8305 	mrs	r3, IPSR
 8007d72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2b0f      	cmp	r3, #15
 8007d78:	d914      	bls.n	8007da4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d7a:	4a17      	ldr	r2, [pc, #92]	; (8007dd8 <vPortValidateInterruptPriority+0x70>)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	4413      	add	r3, r2
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d84:	4b15      	ldr	r3, [pc, #84]	; (8007ddc <vPortValidateInterruptPriority+0x74>)
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	7afa      	ldrb	r2, [r7, #11]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d20a      	bcs.n	8007da4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d92:	f383 8811 	msr	BASEPRI, r3
 8007d96:	f3bf 8f6f 	isb	sy
 8007d9a:	f3bf 8f4f 	dsb	sy
 8007d9e:	607b      	str	r3, [r7, #4]
}
 8007da0:	bf00      	nop
 8007da2:	e7fe      	b.n	8007da2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007da4:	4b0e      	ldr	r3, [pc, #56]	; (8007de0 <vPortValidateInterruptPriority+0x78>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007dac:	4b0d      	ldr	r3, [pc, #52]	; (8007de4 <vPortValidateInterruptPriority+0x7c>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d90a      	bls.n	8007dca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db8:	f383 8811 	msr	BASEPRI, r3
 8007dbc:	f3bf 8f6f 	isb	sy
 8007dc0:	f3bf 8f4f 	dsb	sy
 8007dc4:	603b      	str	r3, [r7, #0]
}
 8007dc6:	bf00      	nop
 8007dc8:	e7fe      	b.n	8007dc8 <vPortValidateInterruptPriority+0x60>
	}
 8007dca:	bf00      	nop
 8007dcc:	3714      	adds	r7, #20
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	e000e3f0 	.word	0xe000e3f0
 8007ddc:	20029bbc 	.word	0x20029bbc
 8007de0:	e000ed0c 	.word	0xe000ed0c
 8007de4:	20029bc0 	.word	0x20029bc0

08007de8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08a      	sub	sp, #40	; 0x28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007df0:	2300      	movs	r3, #0
 8007df2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007df4:	f7fe fd8c 	bl	8006910 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007df8:	4b58      	ldr	r3, [pc, #352]	; (8007f5c <pvPortMalloc+0x174>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d101      	bne.n	8007e04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e00:	f000 f910 	bl	8008024 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e04:	4b56      	ldr	r3, [pc, #344]	; (8007f60 <pvPortMalloc+0x178>)
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f040 808e 	bne.w	8007f2e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d01d      	beq.n	8007e54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007e18:	2208      	movs	r2, #8
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f003 0307 	and.w	r3, r3, #7
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d014      	beq.n	8007e54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f023 0307 	bic.w	r3, r3, #7
 8007e30:	3308      	adds	r3, #8
 8007e32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f003 0307 	and.w	r3, r3, #7
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00a      	beq.n	8007e54 <pvPortMalloc+0x6c>
	__asm volatile
 8007e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e42:	f383 8811 	msr	BASEPRI, r3
 8007e46:	f3bf 8f6f 	isb	sy
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	617b      	str	r3, [r7, #20]
}
 8007e50:	bf00      	nop
 8007e52:	e7fe      	b.n	8007e52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d069      	beq.n	8007f2e <pvPortMalloc+0x146>
 8007e5a:	4b42      	ldr	r3, [pc, #264]	; (8007f64 <pvPortMalloc+0x17c>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d864      	bhi.n	8007f2e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e64:	4b40      	ldr	r3, [pc, #256]	; (8007f68 <pvPortMalloc+0x180>)
 8007e66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e68:	4b3f      	ldr	r3, [pc, #252]	; (8007f68 <pvPortMalloc+0x180>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e6e:	e004      	b.n	8007e7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d903      	bls.n	8007e8c <pvPortMalloc+0xa4>
 8007e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1f1      	bne.n	8007e70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e8c:	4b33      	ldr	r3, [pc, #204]	; (8007f5c <pvPortMalloc+0x174>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d04b      	beq.n	8007f2e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e96:	6a3b      	ldr	r3, [r7, #32]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2208      	movs	r2, #8
 8007e9c:	4413      	add	r3, r2
 8007e9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
 8007ea6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eaa:	685a      	ldr	r2, [r3, #4]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	1ad2      	subs	r2, r2, r3
 8007eb0:	2308      	movs	r3, #8
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d91f      	bls.n	8007ef8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ec0:	69bb      	ldr	r3, [r7, #24]
 8007ec2:	f003 0307 	and.w	r3, r3, #7
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d00a      	beq.n	8007ee0 <pvPortMalloc+0xf8>
	__asm volatile
 8007eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ece:	f383 8811 	msr	BASEPRI, r3
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	613b      	str	r3, [r7, #16]
}
 8007edc:	bf00      	nop
 8007ede:	e7fe      	b.n	8007ede <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee2:	685a      	ldr	r2, [r3, #4]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	1ad2      	subs	r2, r2, r3
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007ef2:	69b8      	ldr	r0, [r7, #24]
 8007ef4:	f000 f8f8 	bl	80080e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ef8:	4b1a      	ldr	r3, [pc, #104]	; (8007f64 <pvPortMalloc+0x17c>)
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	4a18      	ldr	r2, [pc, #96]	; (8007f64 <pvPortMalloc+0x17c>)
 8007f04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f06:	4b17      	ldr	r3, [pc, #92]	; (8007f64 <pvPortMalloc+0x17c>)
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	4b18      	ldr	r3, [pc, #96]	; (8007f6c <pvPortMalloc+0x184>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d203      	bcs.n	8007f1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f12:	4b14      	ldr	r3, [pc, #80]	; (8007f64 <pvPortMalloc+0x17c>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a15      	ldr	r2, [pc, #84]	; (8007f6c <pvPortMalloc+0x184>)
 8007f18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1c:	685a      	ldr	r2, [r3, #4]
 8007f1e:	4b10      	ldr	r3, [pc, #64]	; (8007f60 <pvPortMalloc+0x178>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	431a      	orrs	r2, r3
 8007f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f2e:	f7fe fcfd 	bl	800692c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f32:	69fb      	ldr	r3, [r7, #28]
 8007f34:	f003 0307 	and.w	r3, r3, #7
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d00a      	beq.n	8007f52 <pvPortMalloc+0x16a>
	__asm volatile
 8007f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f40:	f383 8811 	msr	BASEPRI, r3
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	60fb      	str	r3, [r7, #12]
}
 8007f4e:	bf00      	nop
 8007f50:	e7fe      	b.n	8007f50 <pvPortMalloc+0x168>
	return pvReturn;
 8007f52:	69fb      	ldr	r3, [r7, #28]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3728      	adds	r7, #40	; 0x28
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	200310fc 	.word	0x200310fc
 8007f60:	20031108 	.word	0x20031108
 8007f64:	20031100 	.word	0x20031100
 8007f68:	200310f4 	.word	0x200310f4
 8007f6c:	20031104 	.word	0x20031104

08007f70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b086      	sub	sp, #24
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d048      	beq.n	8008014 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f82:	2308      	movs	r3, #8
 8007f84:	425b      	negs	r3, r3
 8007f86:	697a      	ldr	r2, [r7, #20]
 8007f88:	4413      	add	r3, r2
 8007f8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	685a      	ldr	r2, [r3, #4]
 8007f94:	4b21      	ldr	r3, [pc, #132]	; (800801c <vPortFree+0xac>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4013      	ands	r3, r2
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10a      	bne.n	8007fb4 <vPortFree+0x44>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	60fb      	str	r3, [r7, #12]
}
 8007fb0:	bf00      	nop
 8007fb2:	e7fe      	b.n	8007fb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00a      	beq.n	8007fd2 <vPortFree+0x62>
	__asm volatile
 8007fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc0:	f383 8811 	msr	BASEPRI, r3
 8007fc4:	f3bf 8f6f 	isb	sy
 8007fc8:	f3bf 8f4f 	dsb	sy
 8007fcc:	60bb      	str	r3, [r7, #8]
}
 8007fce:	bf00      	nop
 8007fd0:	e7fe      	b.n	8007fd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	685a      	ldr	r2, [r3, #4]
 8007fd6:	4b11      	ldr	r3, [pc, #68]	; (800801c <vPortFree+0xac>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4013      	ands	r3, r2
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d019      	beq.n	8008014 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d115      	bne.n	8008014 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	685a      	ldr	r2, [r3, #4]
 8007fec:	4b0b      	ldr	r3, [pc, #44]	; (800801c <vPortFree+0xac>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	43db      	mvns	r3, r3
 8007ff2:	401a      	ands	r2, r3
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ff8:	f7fe fc8a 	bl	8006910 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	685a      	ldr	r2, [r3, #4]
 8008000:	4b07      	ldr	r3, [pc, #28]	; (8008020 <vPortFree+0xb0>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4413      	add	r3, r2
 8008006:	4a06      	ldr	r2, [pc, #24]	; (8008020 <vPortFree+0xb0>)
 8008008:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800800a:	6938      	ldr	r0, [r7, #16]
 800800c:	f000 f86c 	bl	80080e8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008010:	f7fe fc8c 	bl	800692c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008014:	bf00      	nop
 8008016:	3718      	adds	r7, #24
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}
 800801c:	20031108 	.word	0x20031108
 8008020:	20031100 	.word	0x20031100

08008024 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800802a:	f247 5330 	movw	r3, #30000	; 0x7530
 800802e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008030:	4b27      	ldr	r3, [pc, #156]	; (80080d0 <prvHeapInit+0xac>)
 8008032:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f003 0307 	and.w	r3, r3, #7
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00c      	beq.n	8008058 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	3307      	adds	r3, #7
 8008042:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f023 0307 	bic.w	r3, r3, #7
 800804a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800804c:	68ba      	ldr	r2, [r7, #8]
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	4a1f      	ldr	r2, [pc, #124]	; (80080d0 <prvHeapInit+0xac>)
 8008054:	4413      	add	r3, r2
 8008056:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800805c:	4a1d      	ldr	r2, [pc, #116]	; (80080d4 <prvHeapInit+0xb0>)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008062:	4b1c      	ldr	r3, [pc, #112]	; (80080d4 <prvHeapInit+0xb0>)
 8008064:	2200      	movs	r2, #0
 8008066:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	68ba      	ldr	r2, [r7, #8]
 800806c:	4413      	add	r3, r2
 800806e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008070:	2208      	movs	r2, #8
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	1a9b      	subs	r3, r3, r2
 8008076:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f023 0307 	bic.w	r3, r3, #7
 800807e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	4a15      	ldr	r2, [pc, #84]	; (80080d8 <prvHeapInit+0xb4>)
 8008084:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008086:	4b14      	ldr	r3, [pc, #80]	; (80080d8 <prvHeapInit+0xb4>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	2200      	movs	r2, #0
 800808c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800808e:	4b12      	ldr	r3, [pc, #72]	; (80080d8 <prvHeapInit+0xb4>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	1ad2      	subs	r2, r2, r3
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80080a4:	4b0c      	ldr	r3, [pc, #48]	; (80080d8 <prvHeapInit+0xb4>)
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	4a0a      	ldr	r2, [pc, #40]	; (80080dc <prvHeapInit+0xb8>)
 80080b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	4a09      	ldr	r2, [pc, #36]	; (80080e0 <prvHeapInit+0xbc>)
 80080ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80080bc:	4b09      	ldr	r3, [pc, #36]	; (80080e4 <prvHeapInit+0xc0>)
 80080be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80080c2:	601a      	str	r2, [r3, #0]
}
 80080c4:	bf00      	nop
 80080c6:	3714      	adds	r7, #20
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr
 80080d0:	20029bc4 	.word	0x20029bc4
 80080d4:	200310f4 	.word	0x200310f4
 80080d8:	200310fc 	.word	0x200310fc
 80080dc:	20031104 	.word	0x20031104
 80080e0:	20031100 	.word	0x20031100
 80080e4:	20031108 	.word	0x20031108

080080e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80080f0:	4b28      	ldr	r3, [pc, #160]	; (8008194 <prvInsertBlockIntoFreeList+0xac>)
 80080f2:	60fb      	str	r3, [r7, #12]
 80080f4:	e002      	b.n	80080fc <prvInsertBlockIntoFreeList+0x14>
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	60fb      	str	r3, [r7, #12]
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	429a      	cmp	r2, r3
 8008104:	d8f7      	bhi.n	80080f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	68ba      	ldr	r2, [r7, #8]
 8008110:	4413      	add	r3, r2
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	429a      	cmp	r2, r3
 8008116:	d108      	bne.n	800812a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	441a      	add	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	68ba      	ldr	r2, [r7, #8]
 8008134:	441a      	add	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	429a      	cmp	r2, r3
 800813c:	d118      	bne.n	8008170 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	4b15      	ldr	r3, [pc, #84]	; (8008198 <prvInsertBlockIntoFreeList+0xb0>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	429a      	cmp	r2, r3
 8008148:	d00d      	beq.n	8008166 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	685a      	ldr	r2, [r3, #4]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	441a      	add	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	601a      	str	r2, [r3, #0]
 8008164:	e008      	b.n	8008178 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008166:	4b0c      	ldr	r3, [pc, #48]	; (8008198 <prvInsertBlockIntoFreeList+0xb0>)
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	601a      	str	r2, [r3, #0]
 800816e:	e003      	b.n	8008178 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008178:	68fa      	ldr	r2, [r7, #12]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	429a      	cmp	r2, r3
 800817e:	d002      	beq.n	8008186 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008186:	bf00      	nop
 8008188:	3714      	adds	r7, #20
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	200310f4 	.word	0x200310f4
 8008198:	200310fc 	.word	0x200310fc

0800819c <__errno>:
 800819c:	4b01      	ldr	r3, [pc, #4]	; (80081a4 <__errno+0x8>)
 800819e:	6818      	ldr	r0, [r3, #0]
 80081a0:	4770      	bx	lr
 80081a2:	bf00      	nop
 80081a4:	20000010 	.word	0x20000010

080081a8 <__libc_init_array>:
 80081a8:	b570      	push	{r4, r5, r6, lr}
 80081aa:	4d0d      	ldr	r5, [pc, #52]	; (80081e0 <__libc_init_array+0x38>)
 80081ac:	4c0d      	ldr	r4, [pc, #52]	; (80081e4 <__libc_init_array+0x3c>)
 80081ae:	1b64      	subs	r4, r4, r5
 80081b0:	10a4      	asrs	r4, r4, #2
 80081b2:	2600      	movs	r6, #0
 80081b4:	42a6      	cmp	r6, r4
 80081b6:	d109      	bne.n	80081cc <__libc_init_array+0x24>
 80081b8:	4d0b      	ldr	r5, [pc, #44]	; (80081e8 <__libc_init_array+0x40>)
 80081ba:	4c0c      	ldr	r4, [pc, #48]	; (80081ec <__libc_init_array+0x44>)
 80081bc:	f000 f906 	bl	80083cc <_init>
 80081c0:	1b64      	subs	r4, r4, r5
 80081c2:	10a4      	asrs	r4, r4, #2
 80081c4:	2600      	movs	r6, #0
 80081c6:	42a6      	cmp	r6, r4
 80081c8:	d105      	bne.n	80081d6 <__libc_init_array+0x2e>
 80081ca:	bd70      	pop	{r4, r5, r6, pc}
 80081cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80081d0:	4798      	blx	r3
 80081d2:	3601      	adds	r6, #1
 80081d4:	e7ee      	b.n	80081b4 <__libc_init_array+0xc>
 80081d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80081da:	4798      	blx	r3
 80081dc:	3601      	adds	r6, #1
 80081de:	e7f2      	b.n	80081c6 <__libc_init_array+0x1e>
 80081e0:	08008518 	.word	0x08008518
 80081e4:	08008518 	.word	0x08008518
 80081e8:	08008518 	.word	0x08008518
 80081ec:	0800851c 	.word	0x0800851c

080081f0 <malloc>:
 80081f0:	4b02      	ldr	r3, [pc, #8]	; (80081fc <malloc+0xc>)
 80081f2:	4601      	mov	r1, r0
 80081f4:	6818      	ldr	r0, [r3, #0]
 80081f6:	f000 b871 	b.w	80082dc <_malloc_r>
 80081fa:	bf00      	nop
 80081fc:	20000010 	.word	0x20000010

08008200 <free>:
 8008200:	4b02      	ldr	r3, [pc, #8]	; (800820c <free+0xc>)
 8008202:	4601      	mov	r1, r0
 8008204:	6818      	ldr	r0, [r3, #0]
 8008206:	f000 b819 	b.w	800823c <_free_r>
 800820a:	bf00      	nop
 800820c:	20000010 	.word	0x20000010

08008210 <memcpy>:
 8008210:	440a      	add	r2, r1
 8008212:	4291      	cmp	r1, r2
 8008214:	f100 33ff 	add.w	r3, r0, #4294967295
 8008218:	d100      	bne.n	800821c <memcpy+0xc>
 800821a:	4770      	bx	lr
 800821c:	b510      	push	{r4, lr}
 800821e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008222:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008226:	4291      	cmp	r1, r2
 8008228:	d1f9      	bne.n	800821e <memcpy+0xe>
 800822a:	bd10      	pop	{r4, pc}

0800822c <memset>:
 800822c:	4402      	add	r2, r0
 800822e:	4603      	mov	r3, r0
 8008230:	4293      	cmp	r3, r2
 8008232:	d100      	bne.n	8008236 <memset+0xa>
 8008234:	4770      	bx	lr
 8008236:	f803 1b01 	strb.w	r1, [r3], #1
 800823a:	e7f9      	b.n	8008230 <memset+0x4>

0800823c <_free_r>:
 800823c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800823e:	2900      	cmp	r1, #0
 8008240:	d048      	beq.n	80082d4 <_free_r+0x98>
 8008242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008246:	9001      	str	r0, [sp, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	f1a1 0404 	sub.w	r4, r1, #4
 800824e:	bfb8      	it	lt
 8008250:	18e4      	addlt	r4, r4, r3
 8008252:	f000 f8ad 	bl	80083b0 <__malloc_lock>
 8008256:	4a20      	ldr	r2, [pc, #128]	; (80082d8 <_free_r+0x9c>)
 8008258:	9801      	ldr	r0, [sp, #4]
 800825a:	6813      	ldr	r3, [r2, #0]
 800825c:	4615      	mov	r5, r2
 800825e:	b933      	cbnz	r3, 800826e <_free_r+0x32>
 8008260:	6063      	str	r3, [r4, #4]
 8008262:	6014      	str	r4, [r2, #0]
 8008264:	b003      	add	sp, #12
 8008266:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800826a:	f000 b8a7 	b.w	80083bc <__malloc_unlock>
 800826e:	42a3      	cmp	r3, r4
 8008270:	d90b      	bls.n	800828a <_free_r+0x4e>
 8008272:	6821      	ldr	r1, [r4, #0]
 8008274:	1862      	adds	r2, r4, r1
 8008276:	4293      	cmp	r3, r2
 8008278:	bf04      	itt	eq
 800827a:	681a      	ldreq	r2, [r3, #0]
 800827c:	685b      	ldreq	r3, [r3, #4]
 800827e:	6063      	str	r3, [r4, #4]
 8008280:	bf04      	itt	eq
 8008282:	1852      	addeq	r2, r2, r1
 8008284:	6022      	streq	r2, [r4, #0]
 8008286:	602c      	str	r4, [r5, #0]
 8008288:	e7ec      	b.n	8008264 <_free_r+0x28>
 800828a:	461a      	mov	r2, r3
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	b10b      	cbz	r3, 8008294 <_free_r+0x58>
 8008290:	42a3      	cmp	r3, r4
 8008292:	d9fa      	bls.n	800828a <_free_r+0x4e>
 8008294:	6811      	ldr	r1, [r2, #0]
 8008296:	1855      	adds	r5, r2, r1
 8008298:	42a5      	cmp	r5, r4
 800829a:	d10b      	bne.n	80082b4 <_free_r+0x78>
 800829c:	6824      	ldr	r4, [r4, #0]
 800829e:	4421      	add	r1, r4
 80082a0:	1854      	adds	r4, r2, r1
 80082a2:	42a3      	cmp	r3, r4
 80082a4:	6011      	str	r1, [r2, #0]
 80082a6:	d1dd      	bne.n	8008264 <_free_r+0x28>
 80082a8:	681c      	ldr	r4, [r3, #0]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	6053      	str	r3, [r2, #4]
 80082ae:	4421      	add	r1, r4
 80082b0:	6011      	str	r1, [r2, #0]
 80082b2:	e7d7      	b.n	8008264 <_free_r+0x28>
 80082b4:	d902      	bls.n	80082bc <_free_r+0x80>
 80082b6:	230c      	movs	r3, #12
 80082b8:	6003      	str	r3, [r0, #0]
 80082ba:	e7d3      	b.n	8008264 <_free_r+0x28>
 80082bc:	6825      	ldr	r5, [r4, #0]
 80082be:	1961      	adds	r1, r4, r5
 80082c0:	428b      	cmp	r3, r1
 80082c2:	bf04      	itt	eq
 80082c4:	6819      	ldreq	r1, [r3, #0]
 80082c6:	685b      	ldreq	r3, [r3, #4]
 80082c8:	6063      	str	r3, [r4, #4]
 80082ca:	bf04      	itt	eq
 80082cc:	1949      	addeq	r1, r1, r5
 80082ce:	6021      	streq	r1, [r4, #0]
 80082d0:	6054      	str	r4, [r2, #4]
 80082d2:	e7c7      	b.n	8008264 <_free_r+0x28>
 80082d4:	b003      	add	sp, #12
 80082d6:	bd30      	pop	{r4, r5, pc}
 80082d8:	2003110c 	.word	0x2003110c

080082dc <_malloc_r>:
 80082dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082de:	1ccd      	adds	r5, r1, #3
 80082e0:	f025 0503 	bic.w	r5, r5, #3
 80082e4:	3508      	adds	r5, #8
 80082e6:	2d0c      	cmp	r5, #12
 80082e8:	bf38      	it	cc
 80082ea:	250c      	movcc	r5, #12
 80082ec:	2d00      	cmp	r5, #0
 80082ee:	4606      	mov	r6, r0
 80082f0:	db01      	blt.n	80082f6 <_malloc_r+0x1a>
 80082f2:	42a9      	cmp	r1, r5
 80082f4:	d903      	bls.n	80082fe <_malloc_r+0x22>
 80082f6:	230c      	movs	r3, #12
 80082f8:	6033      	str	r3, [r6, #0]
 80082fa:	2000      	movs	r0, #0
 80082fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082fe:	f000 f857 	bl	80083b0 <__malloc_lock>
 8008302:	4921      	ldr	r1, [pc, #132]	; (8008388 <_malloc_r+0xac>)
 8008304:	680a      	ldr	r2, [r1, #0]
 8008306:	4614      	mov	r4, r2
 8008308:	b99c      	cbnz	r4, 8008332 <_malloc_r+0x56>
 800830a:	4f20      	ldr	r7, [pc, #128]	; (800838c <_malloc_r+0xb0>)
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	b923      	cbnz	r3, 800831a <_malloc_r+0x3e>
 8008310:	4621      	mov	r1, r4
 8008312:	4630      	mov	r0, r6
 8008314:	f000 f83c 	bl	8008390 <_sbrk_r>
 8008318:	6038      	str	r0, [r7, #0]
 800831a:	4629      	mov	r1, r5
 800831c:	4630      	mov	r0, r6
 800831e:	f000 f837 	bl	8008390 <_sbrk_r>
 8008322:	1c43      	adds	r3, r0, #1
 8008324:	d123      	bne.n	800836e <_malloc_r+0x92>
 8008326:	230c      	movs	r3, #12
 8008328:	6033      	str	r3, [r6, #0]
 800832a:	4630      	mov	r0, r6
 800832c:	f000 f846 	bl	80083bc <__malloc_unlock>
 8008330:	e7e3      	b.n	80082fa <_malloc_r+0x1e>
 8008332:	6823      	ldr	r3, [r4, #0]
 8008334:	1b5b      	subs	r3, r3, r5
 8008336:	d417      	bmi.n	8008368 <_malloc_r+0x8c>
 8008338:	2b0b      	cmp	r3, #11
 800833a:	d903      	bls.n	8008344 <_malloc_r+0x68>
 800833c:	6023      	str	r3, [r4, #0]
 800833e:	441c      	add	r4, r3
 8008340:	6025      	str	r5, [r4, #0]
 8008342:	e004      	b.n	800834e <_malloc_r+0x72>
 8008344:	6863      	ldr	r3, [r4, #4]
 8008346:	42a2      	cmp	r2, r4
 8008348:	bf0c      	ite	eq
 800834a:	600b      	streq	r3, [r1, #0]
 800834c:	6053      	strne	r3, [r2, #4]
 800834e:	4630      	mov	r0, r6
 8008350:	f000 f834 	bl	80083bc <__malloc_unlock>
 8008354:	f104 000b 	add.w	r0, r4, #11
 8008358:	1d23      	adds	r3, r4, #4
 800835a:	f020 0007 	bic.w	r0, r0, #7
 800835e:	1ac2      	subs	r2, r0, r3
 8008360:	d0cc      	beq.n	80082fc <_malloc_r+0x20>
 8008362:	1a1b      	subs	r3, r3, r0
 8008364:	50a3      	str	r3, [r4, r2]
 8008366:	e7c9      	b.n	80082fc <_malloc_r+0x20>
 8008368:	4622      	mov	r2, r4
 800836a:	6864      	ldr	r4, [r4, #4]
 800836c:	e7cc      	b.n	8008308 <_malloc_r+0x2c>
 800836e:	1cc4      	adds	r4, r0, #3
 8008370:	f024 0403 	bic.w	r4, r4, #3
 8008374:	42a0      	cmp	r0, r4
 8008376:	d0e3      	beq.n	8008340 <_malloc_r+0x64>
 8008378:	1a21      	subs	r1, r4, r0
 800837a:	4630      	mov	r0, r6
 800837c:	f000 f808 	bl	8008390 <_sbrk_r>
 8008380:	3001      	adds	r0, #1
 8008382:	d1dd      	bne.n	8008340 <_malloc_r+0x64>
 8008384:	e7cf      	b.n	8008326 <_malloc_r+0x4a>
 8008386:	bf00      	nop
 8008388:	2003110c 	.word	0x2003110c
 800838c:	20031110 	.word	0x20031110

08008390 <_sbrk_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4d06      	ldr	r5, [pc, #24]	; (80083ac <_sbrk_r+0x1c>)
 8008394:	2300      	movs	r3, #0
 8008396:	4604      	mov	r4, r0
 8008398:	4608      	mov	r0, r1
 800839a:	602b      	str	r3, [r5, #0]
 800839c:	f7f8 face 	bl	800093c <_sbrk>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d102      	bne.n	80083aa <_sbrk_r+0x1a>
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	b103      	cbz	r3, 80083aa <_sbrk_r+0x1a>
 80083a8:	6023      	str	r3, [r4, #0]
 80083aa:	bd38      	pop	{r3, r4, r5, pc}
 80083ac:	2003178c 	.word	0x2003178c

080083b0 <__malloc_lock>:
 80083b0:	4801      	ldr	r0, [pc, #4]	; (80083b8 <__malloc_lock+0x8>)
 80083b2:	f000 b809 	b.w	80083c8 <__retarget_lock_acquire_recursive>
 80083b6:	bf00      	nop
 80083b8:	20031794 	.word	0x20031794

080083bc <__malloc_unlock>:
 80083bc:	4801      	ldr	r0, [pc, #4]	; (80083c4 <__malloc_unlock+0x8>)
 80083be:	f000 b804 	b.w	80083ca <__retarget_lock_release_recursive>
 80083c2:	bf00      	nop
 80083c4:	20031794 	.word	0x20031794

080083c8 <__retarget_lock_acquire_recursive>:
 80083c8:	4770      	bx	lr

080083ca <__retarget_lock_release_recursive>:
 80083ca:	4770      	bx	lr

080083cc <_init>:
 80083cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ce:	bf00      	nop
 80083d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083d2:	bc08      	pop	{r3}
 80083d4:	469e      	mov	lr, r3
 80083d6:	4770      	bx	lr

080083d8 <_fini>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	bf00      	nop
 80083dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083de:	bc08      	pop	{r3}
 80083e0:	469e      	mov	lr, r3
 80083e2:	4770      	bx	lr
