ARM R0018
"DMBdWW Wse PosWR DpAddrdW PosWR Fre"
Cycle=Fre DMBdWW Wse PosWR DpAddrdW PosWR
Relax=[Fre,DMBdWW,Wse]
Safe=PosWR DpAddrdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMBdWW Wse PosWR DpAddrdW PosWR Fre
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | MOV R0,#2       ;
 STR R0,[%x0] | STR R0,[%y1]    ;
 DMB          | LDR R1,[%y1]    ;
 MOV R1,#1    | EOR R2,R1,R1    ;
 STR R1,[%y0] | MOV R3,#1       ;
              | STR R3,[R2,%x1] ;
              | LDR R4,[%x1]    ;
exists
(x=2 /\ y=2 /\ 1:R4=1)
