library ieee;
use ieee.std_logic_1164.all;

entity clock_divider is
	port (
		CLK_IN : in std_logic;
		CLK_OUT : out std_logic;
	);
end clock_divider;

architecture behavioral of clock_divider is
	constant count_max : integer := ;
	signal count : integer range 0 to count_max := 0;
	
	begin
		process(CLK_IN)
			begin
				if (CLK_IN'event and CLK_IN = '1') then
				
				end if;
		end process;
end behavioral;