// Seed: 829578603
`timescale 1ps / 1 ps
module module_0;
  logic id_0;
  assign id_0 = id_0;
  type_2(
      1, 1, 1
  );
  assign id_0 = id_0;
  generate
    always @(posedge id_0) begin
      if ({1}) begin
        id_0 = 1 * id_0#(.id_0(1));
      end
    end
  endgenerate
endmodule
