
*** Running vivado
    with args -log vga_controller_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_controller_top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vga_controller_top.tcl -notrace
Command: link_design -top vga_controller_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ayhon/Vivado/VGAProject/lab5/Lab 5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'i_clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.367 ; gain = 0.000 ; free physical = 1014 ; free virtual = 21157
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab5/Lab 5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'i_clk_wiz_0/inst'
Finished Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab5/Lab 5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'i_clk_wiz_0/inst'
Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab5/Lab 5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'i_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ayhon/Vivado/VGAProject/lab5/Lab 5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ayhon/Vivado/VGAProject/lab5/Lab 5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.133 ; gain = 151.844 ; free physical = 538 ; free virtual = 20692
Finished Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab5/Lab 5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'i_clk_wiz_0/inst'
Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab5/constr/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [/home/ayhon/Vivado/VGAProject/lab5/constr/PYNQ-Z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.133 ; gain = 0.000 ; free physical = 536 ; free virtual = 20690
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2716.133 ; gain = 207.871 ; free physical = 536 ; free virtual = 20690
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.852 ; gain = 97.719 ; free physical = 522 ; free virtual = 20676

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 236772d31

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.852 ; gain = 0.000 ; free physical = 522 ; free virtual = 20676

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 236772d31

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 318 ; free virtual = 20479
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 236772d31

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 318 ; free virtual = 20479
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20f949ddb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20f949ddb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20f949ddb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d1d222ca

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              11  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479
Ending Logic Optimization Task | Checksum: 1867b5dbf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1867b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1867b5dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479
Ending Netlist Obfuscation Task | Checksum: 1867b5dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.836 ; gain = 0.000 ; free physical = 317 ; free virtual = 20479
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2929.840 ; gain = 0.000 ; free physical = 314 ; free virtual = 20478
INFO: [Common 17-1381] The checkpoint '/home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/vga_controller_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_controller_top_drc_opted.rpt -pb vga_controller_top_drc_opted.pb -rpx vga_controller_top_drc_opted.rpx
Command: report_drc -file vga_controller_top_drc_opted.rpt -pb vga_controller_top_drc_opted.pb -rpx vga_controller_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/vga_controller_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 245 ; free virtual = 20413
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 138d2c35d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 245 ; free virtual = 20414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 245 ; free virtual = 20414

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ab061f21

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 269 ; free virtual = 20439

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136a70a41

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 280 ; free virtual = 20451

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136a70a41

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 280 ; free virtual = 20451
Phase 1 Placer Initialization | Checksum: 136a70a41

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 280 ; free virtual = 20451

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 171bcf1a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 269 ; free virtual = 20440

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15e5b98ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 268 ; free virtual = 20440

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 237 ; free virtual = 20411

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 196e4808b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 237 ; free virtual = 20411
Phase 2.3 Global Placement Core | Checksum: bca178b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 237 ; free virtual = 20411
Phase 2 Global Placement | Checksum: bca178b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 237 ; free virtual = 20411

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1568c7ed0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 237 ; free virtual = 20411

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ed97e5bb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 236 ; free virtual = 20410

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14b8f2d76

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 236 ; free virtual = 20410

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11823d611

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 236 ; free virtual = 20410

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d54d14a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 232 ; free virtual = 20407

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16019d4d0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 232 ; free virtual = 20407

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12aaeac23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 232 ; free virtual = 20407
Phase 3 Detail Placement | Checksum: 12aaeac23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 232 ; free virtual = 20407

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17f452dc5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.892 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1553224bd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 233 ; free virtual = 20408
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 173825a50

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 233 ; free virtual = 20408
Phase 4.1.1.1 BUFG Insertion | Checksum: 17f452dc5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 233 ; free virtual = 20408
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.892. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 233 ; free virtual = 20408
Phase 4.1 Post Commit Optimization | Checksum: 19da61114

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 233 ; free virtual = 20408

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19da61114

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 234 ; free virtual = 20409

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19da61114

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 234 ; free virtual = 20409
Phase 4.3 Placer Reporting | Checksum: 19da61114

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 234 ; free virtual = 20409

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 234 ; free virtual = 20409

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 234 ; free virtual = 20409
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1149a90cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 234 ; free virtual = 20409
Ending Placer Task | Checksum: 9cce3fa6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 234 ; free virtual = 20409
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 258 ; free virtual = 20434
INFO: [Common 17-1381] The checkpoint '/home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/vga_controller_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_controller_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 250 ; free virtual = 20425
INFO: [runtcl-4] Executing : report_utilization -file vga_controller_top_utilization_placed.rpt -pb vga_controller_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_controller_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 277 ; free virtual = 20453
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 251 ; free virtual = 20427
INFO: [Common 17-1381] The checkpoint '/home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/vga_controller_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 77bba36a ConstDB: 0 ShapeSum: 25129c3c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1032b0316

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 155 ; free virtual = 20331
Post Restoration Checksum: NetGraph: 4f6a8c0b NumContArr: b3c0770b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1032b0316

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 154 ; free virtual = 20331

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1032b0316

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 125 ; free virtual = 20301

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1032b0316

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3108.836 ; gain = 0.000 ; free physical = 126 ; free virtual = 20301
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eb187ecb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3120.562 ; gain = 11.727 ; free physical = 139 ; free virtual = 20299
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.833  | TNS=0.000  | WHS=-0.182 | THS=-2.871 |

Phase 2 Router Initialization | Checksum: 19b5c4bf9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3120.562 ; gain = 11.727 ; free physical = 139 ; free virtual = 20299

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 96
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 96
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19b5c4bf9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 135 ; free virtual = 20296
Phase 3 Initial Routing | Checksum: 166a99413

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20295

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150e17db9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20294

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15f3a378a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20294
Phase 4 Rip-up And Reroute | Checksum: 15f3a378a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20294

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15f3a378a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20294

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f3a378a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20294
Phase 5 Delay and Skew Optimization | Checksum: 15f3a378a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20294

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 182e896d0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 134 ; free virtual = 20294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.155  | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 125a00955

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 133 ; free virtual = 20293
Phase 6 Post Hold Fix | Checksum: 125a00955

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 133 ; free virtual = 20293

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0155845 %
  Global Horizontal Routing Utilization  = 0.0122549 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15000571c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 133 ; free virtual = 20294

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15000571c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3125.969 ; gain = 17.133 ; free physical = 131 ; free virtual = 20291

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15be4a0b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3157.984 ; gain = 49.148 ; free physical = 131 ; free virtual = 20291

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.155  | TNS=0.000  | WHS=0.119  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15be4a0b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3157.984 ; gain = 49.148 ; free physical = 131 ; free virtual = 20291
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3157.984 ; gain = 49.148 ; free physical = 163 ; free virtual = 20324

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3157.984 ; gain = 49.148 ; free physical = 163 ; free virtual = 20324
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3157.984 ; gain = 0.000 ; free physical = 162 ; free virtual = 20323
INFO: [Common 17-1381] The checkpoint '/home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/vga_controller_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_controller_top_drc_routed.rpt -pb vga_controller_top_drc_routed.pb -rpx vga_controller_top_drc_routed.rpx
Command: report_drc -file vga_controller_top_drc_routed.rpt -pb vga_controller_top_drc_routed.pb -rpx vga_controller_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/vga_controller_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_controller_top_methodology_drc_routed.rpt -pb vga_controller_top_methodology_drc_routed.pb -rpx vga_controller_top_methodology_drc_routed.rpx
Command: report_methodology -file vga_controller_top_methodology_drc_routed.rpt -pb vga_controller_top_methodology_drc_routed.pb -rpx vga_controller_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/vga_controller_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_controller_top_power_routed.rpt -pb vga_controller_top_power_summary_routed.pb -rpx vga_controller_top_power_routed.rpx
Command: report_power -file vga_controller_top_power_routed.rpt -pb vga_controller_top_power_summary_routed.pb -rpx vga_controller_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_controller_top_route_status.rpt -pb vga_controller_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vga_controller_top_timing_summary_routed.rpt -pb vga_controller_top_timing_summary_routed.pb -rpx vga_controller_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_controller_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_controller_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_controller_top_bus_skew_routed.rpt -pb vga_controller_top_bus_skew_routed.pb -rpx vga_controller_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force vga_controller_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga_controller_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ayhon/Vivado/VGAProject/lab5/Lab 5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec 15 09:22:18 2021. For additional details about this file, please refer to the WebTalk help file at /opt/tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 3483.277 ; gain = 212.734 ; free physical = 439 ; free virtual = 20202
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 09:22:19 2021...
