# Verilog-to-GDSII-Digital-Flow
This project showcases a complete digital ASIC design flow based on the CSMC 0.5Î¼m process node.
