INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/PSD/Lab1/Lab1.sim/sim_1/synth/func/xsim/controlUnit_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/PSD/Lab1/Lab1.srcs/sim_1/new/controlUnit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlUnit_tb'
