<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART_pr.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UART_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_modul.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_modul.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_modul.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_modul.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_modul.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_modul.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_modul.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_modul.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_modul.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_modul.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_modul.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_modul.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_modul.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_modul.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_modul.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_modul.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_modul.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_modul.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_modul.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_modul.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_modul.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_modul.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_modul.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_modul_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_modul_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_modul_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_modul_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_modul_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_modul_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_modul_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_modul_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_modul_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_modul_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_modul_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_modul_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_modul_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_modul_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_modul_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_modul_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_modul_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_modul_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1699368835" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1699368835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699871050" xil_pn:in_ck="411550029332895079" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1699871050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Display7seg.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_rx.vhd"/>
      <outfile xil_pn:name="spi_master.vhd"/>
      <outfile xil_pn:name="top_modul.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1699464923" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6335143211650127542" xil_pn:start_ts="1699464923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699464923" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4464336122067937484" xil_pn:start_ts="1699464923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699864935" xil_pn:in_ck="3916305642707017355" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3634379201943000957" xil_pn:start_ts="1699864935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DDS_sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DDS_sin.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1699871050" xil_pn:in_ck="6623447644257290730" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1699871050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Display7seg.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_rx.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DDS_sin.vhd"/>
      <outfile xil_pn:name="spi_master.vhd"/>
      <outfile xil_pn:name="top_modul.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1699871060" xil_pn:in_ck="6623447644257290730" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5002335473706448321" xil_pn:start_ts="1699871050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_modul_beh.prj"/>
      <outfile xil_pn:name="top_modul_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1699871060" xil_pn:in_ck="-2995539483709420947" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-520978481135681364" xil_pn:start_ts="1699871060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_modul_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1699037798" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1699037798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699037798" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2082073863287417076" xil_pn:start_ts="1699037798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699819793" xil_pn:in_ck="3916305642707017355" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3634379201943000957" xil_pn:start_ts="1699819792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DDS_sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DDS_sin.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1699037798" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1699037798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699037798" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6335143211650127542" xil_pn:start_ts="1699037798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699037798" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1699037798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699037798" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="53358114463719501" xil_pn:start_ts="1699037798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701634934" xil_pn:in_ck="6623447644257290730" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8413266776981655204" xil_pn:start_ts="1701634918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_modul.lso"/>
      <outfile xil_pn:name="top_modul.ngc"/>
      <outfile xil_pn:name="top_modul.ngr"/>
      <outfile xil_pn:name="top_modul.prj"/>
      <outfile xil_pn:name="top_modul.stx"/>
      <outfile xil_pn:name="top_modul.syr"/>
      <outfile xil_pn:name="top_modul.xst"/>
      <outfile xil_pn:name="top_modul_beh.prj"/>
      <outfile xil_pn:name="top_modul_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1701633787" xil_pn:in_ck="-3652723152825271841" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7636682062636415445" xil_pn:start_ts="1701633787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701634939" xil_pn:in_ck="8346295042374105297" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9101236995667794510" xil_pn:start_ts="1701634934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_modul.bld"/>
      <outfile xil_pn:name="top_modul.ngd"/>
      <outfile xil_pn:name="top_modul_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1701634958" xil_pn:in_ck="-3563702614416523079" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1701634939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_modul.pcf"/>
      <outfile xil_pn:name="top_modul_map.map"/>
      <outfile xil_pn:name="top_modul_map.mrp"/>
      <outfile xil_pn:name="top_modul_map.ncd"/>
      <outfile xil_pn:name="top_modul_map.ngm"/>
      <outfile xil_pn:name="top_modul_map.xrpt"/>
      <outfile xil_pn:name="top_modul_summary.xml"/>
      <outfile xil_pn:name="top_modul_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1701634978" xil_pn:in_ck="-1624614745801180046" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1701634958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_modul.ncd"/>
      <outfile xil_pn:name="top_modul.pad"/>
      <outfile xil_pn:name="top_modul.par"/>
      <outfile xil_pn:name="top_modul.ptwx"/>
      <outfile xil_pn:name="top_modul.unroutes"/>
      <outfile xil_pn:name="top_modul.xpi"/>
      <outfile xil_pn:name="top_modul_pad.csv"/>
      <outfile xil_pn:name="top_modul_pad.txt"/>
      <outfile xil_pn:name="top_modul_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1701634989" xil_pn:in_ck="-3652723152825279466" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1701634978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_modul.bgn"/>
      <outfile xil_pn:name="top_modul.bit"/>
      <outfile xil_pn:name="top_modul.drc"/>
      <outfile xil_pn:name="top_modul.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1701634978" xil_pn:in_ck="-873264708055676491" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1701634972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_modul.twr"/>
      <outfile xil_pn:name="top_modul.twx"/>
    </transform>
  </transforms>

</generated_project>
