============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 23 2025  11:34:21 pm
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (4 ps) Setup Check with Pin u_counter/ff_inst/out_reg[2]/CLK->D
     Startpoint: (R) u_counter/ff_inst/out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) u_counter/ff_inst/out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      86                  
       Uncertainty:-      10                  
     Required Time:=     904                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  u_counter/ff_inst/out_reg[1]/CLK -       -      R     (arrival)                      8    -     0     -       0 
  u_counter/ff_inst/out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       4 13.9    89   391     391 
  u_counter/g157/Y                 -       A->Y   R     sky130_fd_sc_hd__inv_2         3 11.9    65    89     480 
  u_counter/g155/Y                 -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  5.6    59    65     545 
  u_counter/g151/Y                 -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  6.8    57    68     613 
  u_counter/g150/Y                 -       A->Y   F     sky130_fd_sc_hd__clkinv_2      3 15.2    65    78     692 
  u_counter/g147/Y                 -       C1->Y  R     sky130_fd_sc_hd__o211ai_2      1  6.0   146    73     764 
  u_counter/g146/Y                 -       B->Y   R     sky130_fd_sc_hd__xnor2_1       1  3.3   128   135     899 
  u_counter/ff_inst/out_reg[2]/D   -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0     899 
#-----------------------------------------------------------------------------------------------------------------



Path 2: MET (10 ps) Setup Check with Pin u_counter/ff_inst/out_reg[3]/CLK->D
     Startpoint: (R) u_counter/ff_inst/out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) u_counter/ff_inst/out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     126                  
       Uncertainty:-      10                  
     Required Time:=     864                  
      Launch Clock:-       0                  
         Data Path:-     854                  
             Slack:=      10                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  u_counter/ff_inst/out_reg[1]/CLK -       -      R     (arrival)                      8    -     0     -       0 
  u_counter/ff_inst/out_reg[1]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_1       4 14.6   141   375     375 
  u_counter/g157/Y                 -       A->Y   F     sky130_fd_sc_hd__inv_2         3 11.2    49    67     442 
  u_counter/g155/Y                 -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  5.9    74    75     517 
  u_counter/g151/Y                 -       A->Y   F     sky130_fd_sc_hd__nand2_2       1  6.1    41    55     572 
  u_counter/g150/Y                 -       A->Y   R     sky130_fd_sc_hd__clkinv_2      3 15.8    62    68     640 
  u_counter/g149/Y                 -       A->Y   F     sky130_fd_sc_hd__nand4_2       1  5.8    83    78     718 
  u_counter/g145/Y                 -       B->Y   F     sky130_fd_sc_hd__xnor2_1       1  3.2    49   136     854 
  u_counter/ff_inst/out_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0     854 
#-----------------------------------------------------------------------------------------------------------------



Path 3: MET (28 ps) Setup Check with Pin u_counter/ff_inst/out_reg[1]/CLK->D
     Startpoint: (R) u_counter/ff_inst/out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) u_counter/ff_inst/out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     125                  
       Uncertainty:-      10                  
     Required Time:=     865                  
      Launch Clock:-       0                  
         Data Path:-     837                  
             Slack:=      28                  

#-----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  u_counter/ff_inst/out_reg[1]/CLK -       -      R     (arrival)                      8    -     0     -       0 
  u_counter/ff_inst/out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       4 13.9    89   391     391 
  u_counter/g157/Y                 -       A->Y   R     sky130_fd_sc_hd__inv_2         3 11.9    65    89     480 
  u_counter/g155/Y                 -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  5.6    59    65     545 
  u_counter/g151/Y                 -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  6.8    57    68     613 
  u_counter/g150/Y                 -       A->Y   F     sky130_fd_sc_hd__clkinv_2      3 15.2    65    78     692 
  u_counter/g148/X                 -       B->X   F     sky130_fd_sc_hd__xor2_1        1  3.2    46   145     837 
  u_counter/ff_inst/out_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0     837 
#-----------------------------------------------------------------------------------------------------------------



Path 4: MET (165 ps) Late External Delay Assertion at pin out[0]
     Startpoint: (R) out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[0]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[0]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 5: MET (165 ps) Late External Delay Assertion at pin out[1]
     Startpoint: (R) out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[1]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[1]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 6: MET (165 ps) Late External Delay Assertion at pin out[2]
     Startpoint: (R) out_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[2]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[2]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (165 ps) Late External Delay Assertion at pin out[3]
     Startpoint: (R) out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     165                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[3]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[3]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 8: MET (435 ps) Setup Check with Pin u_counter/ff_inst/out_reg[0]/CLK->D
     Startpoint: (R) u_counter/ff_inst/out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) u_counter/ff_inst/out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     123                  
       Uncertainty:-      10                  
     Required Time:=     867                  
      Launch Clock:-       0                  
         Data Path:-     432                  
             Slack:=     435                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  u_counter/ff_inst/out_reg[0]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  u_counter/ff_inst/out_reg[0]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_1      4 14.5   140   374     374 
  u_counter/ff_inst/g12/Y          -       A->Y   F     sky130_fd_sc_hd__inv_1        1  3.2    42    58     432 
  u_counter/ff_inst/out_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     432 
#----------------------------------------------------------------------------------------------------------------



Path 9: MET (455 ps) Setup Check with Pin out_reg[1]/CLK->D
     Startpoint: (R) u_counter/ff_inst/out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     144                  
       Uncertainty:-      10                  
     Required Time:=     846                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=     455                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  u_counter/ff_inst/out_reg[1]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  u_counter/ff_inst/out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      4 13.9    89   391     391 
  out_reg[1]/D                     -       -      F     sky130_fd_sc_hd__dfrtp_1      4    -     -     0     391 
#----------------------------------------------------------------------------------------------------------------



Path 10: MET (456 ps) Setup Check with Pin out_reg[0]/CLK->D
     Startpoint: (R) u_counter/ff_inst/out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     143                  
       Uncertainty:-      10                  
     Required Time:=     847                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=     456                  

#----------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  u_counter/ff_inst/out_reg[0]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  u_counter/ff_inst/out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      4 13.7    88   391     391 
  out_reg[0]/D                     -       -      F     sky130_fd_sc_hd__dfrtp_1      4    -     -     0     391 
#----------------------------------------------------------------------------------------------------------------

