
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -512.90

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -25.06

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -25.06

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.56   17.93   36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.93    0.02   36.02 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.83    7.29   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.83    0.01   43.31 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.31   data arrival time
-----------------------------------------------------------------------------
                                 34.92   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.72   29.42   42.56   42.56 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.43    0.11   42.67 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.79   77.52   69.14  111.81 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.52    0.05  111.86 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.84   35.17  147.04 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.84    0.00  147.04 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.60   14.19   29.37  176.41 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.19    0.13  176.54 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.96   12.05   21.47  198.01 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.07    0.26  198.27 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.73   17.10   20.95  219.22 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 17.10    0.08  219.30 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.09   24.36  243.66 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  243.68 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.39   10.99   29.34  273.02 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.99    0.04  273.06 ^ resp_msg[13] (out)
                                273.06   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -273.06   data arrival time
-----------------------------------------------------------------------------
                                -25.06   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.72   29.42   42.56   42.56 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.43    0.11   42.67 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.79   77.52   69.14  111.81 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.52    0.05  111.86 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.84   35.17  147.04 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.84    0.00  147.04 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.60   14.19   29.37  176.41 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.19    0.13  176.54 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.96   12.05   21.47  198.01 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.07    0.26  198.27 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.73   17.10   20.95  219.22 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 17.10    0.08  219.30 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.09   24.36  243.66 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  243.68 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.39   10.99   29.34  273.02 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.99    0.04  273.06 ^ resp_msg[13] (out)
                                273.06   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -273.06   data arrival time
-----------------------------------------------------------------------------
                                -25.06   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
222.73373413085938

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6960

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.227825164794922

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7911

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 35

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  43.05   43.05 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.10  110.15 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.68  147.83 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.87  165.70 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.52  186.22 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.96  207.18 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.73  224.90 v _370_/Y (AND3x1_ASAP7_75t_R)
  29.68  254.58 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  27.67  282.25 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  11.42  293.67 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.69  319.36 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  319.38 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         319.38   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.94  299.06   library setup time
         299.06   data required time
---------------------------------------------------------
         299.06   data required time
        -319.38   data arrival time
---------------------------------------------------------
         -20.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.30   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.31 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.31   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.31   data arrival time
---------------------------------------------------------
          34.92   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
273.0607

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-25.0607

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-9.177703

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.42e-05   5.34e-09   2.35e-04  41.2%
Combinational          1.70e-04   1.65e-04   2.17e-08   3.36e-04  58.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.90e-04   2.70e-08   5.71e-04 100.0%
                          66.8%      33.2%       0.0%
