{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733565974602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733565974602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 13:06:14 2024 " "Processing started: Sat Dec  7 13:06:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733565974602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733565974602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SecondPhasePipeline -c pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SecondPhasePipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733565974602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1733565975219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733565975219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 13:06:15 2024 " "Processing started: Sat Dec  7 13:06:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733565975219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733565975219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl SecondPhasePipeline pipeline --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl SecondPhasePipeline pipeline --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733565975219 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "SecondPhasePipeline pipeline --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): SecondPhasePipeline pipeline --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733565975219 ""}
{ "Info" "0" "" "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" 0 0 "EDA Netlist Writer" 0 0 1733565975344 ""}
{ "Warning" "0" "" "Warning: File pipeline_run_msim_rtl_verilog.do already exists - backing up current file as pipeline_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File pipeline_run_msim_rtl_verilog.do already exists - backing up current file as pipeline_run_msim_rtl_verilog.do.bak11" 0 0 "EDA Netlist Writer" 0 0 1733565975348 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/pipeline_run_msim_rtl_verilog.do" {  } { { "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/pipeline_run_msim_rtl_verilog.do" "0" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/pipeline_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/pipeline_run_msim_rtl_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1733565975386 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1733565975387 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1733565975387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733565975387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 13:06:15 2024 " "Processing ended: Sat Dec  7 13:06:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733565975387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733565975387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733565975387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733565975387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline.vo C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/ simulation " "Generated file pipeline.vo in folder \"C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733565976159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733565976213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 13:06:16 2024 " "Processing ended: Sat Dec  7 13:06:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733565976213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733565976213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733565976213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733565976213 ""}
