$date
	Mon Jul 21 13:40:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! output_read_circuit $end
$var wire 1 " read_active $end
$var wire 2 # data_out [1:0] $end
$var wire 2 $ WLP [1:0] $end
$var wire 2 % WLN [1:0] $end
$var wire 4 & PL [3:0] $end
$var wire 2 ' BL [1:0] $end
$var parameter 32 ( A $end
$var parameter 32 ) ADDR_WIDTH $end
$var parameter 32 * B $end
$var reg 1 + clk $end
$var reg 1 , column $end
$var reg 2 - data_in [1:0] $end
$var reg 2 . mode [1:0] $end
$var reg 1 / reset $end
$var reg 1 0 writing_successful $end
$scope module dut $end
$var wire 2 1 BL [1:0] $end
$var wire 4 2 PL [3:0] $end
$var wire 1 3 PRG $end
$var wire 2 4 WLN [1:0] $end
$var wire 2 5 WLP [1:0] $end
$var wire 1 + clk $end
$var wire 1 , column $end
$var wire 2 6 data_in [1:0] $end
$var wire 2 7 data_out [1:0] $end
$var wire 2 8 mode [1:0] $end
$var wire 1 ! output_read_circuit $end
$var wire 1 " read_active $end
$var wire 1 / reset $end
$var wire 1 0 writing_successful $end
$var parameter 32 9 A $end
$var parameter 32 : ADDR_WIDTH $end
$var parameter 32 ; B $end
$var parameter 1 < BL_V_GND $end
$var parameter 1 = BL_V_MID $end
$var parameter 2 > MODE_IDLE $end
$var parameter 2 ? MODE_READING $end
$var parameter 2 @ MODE_WRITING $end
$var parameter 2 A PL_V_GND $end
$var parameter 2 B PL_V_HIGH $end
$var parameter 2 C PL_V_MID $end
$var parameter 2 D PL_V_READ $end
$var parameter 1 E PRG_READING $end
$var parameter 1 F PRG_WRITING $end
$var parameter 1 G READ_ACTIVE $end
$var parameter 1 H READ_NOT_ACTIVE $end
$var parameter 7 I S_COLLECT_DATA_1 $end
$var parameter 7 J S_COLLECT_DATA_2 $end
$var parameter 7 K S_COMPARE_DATA $end
$var parameter 7 L S_DESELECT_CELL_READING_1 $end
$var parameter 7 M S_DESELECT_CELL_READING_2 $end
$var parameter 7 N S_DESELECT_CELL_WRITING_1 $end
$var parameter 7 O S_DESELECT_CELL_WRITING_2 $end
$var parameter 7 P S_FIND_NEXT_BIT $end
$var parameter 7 Q S_GO_NEXT_CELL $end
$var parameter 7 R S_IDLE $end
$var parameter 7 S S_NO_FALSE_BITS_Q $end
$var parameter 7 T S_POWER_DOWN_1 $end
$var parameter 7 U S_POWER_DOWN_2 $end
$var parameter 7 V S_PREPARE_READING $end
$var parameter 7 W S_PREPARE_WRITING_1 $end
$var parameter 7 X S_PREPARE_WRITING_2 $end
$var parameter 7 Y S_PREPARE_WRITING_3 $end
$var parameter 7 Z S_PREPARE_WRITING_4 $end
$var parameter 7 [ S_PREPARE_WRITING_5 $end
$var parameter 7 \ S_READING_1 $end
$var parameter 7 ] S_READING_2 $end
$var parameter 7 ^ S_READING_POSSIBLE $end
$var parameter 7 _ S_WRITE_ERROR_BIT $end
$var parameter 7 ` S_WRITE_ERROR_BIT_1 $end
$var parameter 7 a S_WRITE_ERROR_BIT_10 $end
$var parameter 7 b S_WRITE_ERROR_BIT_11 $end
$var parameter 7 c S_WRITE_ERROR_BIT_2 $end
$var parameter 7 d S_WRITE_ERROR_BIT_3 $end
$var parameter 7 e S_WRITE_ERROR_BIT_4 $end
$var parameter 7 f S_WRITE_ERROR_BIT_5 $end
$var parameter 7 g S_WRITE_ERROR_BIT_6 $end
$var parameter 7 h S_WRITE_ERROR_BIT_7 $end
$var parameter 7 i S_WRITE_ERROR_BIT_8 $end
$var parameter 7 j S_WRITE_ERROR_BIT_9 $end
$var parameter 7 k S_WRITING_1 $end
$var parameter 7 l S_WRITING_2 $end
$var parameter 7 m S_WRITING_WAITING_FOR_SIGNAL $end
$var parameter 1 n WLN_V_GND $end
$var parameter 1 o WLN_V_MID $end
$var parameter 1 p WLP_V_HIGH $end
$var parameter 1 q WLP_V_MID $end
$var parameter 1 r WRITING_NOT_SUCCESSFUL $end
$var parameter 1 s WRITING_SUCCESSFUL $end
$var reg 2 t BL_reg [1:0] $end
$var reg 2 u BL_reg_PREPARE_WRITING_2 [1:0] $end
$var reg 4 v PL_reg [3:0] $end
$var reg 4 w PL_reg_PREPARE_WRITING_2 [3:0] $end
$var reg 1 x PRG_reg $end
$var reg 2 y WLN_reg [1:0] $end
$var reg 2 z WLP_reg [1:0] $end
$var reg 2 { counter [1:0] $end
$var reg 2 | data_in_reg [1:0] $end
$var reg 2 } data_in_reg_1 [1:0] $end
$var reg 2 ~ data_in_reg_2 [1:0] $end
$var reg 2 !" data_out_reg [1:0] $end
$var reg 1 "" read_active_reg $end
$var reg 2 #" read_row [1:0] $end
$var reg 6 $" state [5:0] $end
$var reg 2 %" write_row [1:0] $end
$var reg 1 &" writing_successful_reg $end
$var integer 32 '" i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1s
0r
1q
0p
0o
1n
b10000 m
b1011 l
b1010 k
b100011 j
b100010 i
b100001 h
b100000 g
b11111 f
b11110 e
b11101 d
b11100 c
b100101 b
b100100 a
b11011 `
b11001 _
b10111 ^
b11010 ]
b10101 \
b1000 [
b111 Z
b110 Y
b101 X
b100 W
b10001 V
b1111 U
b1110 T
b11000 S
b0 R
b10100 Q
b1001 P
b1101 O
b1100 N
b100111 M
b100110 L
b11 K
b10 J
b1 I
0H
1G
1F
0E
b10 D
b1 C
b11 B
b0 A
b1 @
b0 ?
b10 >
1=
0<
b10 ;
b1 :
b10 9
b10 *
b1 )
b10 (
$end
#0
$dumpvars
b10 '"
x&"
bx %"
bx $"
bx #"
x""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
xx
b1xx w
bx v
b1x u
bx t
b1 8
bx 7
b0 6
bx 5
bx 4
x3
bx 2
bx 1
10
1/
b1 .
b0 -
0,
0+
bx '
bx &
bx %
bx $
bx #
x"
z!
$end
#1000
b0 $"
1+
#2000
0+
#3000
1+
#4000
0+
#5000
b10 '"
b1 $"
b100 w
b10 u
b0 #
b0 7
b0 !"
b0 |
b0 ~
b0 }
0&"
03
0x
b0 #"
b0 %"
b0 {
0"
0""
b11 $
b11 5
b11 z
b11 %
b11 4
b11 y
b0 &
b0 2
b0 v
b0 '
b0 1
b0 t
1+
0/
#6000
0+
#7000
b10 $"
1+
#8000
0+
#9000
b11 $"
1+
#10000
0+
#11000
b100 $"
1+
#12000
0+
#13000
b101 $"
13
1x
b0 %
b0 4
b0 y
1+
#14000
0+
#15000
b10 '"
b110 $"
b100 &
b100 2
b100 v
b10 '
b10 1
b10 t
1+
#16000
0+
#17000
b111 $"
b11 %
b11 4
b11 y
1+
#18000
0+
#19000
b10 '"
b111 w
b1000 $"
b111 &
b111 2
b111 v
1+
#20000
0+
#21000
b1001 $"
1+
#22000
0+
#23000
b1 {
1+
#24000
0+
#25000
b10 {
1+
#26000
0+
#27000
b1110 $"
1+
#28000
0+
#29000
b10 '"
b100 w
b1111 $"
b100 &
b100 2
b100 v
1+
#30000
0+
#31000
b10 '"
b100 w
b10 u
b10001 $"
b0 '
b0 1
b0 t
b0 &
b0 2
b0 v
1+
#32000
0+
#33000
b10 '"
b110 w
b11 u
b10100 $"
b10 &
b10 2
b10 v
03
0x
b1 '
b1 1
b1 t
b0 {
1+
#34000
0+
#35000
b10101 $"
1+
#36000
0+
#37000
b11010 $"
b10 %
b10 4
b10 y
1+
#38000
0+
#39000
b100110 $"
b0z #
b0z 7
b0z !"
1+
#40000
0+
#41000
b100111 $"
b11 %
b11 4
b11 y
1+
#42000
0+
#43000
b10100 $"
b1 #"
1+
#44000
0+
#45000
b10101 $"
1+
#46000
0+
#47000
b11010 $"
b1 %
b1 4
b1 y
1+
#48000
0+
#49000
b100110 $"
bz #
bz 7
bz !"
1+
#50000
0+
#51000
b100111 $"
b11 %
b11 4
b11 y
1+
#52000
0+
#53000
b10100 $"
b10 #"
1+
#54000
0+
#55000
b11000 $"
1+
#56000
0+
#57000
b11011 $"
1+
#58000
0+
#59000
b11100 $"
b0 %
b0 4
b0 y
1+
#60000
0+
#61000
b10 '"
b101 w
b11 u
b11101 $"
b1 &
b1 2
b1 v
1+
#62000
0+
#63000
b11110 $"
b11 %
b11 4
b11 y
1+
#64000
0+
#65000
b10 '"
b111 w
b11 u
b11111 $"
13
1x
b11 &
b11 2
b11 v
1+
#66000
0+
#67000
b100000 $"
b1 $
b1 5
b1 z
1+
#68000
0+
#69000
b100001 $"
1&"
b1 %
b1 4
b1 y
1+
#70000
0+
#71000
b100010 $"
1+
#72000
0+
#73000
b100011 $"
b11 %
b11 4
b11 y
1+
#74000
0+
#75000
b100100 $"
b11 $
b11 5
b11 z
1+
#76000
0+
#77000
b10 '"
b100 w
b10 u
b100101 $"
b0 '
b0 1
b0 t
b0 &
b0 2
b0 v
1+
#78000
0+
#79000
b0 $"
1+
#80000
0+
#81000
b1 $"
b0 w
b0 u
b0 #
b0 7
b0 !"
0&"
03
0x
b0 #"
1+
#82000
0+
#83000
b10 $"
1+
#84000
0+
#85000
b11 $"
1+
#86000
0+
#87000
b100 $"
1+
#88000
0+
#89000
b101 $"
13
1x
b0 %
b0 4
b0 y
1+
#90000
0+
#91000
b110 $"
1+
#92000
0+
#93000
b111 $"
b11 %
b11 4
b11 y
1+
#94000
0+
#95000
b10 u
b10 '"
b111 w
b1000 $"
b11 &
b11 2
b11 v
1+
#96000
0+
#97000
b1001 $"
1+
#98000
0+
#99000
b1 {
1+
#100000
0+
#101000
b10 {
1+
#102000
0+
#103000
b1110 $"
1+
#104000
0+
#105000
b10 '"
b100 w
b10 u
b1111 $"
b0 &
b0 2
b0 v
1+
#106000
0+
#107000
b10001 $"
1+
#108000
0+
#109000
b10 '"
b110 w
b11 u
b10100 $"
b10 &
b10 2
b10 v
03
0x
b1 '
b1 1
b1 t
b0 {
1+
#110000
0+
#111000
b10101 $"
1+
#112000
0+
#113000
b11010 $"
b10 %
b10 4
b10 y
1+
#114000
0+
#115000
b100110 $"
b0z #
b0z 7
b0z !"
1+
#116000
0+
#117000
b100111 $"
b11 %
b11 4
b11 y
1+
#118000
0+
#119000
b10100 $"
b1 #"
1+
#120000
0+
#121000
b10101 $"
1+
#122000
0+
#123000
b11010 $"
b1 %
b1 4
b1 y
1+
#124000
0+
#125000
b100110 $"
bz #
bz 7
bz !"
1+
#126000
0+
#127000
b100111 $"
b11 %
b11 4
b11 y
1+
#128000
0+
#129000
b10100 $"
b10 #"
1+
#130000
0+
#131000
b11000 $"
1+
#132000
0+
#133000
b11011 $"
1+
#134000
0+
#135000
b11100 $"
b0 %
b0 4
b0 y
1+
#136000
0+
#137000
b10 '"
b101 w
b11 u
b11101 $"
b1 &
b1 2
b1 v
1+
#138000
0+
#139000
b11110 $"
b11 %
b11 4
b11 y
1+
#140000
0+
#141000
b10 '"
b111 w
b11 u
b11111 $"
13
1x
b11 &
b11 2
b11 v
1+
#142000
0+
#143000
b100000 $"
b1 $
b1 5
b1 z
1+
#144000
0+
#145000
b100001 $"
1&"
b1 %
b1 4
b1 y
1+
#146000
0+
#147000
b100010 $"
1+
#148000
0+
#149000
b100011 $"
b11 %
b11 4
b11 y
1+
#150000
0+
#151000
b100100 $"
b11 $
b11 5
b11 z
1+
#152000
0+
#153000
b10 '"
b100 w
b10 u
b100101 $"
b0 '
b0 1
b0 t
b0 &
b0 2
b0 v
1+
#154000
0+
#155000
b0 $"
1+
#156000
0+
#157000
b1 $"
b0 w
b0 u
b0 #
b0 7
b0 !"
0&"
03
0x
b0 #"
1+
#158000
0+
#159000
b10 $"
1+
#160000
0+
#161000
b11 $"
1+
#162000
0+
#163000
b100 $"
1+
#164000
0+
#165000
b101 $"
13
1x
b0 %
b0 4
b0 y
1+
#166000
0+
#167000
b110 $"
1+
#168000
0+
#169000
b111 $"
b11 %
b11 4
b11 y
1+
#170000
0+
#171000
b10 u
b10 '"
b111 w
b1000 $"
b11 &
b11 2
b11 v
1+
#172000
0+
#173000
b1001 $"
1+
#174000
0+
#175000
b1 {
1+
#176000
0+
#177000
b10 {
1+
#178000
0+
#179000
b1110 $"
1+
#180000
0+
#181000
b10 '"
b100 w
b10 u
b1111 $"
b0 &
b0 2
b0 v
1+
#182000
0+
#183000
b10001 $"
1+
#184000
0+
#185000
b10 '"
b110 w
b11 u
b10100 $"
b10 &
b10 2
b10 v
03
0x
b1 '
b1 1
b1 t
b0 {
1+
#186000
0+
#187000
b10101 $"
1+
#188000
0+
#189000
b11010 $"
b10 %
b10 4
b10 y
1+
#190000
0+
#191000
b100110 $"
b0z #
b0z 7
b0z !"
1+
#192000
0+
#193000
b100111 $"
b11 %
b11 4
b11 y
1+
#194000
0+
#195000
b10100 $"
b1 #"
1+
#196000
0+
#197000
b10101 $"
1+
#198000
0+
#199000
b11010 $"
b1 %
b1 4
b1 y
1+
#200000
0+
#201000
b100110 $"
bz #
bz 7
bz !"
1+
#202000
0+
#203000
b100111 $"
b11 %
b11 4
b11 y
1+
#204000
0+
#205000
1+
