Info: Starting: Create testbench Qsys system
Info: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd.ipx
Info: ip-generate --project-directory="D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd" --output-directory="D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd" --report-file="sopcinfo:D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd.sopcinfo" --report-file="html:D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd\testbench\pcie3_ttk_rcd.html" --system-info=DEVICE_FAMILY="Stratix V" --system-info=DEVICE=5SGSMD5K2F40I3L --system-info=DEVICE_SPEEDGRADE=3_H2 --component-file="D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd.qsys"
Progress: Loading pcie3_ttk_rcd/pcie3_ttk_rcd.qsys
Progress: Reading input file
Progress: Adding DUT [altera_pcie_sv_hip_ast 14.0.2]
Progress: Parameterizing module DUT
Progress: Adding pcie_reconfig_driver_0 [altera_pcie_reconfig_driver 14.0]
Progress: Parameterizing module pcie_reconfig_driver_0
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 14.0.2]
Progress: Parameterizing module alt_xcvr_reconfig_0
Progress: Adding master_0 [altera_jtag_avalon_master 14.0]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pcie3_ttk_rcd.DUT: Family: Stratix V
Info: pcie3_ttk_rcd.DUT: Stratix V Hard IP for PCI Express v14.0
Info: pcie3_ttk_rcd.DUT: The application clock frequency (pld_clk) is 250 Mhz
Info: pcie3_ttk_rcd.DUT: 11 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: pcie3_ttk_rcd.DUT: Credit allocation in the 16 KBytes receive buffer:
Info: pcie3_ttk_rcd.DUT: Posted    : header=16  data=16
Info: pcie3_ttk_rcd.DUT: Non posted: header=16  data=0
Info: pcie3_ttk_rcd.DUT: Completion: header=195 data=781
Warning: pcie3_ttk_rcd.DUT.rx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.rx_st: Interface must have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd.DUT.tx_st: Interface must have an associated reset
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 11*46 bits
Info: pcie3_ttk_rcd.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 11*70 bits
Warning: pcie3_ttk_rcd.DUT: DUT.lmi must be exported, or connected to a matching conduit.
Warning: pcie3_ttk_rcd.DUT.rx_st: DUT.rx_st does not have an associated reset
Warning: pcie3_ttk_rcd.DUT.tx_st: DUT.tx_st does not have an associated reset
Info: ip-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching D:/altera/14.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\altera\14.0\quartus\sopc_builder\bin\root_components.ipx
Info: D:\altera\14.0\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\altera\14.0\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\altera\14.0\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: D:/altera/14.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd\testbench\pcie3_ttk_rcd.ipx
Progress: Loading pcie3_ttk_rcd/hip_status_hw.tcl
Progress: Loading pcie3_ttk_rcd/pcie3_ttk_rcd.qsys
Info: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/* matched 8 files in 0.02 seconds
Info: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/ip/**/* matched 0 files in 0.00 seconds
Info: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/*/* matched 18 files in 0.00 seconds
Info: D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd\testbench\pcie3_ttk_rcd.ipx described 0 plugins, 3 paths, in 0.02 seconds
Info: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/* matched 4 files in 0.02 seconds
Info: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/a-jathon/.altera.quartus/ip/14.0/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\altera\14.0\ip\altera\altera_components.ipx
Info: D:\altera\14.0\ip\altera\altera_components.ipx described 1244 plugins, 0 paths, in 0.11 seconds
Info: D:/altera/14.0/ip/**/* matched 124 files in 0.11 seconds
Info: Reading index D:\altera\14.0\quartus\sopc_builder\builtin.ipx
Info: D:\altera\14.0\quartus\sopc_builder\builtin.ipx described 81 plugins, 0 paths, in 0.01 seconds
Info: D:/altera/14.0/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index D:\altera\14.0\quartus\common\librarian\factories\index.ipx
Info: D:\altera\14.0\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: D:/altera/14.0/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: D:/altera/14.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: D:\altera\14.0\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0.15 seconds
Info: D:/altera/14.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.15 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script D:/altera/14.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #3 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #3 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: pcie3_ttk_rcd
Info: TB_Gen: System design is: pcie3_ttk_rcd
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_ctrl
Info: get_instance_assignment DUT testbench.partner.map.hip_ctrl
Info: get_instance_assignment DUT testbench.partner.map.hip_ctrl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.class
Info: get_instance_assignment DUT testbench.partner.pcie_tb.version
Info: get_instance_assignments DUT
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.apps_type_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.deemphasis_enable_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.ecrc_check_capable_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.ecrc_gen_capable_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.enable_pipe32_phyip_ser_driver_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.enable_pipe32_sim_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.enable_tl_only_sim_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.lane_mask_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.millisecond_cycle_count_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.pld_clk_MHz
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.port_type_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.serial_sim_hwtcl
Info: get_instance_assignment DUT testbench.partner.pcie_tb.parameter.use_crc_forwarding_hwtcl
Info: send_message Info TB_Gen: Interface 'hip_ctrl' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'hip_ctrl' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' hip_ctrl.partner_intf: 'hip_ctrl'
Info: TB_Gen: Interface 'DUT_pcie_tb' hip_ctrl.partner_intf: 'hip_ctrl'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_class: 'altera_pcie_tbed'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_class: 'altera_pcie_tbed'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_version: '14.0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_version: '14.0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.apps_type_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.apps_type_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.deemphasis_enable_hwtcl: 'false'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.deemphasis_enable_hwtcl: 'false'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_check_capable_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_check_capable_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_gen_capable_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.ecrc_gen_capable_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_phyip_ser_driver_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_phyip_ser_driver_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_sim_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_pipe32_sim_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_tl_only_sim_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.enable_tl_only_sim_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen3 (8.0 Gbps)'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.gen123_lane_rate_mode_hwtcl: 'Gen3 (8.0 Gbps)'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.lane_mask_hwtcl: 'x8'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.lane_mask_hwtcl: 'x8'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.millisecond_cycle_count_hwtcl: '248500'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.millisecond_cycle_count_hwtcl: '248500'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.pld_clk_MHz: '2500'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.pld_clk_MHz: '2500'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.pll_refclk_freq_hwtcl: '100 MHz'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.port_type_hwtcl: 'Native endpoint'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.port_type_hwtcl: 'Native endpoint'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.serial_sim_hwtcl: '1'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_param.use_crc_forwarding_hwtcl: '0'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_param.use_crc_forwarding_hwtcl: '0'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' partner_params: 'apps_type_hwtcl deemphasis_enable_hwtcl ecrc_check_capable_hwtcl ecrc_gen_capable_hwtcl enable_pipe32_phyip_ser_driver_hwtcl enable_pipe32_sim_hwtcl enable_tl_only_sim_hwtcl gen123_lane_rate_mode_hwtcl lane_mask_hwtcl millisecond_cycle_count_hwtcl pld_clk_MHz pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl use_crc_forwarding_hwtcl'
Info: TB_Gen: Interface 'DUT_pcie_tb' partner_params: 'apps_type_hwtcl deemphasis_enable_hwtcl ecrc_check_capable_hwtcl ecrc_gen_capable_hwtcl enable_pipe32_phyip_ser_driver_hwtcl enable_pipe32_sim_hwtcl enable_tl_only_sim_hwtcl gen123_lane_rate_mode_hwtcl lane_mask_hwtcl millisecond_cycle_count_hwtcl pld_clk_MHz pll_refclk_freq_hwtcl port_type_hwtcl serial_sim_hwtcl use_crc_forwarding_hwtcl'
Info: get_instance_assignments DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_instance_interfaces DUT
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_interface_property refclk EXPORT_OF
Info: get_interface_property pcie_rstn EXPORT_OF
Info: get_interface_property hip_ctrl EXPORT_OF
Info: get_interface_property hip_serial EXPORT_OF
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_interface_property refclk EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property hip_serial EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_serial
Info: get_instance_assignment DUT testbench.partner.map.hip_serial
Info: get_instance_assignment DUT testbench.partner.map.hip_serial
Info: send_message Info TB_Gen: Interface 'hip_serial' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'hip_serial' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' hip_serial.partner_intf: 'hip_serial'
Info: TB_Gen: Interface 'DUT_pcie_tb' hip_serial.partner_intf: 'hip_serial'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property hip_pipe EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_pipe
Info: get_instance_assignment DUT testbench.partner.map.hip_pipe
Info: get_instance_assignment DUT testbench.partner.map.hip_pipe
Info: send_message Info TB_Gen: Interface 'hip_pipe' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'hip_pipe' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' hip_pipe.partner_intf: 'hip_pipe'
Info: TB_Gen: Interface 'DUT_pcie_tb' hip_pipe.partner_intf: 'hip_pipe'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property refclk EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.refclk
Info: get_instance_assignment DUT testbench.partner.map.refclk
Info: get_instance_assignment DUT testbench.partner.map.refclk
Info: send_message Info TB_Gen: Interface 'refclk' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'refclk' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' refclk.partner_intf: 'refclk'
Info: TB_Gen: Interface 'DUT_pcie_tb' refclk.partner_intf: 'refclk'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property pcie_rstn EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.npor
Info: get_instance_assignment DUT testbench.partner.map.npor
Info: get_instance_assignment DUT testbench.partner.map.npor
Info: send_message Info TB_Gen: Interface 'pcie_rstn' partner_name: 'DUT_pcie_tb'
Info: TB_Gen: Interface 'pcie_rstn' partner_name: 'DUT_pcie_tb'
Info: send_message Info TB_Gen: Interface 'DUT_pcie_tb' pcie_rstn.partner_intf: 'npor'
Info: TB_Gen: Interface 'DUT_pcie_tb' pcie_rstn.partner_intf: 'npor'
Info: get_instance_property DUT CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property dut_rx_st EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.rx_st
Info: get_interface_property dut_rx_bar_be EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.rx_bar_be
Info: get_interface_property dut_tx_st EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.tx_st
Info: get_interface_property dut_tx_cred EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.tx_cred
Info: get_interface_property dut_int_msi EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.int_msi
Info: get_interface_property dut_power_mngt EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.power_mngt
Info: get_interface_property dut_hip_rst EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_rst
Info: get_interface_property dut_config_tl EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.config_tl
Info: get_interface_property pcie_reconfig_driver_hip_status EXPORT_OF
Info: get_instance_property pcie_reconfig_driver_0 CLASS_NAME
Info: get_instance_assignment pcie_reconfig_driver_0 testbench.partner.map.hip_status_drv
Info: get_interface_property dut_hip_status EXPORT_OF
Info: get_instance_property DUT CLASS_NAME
Info: get_instance_assignment DUT testbench.partner.map.hip_status
Info: send_message Info TB_Gen: Creating testbench system : pcie3_ttk_rcd_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : pcie3_ttk_rcd_tb with all standard BFMs
Info: create_system pcie3_ttk_rcd_tb
Info: add_instance pcie3_ttk_rcd_inst pcie3_ttk_rcd 
Info: set_use_testbench_naming_pattern true pcie3_ttk_rcd
Info: get_instance_interfaces pcie3_ttk_rcd_inst
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_ctrl CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_serial CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_pipe CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst refclk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_rstn CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst clk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_st CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_bar_be CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_st CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_cred CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_int_msi CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_power_mngt CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_rst CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_config_tl CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_status CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property pcie3_ttk_rcd_inst clk CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property pcie3_ttk_rcd_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst clk clockRate
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property pcie3_ttk_rcd_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst clk CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_clk_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_clk_bfm clk CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_clk_bfm.clk pcie3_ttk_rcd_inst.clk
Info: get_instance_interface_property pcie3_ttk_rcd_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property pcie3_ttk_rcd_inst reset CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property pcie3_ttk_rcd_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports pcie3_ttk_rcd_inst reset
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property pcie3_ttk_rcd_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_reset_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property pcie3_ttk_rcd_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst reset associatedClock
Info: get_instance_interfaces pcie3_ttk_rcd_inst_clk_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie3_ttk_rcd_inst_reset_bfm is not associated to any clock; connecting pcie3_ttk_rcd_inst_reset_bfm to 'pcie3_ttk_rcd_inst_clk_bfm.clk'
Warning: TB_Gen: pcie3_ttk_rcd_inst_reset_bfm is not associated to any clock; connecting pcie3_ttk_rcd_inst_reset_bfm to 'pcie3_ttk_rcd_inst_clk_bfm.clk'
Info: add_connection pcie3_ttk_rcd_inst_clk_bfm.clk pcie3_ttk_rcd_inst_reset_bfm.clk
Info: get_instance_interface_property pcie3_ttk_rcd_inst reset CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_reset_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm clk CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_reset_bfm.reset pcie3_ttk_rcd_inst.reset
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_st CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: dut_rx_st
Info: TB_Gen: avalon_streaming_source found: dut_rx_st
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_st CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_rx_st_bfm altera_avalon_st_sink_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_rx_st_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st dataBitsPerSymbol
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st beatsPerCycle
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st symbolsPerBeat
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st maxChannel
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st readyLatency
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st errorDescriptor
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_rx_st
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_startofpacket ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_endofpacket ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_error ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_error WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_valid ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_empty ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_empty WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_ready ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_data ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_st dut_rx_st_data WIDTH
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_NUMSYMBOLS 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_SYMBOL_W 256
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_MAX_CHANNELS 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_BEATSPERCYCLE 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_READY_LATENCY 3
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_ERROR_DESCRIPTOR 
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_CHANNEL_W 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_EMPTY_W 2
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm ST_ERROR_W 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm USE_PACKET 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm USE_CHANNEL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm USE_ERROR 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm USE_READY 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm USE_VALID 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm USE_EMPTY 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_st_bfm VHDL_ID 0
Info: get_instance_property pcie3_ttk_rcd_inst_dut_rx_st_bfm CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_rx_st_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm clk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm sink CLASS_NAME
Info: get_instance_property pcie3_ttk_rcd_inst_dut_rx_st_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st associatedClock
Info: get_instance_interfaces pcie3_ttk_rcd_inst_clk_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie3_ttk_rcd_inst_dut_rx_st_bfm is not associated to any clock; connecting pcie3_ttk_rcd_inst_dut_rx_st_bfm to 'pcie3_ttk_rcd_inst_clk_bfm.clk'
Warning: TB_Gen: pcie3_ttk_rcd_inst_dut_rx_st_bfm is not associated to any clock; connecting pcie3_ttk_rcd_inst_dut_rx_st_bfm to 'pcie3_ttk_rcd_inst_clk_bfm.clk'
Info: add_connection pcie3_ttk_rcd_inst_clk_bfm.clk pcie3_ttk_rcd_inst_dut_rx_st_bfm.clk
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_rx_st_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm clk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm sink CLASS_NAME
Info: get_instance_property pcie3_ttk_rcd_inst_dut_rx_st_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_st associatedReset
Info: get_instance_interfaces pcie3_ttk_rcd_inst_reset_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie3_ttk_rcd_inst_dut_rx_st_bfm is not associated to any reset; connecting pcie3_ttk_rcd_inst_dut_rx_st_bfm to 'pcie3_ttk_rcd_inst_reset_bfm.reset'
Warning: TB_Gen: pcie3_ttk_rcd_inst_dut_rx_st_bfm is not associated to any reset; connecting pcie3_ttk_rcd_inst_dut_rx_st_bfm to 'pcie3_ttk_rcd_inst_reset_bfm.reset'
Info: add_connection pcie3_ttk_rcd_inst_reset_bfm.reset pcie3_ttk_rcd_inst_dut_rx_st_bfm.clk_reset
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_st CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_rx_st_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm clk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_st_bfm sink CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst.dut_rx_st pcie3_ttk_rcd_inst_dut_rx_st_bfm.sink
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_bar_be CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dut_rx_bar_be
Info: TB_Gen: conduit_end found: dut_rx_bar_be
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_bar_be CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_bar_be associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_rx_bar_be associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_rx_bar_be
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_bar ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_bar WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_bar DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_be ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_be WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_be DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_mask ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_mask WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_rx_bar_be dut_rx_bar_be_rx_st_mask DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm SIGNAL_ROLES rx_st_bar rx_st_be rx_st_mask
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm SIGNAL_WIDTHS 8 32 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm SIGNAL_DIRECTIONS input input output
Info: get_instance_property pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_rx_bar_be CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm.conduit pcie3_ttk_rcd_inst.dut_rx_bar_be
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_st CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_sink found: dut_tx_st
Info: TB_Gen: avalon_streaming_sink found: dut_tx_st
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_st CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_tx_st_bfm altera_avalon_st_source_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_tx_st_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st dataBitsPerSymbol
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st beatsPerCycle
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st symbolsPerBeat
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st maxChannel
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st readyLatency
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st errorDescriptor
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_tx_st
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_startofpacket ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_endofpacket ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_error ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_error WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_valid ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_empty ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_empty WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_ready ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_data ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_st dut_tx_st_data WIDTH
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_NUMSYMBOLS 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_SYMBOL_W 256
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_MAX_CHANNELS 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_BEATSPERCYCLE 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_READY_LATENCY 3
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_ERROR_DESCRIPTOR 
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_CHANNEL_W 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_EMPTY_W 2
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm ST_ERROR_W 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm USE_PACKET 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm USE_CHANNEL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm USE_ERROR 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm USE_READY 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm USE_VALID 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm USE_EMPTY 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_st_bfm VHDL_ID 0
Info: get_instance_property pcie3_ttk_rcd_inst_dut_tx_st_bfm CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_tx_st_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm clk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm src CLASS_NAME
Info: get_instance_property pcie3_ttk_rcd_inst_dut_tx_st_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st associatedClock
Info: get_instance_interfaces pcie3_ttk_rcd_inst_clk_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie3_ttk_rcd_inst_dut_tx_st_bfm is not associated to any clock; connecting pcie3_ttk_rcd_inst_dut_tx_st_bfm to 'pcie3_ttk_rcd_inst_clk_bfm.clk'
Warning: TB_Gen: pcie3_ttk_rcd_inst_dut_tx_st_bfm is not associated to any clock; connecting pcie3_ttk_rcd_inst_dut_tx_st_bfm to 'pcie3_ttk_rcd_inst_clk_bfm.clk'
Info: add_connection pcie3_ttk_rcd_inst_clk_bfm.clk pcie3_ttk_rcd_inst_dut_tx_st_bfm.clk
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_tx_st_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm clk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm src CLASS_NAME
Info: get_instance_property pcie3_ttk_rcd_inst_dut_tx_st_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_st associatedReset
Info: get_instance_interfaces pcie3_ttk_rcd_inst_reset_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_reset_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: pcie3_ttk_rcd_inst_dut_tx_st_bfm is not associated to any reset; connecting pcie3_ttk_rcd_inst_dut_tx_st_bfm to 'pcie3_ttk_rcd_inst_reset_bfm.reset'
Warning: TB_Gen: pcie3_ttk_rcd_inst_dut_tx_st_bfm is not associated to any reset; connecting pcie3_ttk_rcd_inst_dut_tx_st_bfm to 'pcie3_ttk_rcd_inst_reset_bfm.reset'
Info: add_connection pcie3_ttk_rcd_inst_reset_bfm.reset pcie3_ttk_rcd_inst_dut_tx_st_bfm.clk_reset
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_st CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_tx_st_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm clk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_st_bfm src CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_tx_st_bfm.src pcie3_ttk_rcd_inst.dut_tx_st
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_cred CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dut_tx_cred
Info: TB_Gen: conduit_end found: dut_tx_cred
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_cred CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_tx_cred_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_tx_cred_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_cred associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_tx_cred associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_tx_cred
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafccp ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafccp WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafccp DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafcnp ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafcnp WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafcnp DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafcp ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafcp WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_datafcp DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_fchipcons ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_fchipcons WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_fchipcons DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_fcinfinite ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_fcinfinite WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_fcinfinite DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfccp ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfccp WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfccp DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfcnp ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfcnp WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfcnp DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfcp ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfcp WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_tx_cred dut_tx_cred_tx_cred_hdrfcp DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_cred_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_cred_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_cred_bfm SIGNAL_ROLES tx_cred_datafccp tx_cred_datafcnp tx_cred_datafcp tx_cred_fchipcons tx_cred_fcinfinite tx_cred_hdrfccp tx_cred_hdrfcnp tx_cred_hdrfcp
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_cred_bfm SIGNAL_WIDTHS 12 12 12 6 6 8 8 8
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_tx_cred_bfm SIGNAL_DIRECTIONS input input input input input input input input
Info: get_instance_property pcie3_ttk_rcd_inst_dut_tx_cred_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_tx_cred CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_tx_cred_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_tx_cred_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_tx_cred_bfm.conduit pcie3_ttk_rcd_inst.dut_tx_cred
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_int_msi CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dut_int_msi
Info: TB_Gen: conduit_end found: dut_int_msi
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_int_msi CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_int_msi_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_int_msi_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_int_msi associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_int_msi associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_int_msi
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_int_sts ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_int_sts WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_int_sts DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_num ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_num WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_num DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_req ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_req WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_req DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_tc ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_tc WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_tc DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_int_ack ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_int_ack WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_int_ack DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_ack ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_ack WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_int_msi dut_int_msi_app_msi_ack DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_int_msi_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_int_msi_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_int_msi_bfm SIGNAL_ROLES app_int_sts app_msi_num app_msi_req app_msi_tc app_int_ack app_msi_ack
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_int_msi_bfm SIGNAL_WIDTHS 1 5 1 3 1 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_int_msi_bfm SIGNAL_DIRECTIONS output output output output input input
Info: get_instance_property pcie3_ttk_rcd_inst_dut_int_msi_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_int_msi CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_int_msi_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_int_msi_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_int_msi_bfm.conduit pcie3_ttk_rcd_inst.dut_int_msi
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_power_mngt CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dut_power_mngt
Info: TB_Gen: conduit_end found: dut_power_mngt
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_power_mngt CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_power_mngt_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_power_mngt_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_power_mngt associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_power_mngt associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_power_mngt
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_auxpwr ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_auxpwr WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_auxpwr DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_data ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_data WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_data DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pme_to_cr ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pme_to_cr WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pme_to_cr DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_event ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_event WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pm_event DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pme_to_sr ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pme_to_sr WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_power_mngt dut_power_mngt_pme_to_sr DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_power_mngt_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_power_mngt_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_power_mngt_bfm SIGNAL_ROLES pm_auxpwr pm_data pme_to_cr pm_event pme_to_sr
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_power_mngt_bfm SIGNAL_WIDTHS 1 10 1 1 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_power_mngt_bfm SIGNAL_DIRECTIONS output output output output input
Info: get_instance_property pcie3_ttk_rcd_inst_dut_power_mngt_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_power_mngt CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_power_mngt_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_power_mngt_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_power_mngt_bfm.conduit pcie3_ttk_rcd_inst.dut_power_mngt
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_rst CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dut_hip_rst
Info: TB_Gen: conduit_end found: dut_hip_rst
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_rst CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_hip_rst_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_hip_rst_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_hip_rst associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_hip_rst associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_hip_rst
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_reset_status ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_reset_status WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_reset_status DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_serdes_pll_locked ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_serdes_pll_locked WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_serdes_pll_locked DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_pld_clk_inuse ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_pld_clk_inuse WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_pld_clk_inuse DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_pld_core_ready ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_pld_core_ready WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_pld_core_ready DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_testin_zero ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_testin_zero WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_rst dut_hip_rst_testin_zero DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_rst_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_rst_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_rst_bfm SIGNAL_ROLES reset_status serdes_pll_locked pld_clk_inuse pld_core_ready testin_zero
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_rst_bfm SIGNAL_WIDTHS 1 1 1 1 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_rst_bfm SIGNAL_DIRECTIONS input input input output input
Info: get_instance_property pcie3_ttk_rcd_inst_dut_hip_rst_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_rst CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_hip_rst_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_hip_rst_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_hip_rst_bfm.conduit pcie3_ttk_rcd_inst.dut_hip_rst
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_config_tl CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dut_config_tl
Info: TB_Gen: conduit_end found: dut_config_tl
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_config_tl CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_config_tl_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_config_tl_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_config_tl associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_config_tl associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_config_tl
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_hpg_ctrler ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_hpg_ctrler WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_hpg_ctrler DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_add ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_add WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_add DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_ctl ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_ctl WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_ctl DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_sts ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_sts WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_tl_cfg_sts DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_cpl_err ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_cpl_err WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_cpl_err DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_cpl_pending ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_cpl_pending WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_config_tl dut_config_tl_cpl_pending DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_config_tl_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_config_tl_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_config_tl_bfm SIGNAL_ROLES hpg_ctrler tl_cfg_add tl_cfg_ctl tl_cfg_sts cpl_err cpl_pending
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_config_tl_bfm SIGNAL_WIDTHS 5 4 32 53 7 1
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_config_tl_bfm SIGNAL_DIRECTIONS output input input input output output
Info: get_instance_property pcie3_ttk_rcd_inst_dut_config_tl_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_config_tl CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_config_tl_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_config_tl_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_config_tl_bfm.conduit pcie3_ttk_rcd_inst.dut_config_tl
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pcie_reconfig_driver_hip_status
Info: TB_Gen: conduit_end found: pcie_reconfig_driver_hip_status
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_cor_ext_rcv ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_cor_ext_rcv WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_cor_ext_rcv DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_cor_ext_rpl ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_cor_ext_rpl WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_cor_ext_rpl DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_rpl ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_rpl WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_derr_rpl DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_dlup_exit ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_dlup_exit WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_dlup_exit DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ev128ns ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ev128ns WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ev128ns DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ev1us ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ev1us WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ev1us DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_hotrst_exit ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_hotrst_exit WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_hotrst_exit DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_int_status ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_int_status WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_int_status DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_l2_exit ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_l2_exit WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_l2_exit DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_lane_act ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_lane_act WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_lane_act DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ltssmstate ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ltssmstate WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ltssmstate DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_dlup ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_dlup WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_dlup DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_rx_par_err ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_rx_par_err WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_rx_par_err DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_tx_par_err ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_tx_par_err WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_tx_par_err DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_cfg_par_err ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_cfg_par_err WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_cfg_par_err DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ko_cpl_spc_header ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ko_cpl_spc_header WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ko_cpl_spc_header DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ko_cpl_spc_data ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ko_cpl_spc_data WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status pcie_reconfig_driver_hip_status_ko_cpl_spc_data DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm SIGNAL_ROLES derr_cor_ext_rcv derr_cor_ext_rpl derr_rpl dlup_exit ev128ns ev1us hotrst_exit int_status l2_exit lane_act ltssmstate dlup rx_par_err tx_par_err cfg_par_err ko_cpl_spc_header ko_cpl_spc_data
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1 4 1 4 5 1 1 2 1 8 12
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm SIGNAL_DIRECTIONS output output output output output output output output output output output output output output output output output
Info: get_instance_property pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_reconfig_driver_hip_status CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm.conduit pcie3_ttk_rcd_inst.pcie_reconfig_driver_hip_status
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_status CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dut_hip_status
Info: TB_Gen: conduit_end found: dut_hip_status
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_status CLASS_NAME
Info: add_instance pcie3_ttk_rcd_inst_dut_hip_status_bfm altera_conduit_bfm 
Info: get_instance_property pcie3_ttk_rcd_inst_dut_hip_status_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_hip_status associatedClock
Info: get_instance_interface_parameter_value pcie3_ttk_rcd_inst dut_hip_status associatedReset
Info: get_instance_interface_ports pcie3_ttk_rcd_inst dut_hip_status
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_cor_ext_rcv ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_cor_ext_rcv WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_cor_ext_rcv DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_cor_ext_rpl ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_cor_ext_rpl WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_cor_ext_rpl DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_rpl ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_rpl WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_derr_rpl DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_dlup ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_dlup WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_dlup DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_dlup_exit ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_dlup_exit WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_dlup_exit DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ev128ns ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ev128ns WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ev128ns DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ev1us ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ev1us WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ev1us DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_hotrst_exit ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_hotrst_exit WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_hotrst_exit DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_int_status ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_int_status WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_int_status DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_l2_exit ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_l2_exit WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_l2_exit DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_lane_act ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_lane_act WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_lane_act DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ltssmstate ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ltssmstate WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ltssmstate DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_rx_par_err ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_rx_par_err WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_rx_par_err DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_tx_par_err ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_tx_par_err WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_tx_par_err DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_cfg_par_err ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_cfg_par_err WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_cfg_par_err DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ko_cpl_spc_header ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ko_cpl_spc_header WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ko_cpl_spc_header DIRECTION
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ko_cpl_spc_data ROLE
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ko_cpl_spc_data WIDTH
Info: get_instance_interface_port_property pcie3_ttk_rcd_inst dut_hip_status dut_hip_status_ko_cpl_spc_data DIRECTION
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_status_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_status_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_status_bfm SIGNAL_ROLES derr_cor_ext_rcv derr_cor_ext_rpl derr_rpl dlup dlup_exit ev128ns ev1us hotrst_exit int_status l2_exit lane_act ltssmstate rx_par_err tx_par_err cfg_par_err ko_cpl_spc_header ko_cpl_spc_data
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_status_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1 1 4 1 4 5 1 2 1 8 12
Info: set_instance_parameter_value pcie3_ttk_rcd_inst_dut_hip_status_bfm SIGNAL_DIRECTIONS input input input input input input input input input input input input input input input input input
Info: get_instance_property pcie3_ttk_rcd_inst_dut_hip_status_bfm CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst dut_hip_status CLASS_NAME
Info: get_instance_interfaces pcie3_ttk_rcd_inst_dut_hip_status_bfm
Info: get_instance_interface_property pcie3_ttk_rcd_inst_dut_hip_status_bfm conduit CLASS_NAME
Info: add_connection pcie3_ttk_rcd_inst_dut_hip_status_bfm.conduit pcie3_ttk_rcd_inst.dut_hip_status
Info: get_instance_interface_property pcie3_ttk_rcd_inst refclk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink (for partner module) found: refclk
Info: TB_Gen: clock_sink (for partner module) found: refclk
Info: add_instance DUT_pcie_tb altera_pcie_tbed 
Info: set_instance_parameter_value DUT_pcie_tb apps_type_hwtcl 1
Info: set_instance_parameter_value DUT_pcie_tb deemphasis_enable_hwtcl false
Info: set_instance_parameter_value DUT_pcie_tb ecrc_check_capable_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb ecrc_gen_capable_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb enable_pipe32_phyip_ser_driver_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb enable_pipe32_sim_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb enable_tl_only_sim_hwtcl 0
Info: set_instance_parameter_value DUT_pcie_tb gen123_lane_rate_mode_hwtcl Gen3 (8.0 Gbps)
Info: set_instance_parameter_value DUT_pcie_tb lane_mask_hwtcl x8
Info: set_instance_parameter_value DUT_pcie_tb millisecond_cycle_count_hwtcl 248500
Info: set_instance_parameter_value DUT_pcie_tb pld_clk_MHz 2500
Info: set_instance_parameter_value DUT_pcie_tb pll_refclk_freq_hwtcl 100 MHz
Info: set_instance_parameter_value DUT_pcie_tb port_type_hwtcl Native endpoint
Info: set_instance_parameter_value DUT_pcie_tb serial_sim_hwtcl 1
Info: set_instance_parameter_value DUT_pcie_tb use_crc_forwarding_hwtcl 0
Info: get_instance_interface_property pcie3_ttk_rcd_inst refclk CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb refclk CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst refclk CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb refclk CLASS_NAME
Info: add_connection DUT_pcie_tb.refclk pcie3_ttk_rcd_inst.refclk
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_ctrl CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: hip_ctrl
Info: TB_Gen: conduit_end (for partner module) found: hip_ctrl
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_ctrl CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_ctrl CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_ctrl CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_ctrl CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_ctrl pcie3_ttk_rcd_inst.hip_ctrl
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_serial CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: hip_serial
Info: TB_Gen: conduit_end (for partner module) found: hip_serial
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_serial CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_serial CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_serial CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_serial CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_serial pcie3_ttk_rcd_inst.hip_serial
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_pipe CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: hip_pipe
Info: TB_Gen: conduit_end (for partner module) found: hip_pipe
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_pipe CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_pipe CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst hip_pipe CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb hip_pipe CLASS_NAME
Info: add_connection DUT_pcie_tb.hip_pipe pcie3_ttk_rcd_inst.hip_pipe
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_rstn CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: pcie_rstn
Info: TB_Gen: conduit_end (for partner module) found: pcie_rstn
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_rstn CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb npor CLASS_NAME
Info: get_instance_interface_property pcie3_ttk_rcd_inst pcie_rstn CLASS_NAME
Info: get_instance_interface_property DUT_pcie_tb npor CLASS_NAME
Info: add_connection DUT_pcie_tb.npor pcie3_ttk_rcd_inst.pcie_rstn
Info: send_message Info TB_Gen: Saving testbench system: pcie3_ttk_rcd_tb.qsys
Info: TB_Gen: Saving testbench system: pcie3_ttk_rcd_tb.qsys
Info: save_system pcie3_ttk_rcd_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb.qsys
Info: Done
Info: ip-generate --project-directory="D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd\testbench" --output-directory="D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd\testbench\pcie3_ttk_rcd_tb\simulation" --file-set=SIM_VERILOG --report-file="html:D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd\testbench\pcie3_ttk_rcd_tb.html" --system-info=DEVICE_FAMILY="Stratix V" --system-info=DEVICE=5SGSMD5K2F40I3L --system-info=DEVICE_SPEEDGRADE=3_H2 --component-file="D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd\testbench\pcie3_ttk_rcd_tb.qsys" --report-file="csv:D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd_tb.csv" --report-file="spd:D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd_tb.spd"
Progress: Loading testbench/pcie3_ttk_rcd_tb.qsys
Progress: Reading input file
Progress: Adding pcie3_ttk_rcd_inst [pcie3_ttk_rcd 1.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst
Progress: Adding pcie3_ttk_rcd_inst_clk_bfm [altera_avalon_clock_source 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_clk_bfm
Progress: Adding pcie3_ttk_rcd_inst_reset_bfm [altera_avalon_reset_source 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_reset_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_rx_st_bfm [altera_avalon_st_sink_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_rx_st_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_tx_st_bfm [altera_avalon_st_source_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_tx_st_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_tx_cred_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_tx_cred_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_int_msi_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_int_msi_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_power_mngt_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_power_mngt_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_hip_rst_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_hip_rst_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_config_tl_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_config_tl_bfm
Progress: Adding pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm
Progress: Adding pcie3_ttk_rcd_inst_dut_hip_status_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module pcie3_ttk_rcd_inst_dut_hip_status_bfm
Progress: Adding DUT_pcie_tb [altera_pcie_tbed 14.0]
Progress: Parameterizing module DUT_pcie_tb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: Family: Stratix V
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: Stratix V Hard IP for PCI Express v14.0
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: The application clock frequency (pld_clk) is 250 Mhz
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: 11 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: Credit allocation in the 16 KBytes receive buffer:
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: Posted    : header=16  data=16
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: Non posted: header=16  data=0
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: Completion: header=195 data=781
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT.rx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT.rx_st: Interface must have an associated reset
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT.tx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT.tx_st: Interface must have an associated reset
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 11*46 bits
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 11*70 bits
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT: DUT.lmi must be exported, or connected to a matching conduit.
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT.rx_st: DUT.rx_st does not have an associated reset
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.DUT.tx_st: DUT.tx_st does not have an associated reset
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_rx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_rx_st: Interface must have an associated clock
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_rx_st: Interface must have an associated reset
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_tx_st: The empty signal width should be 1 bits.  
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_tx_st: Interface must have an associated clock
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_tx_st: Interface must have an associated reset
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_clk_bfm: Elaborate: altera_clock_source
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_clk_bfm:            $Revision: #1 $
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_clk_bfm:            $Date: 2014/02/16 $
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_reset_bfm: Elaborate: altera_reset_source
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_reset_bfm:            $Revision: #1 $
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_reset_bfm:            $Date: 2014/02/16 $
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_reset_bfm: Reset is negatively asserted.
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_dut_rx_st_bfm: Use Channels set to zero - omitting sink_channel port
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_dut_tx_st_bfm: Use Channels set to zero - omitting src_channel port
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_rx_st/pcie3_ttk_rcd_inst_dut_rx_st_bfm.sink: The source empty signal is 2 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
Info: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst_dut_tx_st_bfm.src/pcie3_ttk_rcd_inst.dut_tx_st: The source empty signal is 1 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_rx_st: pcie3_ttk_rcd_inst.dut_rx_st does not have an associated reset
Warning: pcie3_ttk_rcd_tb.pcie3_ttk_rcd_inst.dut_tx_st: pcie3_ttk_rcd_inst.dut_tx_st does not have an associated reset
Info: pcie3_ttk_rcd_tb: Generating pcie3_ttk_rcd_tb "pcie3_ttk_rcd_tb" for SIM_VERILOG
Info: pcie3_ttk_rcd_inst: "pcie3_ttk_rcd_tb" instantiated pcie3_ttk_rcd "pcie3_ttk_rcd_inst"
Info: pcie3_ttk_rcd_inst_clk_bfm: "pcie3_ttk_rcd_tb" instantiated altera_avalon_clock_source "pcie3_ttk_rcd_inst_clk_bfm"
Info: pcie3_ttk_rcd_inst_reset_bfm: "pcie3_ttk_rcd_tb" instantiated altera_avalon_reset_source "pcie3_ttk_rcd_inst_reset_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_rx_st_bfm: "pcie3_ttk_rcd_tb" instantiated altera_avalon_st_sink_bfm "pcie3_ttk_rcd_inst_dut_rx_st_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_dut_rx_bar_be_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_tx_st_bfm: "pcie3_ttk_rcd_tb" instantiated altera_avalon_st_source_bfm "pcie3_ttk_rcd_inst_dut_tx_st_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/avalon_utilities_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_tx_cred_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_dut_tx_cred_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_int_msi_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_dut_int_msi_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_power_mngt_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_dut_power_mngt_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_hip_rst_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_dut_hip_rst_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_config_tl_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_dut_config_tl_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_pcie_reconfig_driver_hip_status_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: pcie3_ttk_rcd_inst_dut_hip_status_bfm: "pcie3_ttk_rcd_tb" instantiated altera_conduit_bfm "pcie3_ttk_rcd_inst_dut_hip_status_bfm"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/verbosity_pkg.sv
Info: DUT_pcie_tb: "pcie3_ttk_rcd_tb" instantiated altera_pcie_tbed "DUT_pcie_tb"
Info: DUT: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: DUT: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv
Info: DUT: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv
Info: DUT: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
Info: DUT: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
Info: DUT: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv
Info: DUT: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv
Info: DUT: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv
Info: DUT: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv
Info: DUT: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv
Info: DUT: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv
Info: DUT: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv
Info: DUT: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv
Info: DUT: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv
Info: DUT: "pcie3_ttk_rcd_inst" instantiated altera_pcie_sv_hip_ast "DUT"
Info: pcie_reconfig_driver_0: "pcie3_ttk_rcd_inst" instantiated altera_pcie_reconfig_driver "pcie_reconfig_driver_0"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/alt_xcvr_reconfig_h.sv
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altpcie_reconfig_driver.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/altera_xcvr_functions.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv/sv_xcvr_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_h.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/sv_xcvr_dfe_cal_sweep_h.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xcvr_reconfig_cal_seq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_cif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_cif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_uif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_uif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_basic_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor/alt_xreconf_basic_acq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xcvr_reconfig_analog.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xcvr_reconfig_analog_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_datactrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_rmw.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_rmw.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor/alt_xreconf_analog_ctrlsm.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor/alt_xcvr_reconfig_offset_cancellation.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/ber_reader_dcfifo.v VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/ber_reader_dcfifo.v MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/step_to_mon_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/step_to_mon_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/mon_to_step_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor/mon_to_step_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_sv.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_cal.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_control.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_datapath.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_eye_width.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_align_clk.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_get_sum.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/alt_xcvr_reconfig_mif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif_ctrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor/sv_xcvr_reconfig_mif_avmm.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/alt_xcvr_reconfig_pll.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/sv_xcvr_reconfig_pll.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor/sv_xcvr_reconfig_pll_ctrl.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_addr.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_ch.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_l2p_rom.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_lif_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_lif_csr.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xrbasic_lif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xrbasic_lif.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/sv_xcvr_reconfig_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_arbiter_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/alt_arbiter_acq.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor/alt_xcvr_reconfig_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_m2s.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_m2s.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_wait_generate.v VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/altera_wait_generate.v MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_csr_selector.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_csr_selector.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv/sv_reconfig_bundle_to_basic.sv MENTOR_SPECIFIC
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/alt_xcvr_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_controller.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_synchronizer.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_reset_controller.sdc
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_slave_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_slave_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_burst_uncompressor.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_avalon_sc_fifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/altera_merlin_arbitrator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH C:/Users/a-jathon/AppData/Local/Temp/alt6688_4807842704813171047.dir/0016_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
Info: alt_xcvr_reconfig_0: "pcie3_ttk_rcd_inst" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_xcvr_functions.sv
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/sv_xcvr_h.sv
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/alt_xcvr_resync.sv
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/alt_xcvr_reconfig_h.sv
Warning: Overwriting different file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/plain_files.txt
Info: master_0: "pcie3_ttk_rcd_inst" instantiated altera_jtag_avalon_master "master_0"
Info: mm_interconnect_0: "pcie3_ttk_rcd_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "pcie3_ttk_rcd_inst" instantiated altera_reset_controller "rst_controller"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_reset_controller.v
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_reset_synchronizer.v
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_reset_controller.sdc
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: pcie_reconfig_driver_0_reconfig_mgmt_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pcie_reconfig_driver_0_reconfig_mgmt_translator"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0_reconfig_mgmt_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "alt_xcvr_reconfig_0_reconfig_mgmt_translator"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_merlin_slave_translator.sv
Info: pcie_reconfig_driver_0_reconfig_mgmt_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pcie_reconfig_driver_0_reconfig_mgmt_agent"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0_reconfig_mgmt_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "alt_xcvr_reconfig_0_reconfig_mgmt_agent"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/pcie3_ttk_rcd_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: pcie3_ttk_rcd_tb: Done "pcie3_ttk_rcd_tb" with 39 modules, 285 files
Info: ip-generate succeeded.
Info: sim-script-gen --spd="D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd_tb.spd" --output-directory="D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/"
Info: Doing: ip-make-simscript --spd=D:\FastRankingSlim40gXcvrParam\Catapult\Hardware\Shells\Common\PCIeGen3 - Copy\pcie3_ttk_rcd\pcie3_ttk_rcd_tb.spd --output-directory=D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/
Info: Generating the following file(s) for MODELSIM simulator in D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	39 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/FastRankingSlim40gXcvrParam/Catapult/Hardware/Shells/Common/PCIeGen3 - Copy/pcie3_ttk_rcd/pcie3_ttk_rcd/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
