

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Removal of Write/Read ports Generated for Read-only/Write-only External CSRs</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Removal of Write/Read ports Generated for Read-only/Write-only External CSRs">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Removal of Write/Read ports Generated for Read-only/Write-only External CSRs" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="RemovalofWriteReadportsGenerated"
		  data-hnd-context="542"
		  data-hnd-title="Removal of Write/Read ports Generated for Read-only/Write-only External CSRs"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedTopics.html" title="Advanced Topics" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="ispresentproperty.html" title="ispresent property" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="not_generate.html" title="not_generate" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Removal of Write/Read ports Generated for Read-only/Write-only External CSRs</h2>

            <div class="main-content">
                
<p class="rvps510"><a name="rtl_strict_ports"></a><span class="rvts154"><br/></span></p>
<p class="rvps2"><span class="rvts34">IDS will remove all writable ports for an External Csr in case of read only access and remove all readable ports in case of write only access. But in case of memory (type=mem) component IDS generate all the ports .</span></p>
<p class="rvps2"><span class="rvts34">This will be done by&nbsp; ‘rtl.strict_ports=true’(top property) for Verilog/SV Output.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Case1 :&nbsp;</span></p>
<p class="rvps2"><span class="rvts35">When both external csr are read only</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_strict_ports/rtl_strict_ports.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_strict_ports/rtl_strict_ports.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_strict_ports/rtl_strict_ports.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_strict_ports/rtl_strict_ports.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 585px; height : 376px; padding : 1px;" src="lib/NewItem5219.png"></p>
<p class="rvps3"><img alt="" style="width : 583px; height : 201px; padding : 1px;" src="lib/NewItem5220.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts29"></span><br/><img alt="" style="width : 893px; height : 346px; padding : 1px;" src="lib/NewItem5221.png"><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts387">propety rtl_strict_ports &nbsp;{type = boolean ; comonent = addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; </span><span class="rvts387">rtl_strict_ports = true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;regfile {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;reg R1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;}F1= 1'b0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R1 R1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R1 R11;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;}external rg1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;regfile {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;reg R2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;}F1= 1'b0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R2 R2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;}external rg2;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Outputs:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">RTL&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts387">module block1_IDS(</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // SECTION(EXTERNAL) : RG1 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_rd_ack_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_rd_data_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_rd_valid_out,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // SECTION(EXTERNAL) : RG2 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg2_rd_ack_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg2_rd_data_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg2_rd_valid_out,</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts304"><br/></span></p>
<p class="rvps2"><span class="rvts304">&nbsp; &nbsp; </span><span class="rvts370">assign ext_rd_data = (external_rd_ack == 1'b1)? ( rg1_rd_data | rg2_rd_data): &nbsp; &nbsp; {bus_width{1'b0}} ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign external_rd_valid = rg1_rd_valid | rg2_rd_valid; // END external_rd_valid</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign external_rd_ack = rg1_rd_ack_wire | rg2_rd_ack_wire; // END external_rd_ack</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign external_access = (rg1_decode_wire | rg2_decode_wire) &amp; (rd_stb | wr_stb); // END external_access</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;</span><span class="rvts387"> . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign request = 1'b1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign rd_data_vld = external_rd_ack |(~external_access &amp; rd_stb &amp; rd_wait_state);</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign rd_wait = rd_wait_state;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts304">&nbsp;</span><span class="rvts387"> . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">endmodule</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemVerilog</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">module block1_IDS_wrapper</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #(</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;// Module Instantiation</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; block1_IDS #(.addr_width(addr_width), .bus_width(bus_width), .block_size(block_size), .block_offset(block_offset)) block1IDS (</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; //block1_IDS</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; .rg1_rd_ack_in(block1_rg1_if.rg1_rd_ack_in),</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; .rg1_rd_data_in(block1_rg1_if.rg1_rd_data_in),</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; .rg1_rd_valid_out(block1_rg1_if.rg1_rd_valid_out),</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; .rg2_rd_ack_in(block1_rg2_if.rg2_rd_ack_in),</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; .rg2_rd_data_in(block1_rg2_if.rg2_rd_data_in),</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; .rg2_rd_valid_out(block1_rg2_if.rg2_rd_valid_out),</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">endmodule</span></p>
<p class="rvps2"><span class="rvts35">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Case2&nbsp;</span></p>
<p class="rvps2"><span class="rvts35">When both external csr are write only</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSWord</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3911.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3912.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSExcel</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3910.png"></p>
<p class="rvps2"><span class="rvts74"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts387">propety rtl_strict_ports &nbsp;{type = boolean ; comonent = addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; </span><span class="rvts387">rtl_strict_ports = true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;regfile {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;reg R1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = w;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;}F1= 1'b0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R1 R1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R1 R11;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;}external rg1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;regfile {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;reg R2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = w;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;}F1= 1'b0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R2 R2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;}external rg2;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Outputs:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">RTL&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts387">module block1_IDS(</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // SECTION(EXTERNAL) : RG1 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_wr_req_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_wr_valid_out,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // SECTION(EXTERNAL) : RG2 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg2_wr_req_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg2_wr_valid_out,</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387">&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign external_wr_req = rg1_wr_req_wire &amp; rg2_wr_req_wire; // END external_wr_req</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign request = external_wr_req;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign rd_data_vld = rd_stb;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign rd_wait = 1'b1;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign rd_data = 32'b0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">endmodule</span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemVerilog</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">module block1_IDS_wrapper</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; #(</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts29">&nbsp; </span><span class="rvts387">// Module Instantiation</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; block1_IDS #(.addr_width(addr_width), .bus_width(bus_width), .block_size(block_size), .block_offset(block_offset)) block1IDS (</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts29">&nbsp; &nbsp; </span><span class="rvts387">//block1_IDS</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg1_wr_req_in(block1_rg1_if.rg1_wr_req_in),</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg1_wr_valid_out(block1_rg1_if.rg1_wr_valid_out),</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg2_wr_req_in(block1_rg2_if.rg2_wr_req_in),</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg2_wr_valid_out(block1_rg2_if.rg2_wr_valid_out),</span></p>
<p class="rvps2"><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts29">endmodule &nbsp;&nbsp;</span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Case3</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Combination of both read and write only</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSWord</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3914.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3915.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSExcel</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3913.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts387">propety rtl_strict_ports &nbsp;{type = boolean ; comonent = addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; </span><span class="rvts387">rtl_strict_ports = true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;regfile {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;reg R1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;}F1 = 1'b0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R1 R1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R1 R11;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;}external rg1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;regfile {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;reg R2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = w;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;}F1= 1'b0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;R2 R2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;}external rg2;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Outputs:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">RTL&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts387">module block1_IDS(</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // SECTION(EXTERNAL) : RG1 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_rd_ack_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_rd_data_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg1_rd_valid_out,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // SECTION(EXTERNAL) : RG2 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg2_wr_req_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; rg2_wr_valid_out,</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign ext_rd_data = (external_rd_ack == 1'b1)? ( rg1_rd_data): {bus_width{1'b0}} ;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign external_rd_valid = rg1_rd_valid; // END external_rd_valid</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign external_rd_ack = rg1_rd_ack_wire; // END external_rd_ack</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign external_wr_req = rg2_wr_req_wire; // END external_wr_req</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign external_access = (rg1_decode_wire) &amp; (rd_stb | wr_stb); // END external_access</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign request = external_wr_req;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign rd_data_vld = external_rd_ack |(~external_access &amp; rd_stb &amp; rd_wait_state);</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; assign rd_wait = rd_wait_state;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">endmodule</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemVerilog</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts387">module block1_IDS_wrapper</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; #(</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387">&nbsp; &nbsp; // Module Instantiation</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; block1_IDS #(.addr_width(addr_width), .bus_width(bus_width), .block_size(block_size), .block_offset(block_offset)) block1IDS (</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; //block1_IDS</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg1_rd_ack_in(block1_rg1_if.rg1_rd_ack_in),</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg1_rd_data_in(block1_rg1_if.rg1_rd_data_in),</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg1_rd_valid_out(block1_rg1_if.rg1_rd_valid_out),</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg2_wr_req_in(block1_rg2_if.rg2_wr_req_in),</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; .rg2_wr_valid_out(block1_rg2_if.rg2_wr_valid_out),</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">endmodule</span><br/><span class="rvts29"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/create-epub-ebooks">Full-featured EBook editor</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

