# Logic-CAD of VLSI Design


Technion, Winter 23/24 - Logic-CAD of VLSI Design Course 046880
* `HW1` - Hierarchical Data Model
* `HW2` - Event Driven Simulator
* `HW3` - SAT-based Gate Level Formal Equivalence Checker

@author: Batel Oved
