<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.aarch64/src/org/graalvm/compiler/asm/aarch64/AArch64Assembler.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="../../../../../../../org.graalvm.compiler.asm.aarch64.test/src/org/graalvm/compiler/asm/aarch64/test/TestProtectedAssembler.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AArch64MacroAssembler.java.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.aarch64/src/org/graalvm/compiler/asm/aarch64/AArch64Assembler.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2013, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2018, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
  65 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCMP;
  66 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCMPZERO;
  67 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCSEL;
  68 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCVTDS;
  69 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCVTSD;
  70 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCVTZS;
  71 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FDIV;
  72 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMADD;
  73 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMOV;
  74 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMSUB;
  75 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMUL;
  76 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FNEG;
  77 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTM;
  78 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTN;
  79 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTP;
  80 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTZ;
  81 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FSQRT;
  82 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FSUB;
  83 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.HINT;
  84 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.HLT;

  85 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDADD;
  86 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDAR;
  87 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDAXR;
  88 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDP;
  89 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDR;
  90 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDRS;
  91 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDXR;
  92 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LSLV;
  93 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LSRV;
  94 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MADD;
  95 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MOVK;
  96 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MOVN;
  97 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MOVZ;
  98 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MRS;
  99 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MSUB;
 100 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.ORN;
 101 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.ORR;
 102 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.RBIT;
 103 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.RET;
 104 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.REVW;
</pre>
<hr />
<pre>
 659         FCMPZERO(0x00000008),
 660         FCCMP(0x1E200400),
 661         FCSEL(0x1E200C00),
 662 
 663         INS(0x4e081c00),
 664         UMOV(0x0e003c00),
 665 
 666         CNT(0xe205800),
 667         USRA(0x6f001400),
 668 
 669         HLT(0x00400000),
 670         BRK(0x00200000),
 671 
 672         CLREX(0xd5033f5f),
 673         HINT(0xD503201F),
 674         DMB(0x000000A0),
 675 
 676         MRS(0xD5300000),
 677         MSR(0xD5100000),
 678         DC(0xD5087000),

 679 
 680         BLR_NATIVE(0xc0000000),
 681 
 682         ADDV(0x0e31b800);
 683 
 684         public final int encoding;
 685 
 686         Instruction(int encoding) {
 687             this.encoding = encoding;
 688         }
 689 
 690     }
 691 
 692     public enum SystemRegister {
 693         FPCR(0b11, 0b011, 0b0100, 0b0100, 0b000),
 694         FPSR(0b11, 0b011, 0b0100, 0b0100, 0b001);
 695 
 696         SystemRegister(int op0, int op1, int crn, int crm, int op2) {
 697             this.op0 = op0;
 698             this.op1 = op1;
</pre>
<hr />
<pre>
2161      * @param src1 general purpose register. May not be null or stackpointer.
2162      * @param src2 general purpose register. May not be null or stackpointer.
2163      */
2164     protected void lsl(int size, Register dst, Register src1, Register src2) {
2165         dataProcessing2SourceOp(LSLV, dst, src1, src2, generalFromSize(size));
2166     }
2167 
2168     /**
2169      * dst = src1 &gt;&gt;&gt; (src2 &amp; log2(size)).
2170      *
2171      * @param size register size. Has to be 32 or 64.
2172      * @param dst general purpose register. May not be null or stackpointer.
2173      * @param src1 general purpose register. May not be null or stackpointer.
2174      * @param src2 general purpose register. May not be null or stackpointer.
2175      */
2176     protected void lsr(int size, Register dst, Register src1, Register src2) {
2177         dataProcessing2SourceOp(LSRV, dst, src1, src2, generalFromSize(size));
2178     }
2179 
2180     /**
<span class="line-modified">2181      * dst = rotateRight(src1, (src2 &amp; log2(size))).</span>
2182      *
2183      * @param size register size. Has to be 32 or 64.
2184      * @param dst general purpose register. May not be null or stackpointer.
2185      * @param src1 general purpose register. May not be null or stackpointer.
2186      * @param src2 general purpose register. May not be null or stackpointer.
2187      */
<span class="line-modified">2188     protected void ror(int size, Register dst, Register src1, Register src2) {</span>
2189         dataProcessing2SourceOp(RORV, dst, src1, src2, generalFromSize(size));
2190     }
2191 
2192     /* Bit Operations (5.5.5) */
2193 
2194     /**
2195      * Counts leading sign bits. Sets Wd to the number of consecutive bits following the topmost bit
2196      * in dst, that are the same as the topmost bit. The count does not include the topmost bit
2197      * itself , so the result will be in the range 0 to size-1 inclusive.
2198      *
2199      * @param size register size. Has to be 32 or 64.
2200      * @param dst general purpose register. May not be null, zero-register or the stackpointer.
2201      * @param src source register. May not be null, zero-register or the stackpointer.
2202      */
2203     protected void cls(int size, Register dst, Register src) {
2204         dataProcessing1SourceOp(CLS, dst, src, generalFromSize(size));
2205     }
2206 
2207     /**
2208      * Counts leading zeros.
</pre>
<hr />
<pre>
2972 
2973     /**
2974      * Clear Exclusive: clears the local record of the executing processor that an address has had a
2975      * request for an exclusive access.
2976      */
2977     protected void clrex() {
2978         emitInt(CLREX.encoding);
2979     }
2980 
2981     /**
2982      * Possible barrier definitions for Aarch64. LOAD_LOAD and LOAD_STORE map to the same underlying
2983      * barrier.
2984      *
2985      * We only need synchronization across the inner shareable domain (see B2-90 in the Reference
2986      * documentation).
2987      */
2988     public enum BarrierKind {
2989         LOAD_LOAD(0x9, &quot;ISHLD&quot;),
2990         LOAD_STORE(0x9, &quot;ISHLD&quot;),
2991         STORE_STORE(0xA, &quot;ISHST&quot;),
<span class="line-modified">2992         ANY_ANY(0xB, &quot;ISH&quot;);</span>

2993 
2994         public final int encoding;
2995         public final String optionName;
2996 
2997         BarrierKind(int encoding, String optionName) {
2998             this.encoding = encoding;
2999             this.optionName = optionName;
3000         }
3001     }
3002 
3003     /**
3004      * Data Memory Barrier.
3005      *
3006      * @param barrierKind barrier that is issued. May not be null.
3007      */
3008     public void dmb(BarrierKind barrierKind) {
3009         emitInt(DMB.encoding | BarrierOp | barrierKind.encoding &lt;&lt; BarrierKindOffset);
3010     }
3011 







3012     public void mrs(Register dst, SystemRegister systemRegister) {
3013         emitInt(MRS.encoding | systemRegister.encoding() | rt(dst));
3014     }
3015 
3016     public void msr(SystemRegister systemRegister, Register src) {
3017         emitInt(MRS.encoding | systemRegister.encoding() | rt(src));
3018     }
3019 
3020     public void dc(DataCacheOperationType type, Register src) {
3021         emitInt(DC.encoding | type.encoding() | rt(src));
3022     }
3023 
3024     public void annotatePatchingImmediate(int pos, Instruction instruction, int operandSizeBits, int offsetBits, int shift) {
3025         if (codePatchingAnnotationConsumer != null) {
3026             codePatchingAnnotationConsumer.accept(new SingleInstructionAnnotation(pos, instruction, operandSizeBits, offsetBits, shift));
3027         }
3028     }
3029 
<span class="line-modified">3030     void annotateImmediateMovSequence(int pos, int numInstrs) {</span>
<span class="line-modified">3031         if (codePatchingAnnotationConsumer != null) {</span>
<span class="line-modified">3032             codePatchingAnnotationConsumer.accept(new MovSequenceAnnotation(pos, numInstrs));</span>

3033         }


3034     }
3035 
<span class="line-modified">3036     public static class SingleInstructionAnnotation extends CodeAnnotation {</span>








































3037 
3038         /**
3039          * The size of the operand, in bytes.
3040          */
3041         public final int operandSizeBits;
3042         public final int offsetBits;
3043         public final Instruction instruction;
3044         public final int shift;
3045 
3046         SingleInstructionAnnotation(int instructionPosition, Instruction instruction, int operandSizeBits, int offsetBits, int shift) {
3047             super(instructionPosition);
3048             this.operandSizeBits = operandSizeBits;
3049             this.offsetBits = offsetBits;
3050             this.shift = shift;
3051             this.instruction = instruction;
3052         }
<span class="line-removed">3053     }</span>
3054 
<span class="line-modified">3055     public static class MovSequenceAnnotation extends CodeAnnotation {</span>



3056 
<span class="line-modified">3057         /**</span>
<span class="line-modified">3058          * The size of the operand, in bytes.</span>
<span class="line-modified">3059          */</span>
<span class="line-modified">3060         public final int numInstrs;</span>

3061 
<span class="line-modified">3062         MovSequenceAnnotation(int instructionPosition, int numInstrs) {</span>
<span class="line-modified">3063             super(instructionPosition);</span>
<span class="line-modified">3064             this.numInstrs = numInstrs;</span>























3065         }
3066     }
3067 
3068     /**
3069      * dst[0...n] = countBitCountOfEachByte(src[0...n]), n = size/8.
3070      *
3071      * @param size register size. Has to be 64 or 128.
3072      * @param dst SIMD register. Should not be null.
3073      * @param src SIMD register. Should not be null.
3074      */
3075     public void cnt(int size, Register dst, Register src) {
3076         assert 64 == size || 128 == size : &quot;Invalid size for cnt&quot;;
3077         emitInt((size &gt;&gt; 7) &lt;&lt; SIMDQBitOffset | CNT.encoding | rd(dst) | rs1(src));
3078     }
3079 
3080     /**
3081      * dst = src[0] + ....+ src[n].
3082      *
3083      * @param size register size. Has to be 64 or 128.
3084      * @param laneWidth the width that SIMD register is treated as different lanes with.
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2013, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2018, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
  65 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCMP;
  66 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCMPZERO;
  67 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCSEL;
  68 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCVTDS;
  69 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCVTSD;
  70 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FCVTZS;
  71 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FDIV;
  72 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMADD;
  73 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMOV;
  74 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMSUB;
  75 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FMUL;
  76 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FNEG;
  77 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTM;
  78 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTN;
  79 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTP;
  80 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FRINTZ;
  81 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FSQRT;
  82 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.FSUB;
  83 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.HINT;
  84 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.HLT;
<span class="line-added">  85 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.ISB;</span>
  86 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDADD;
  87 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDAR;
  88 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDAXR;
  89 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDP;
  90 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDR;
  91 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDRS;
  92 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LDXR;
  93 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LSLV;
  94 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.LSRV;
  95 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MADD;
  96 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MOVK;
  97 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MOVN;
  98 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MOVZ;
  99 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MRS;
 100 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.MSUB;
 101 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.ORN;
 102 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.ORR;
 103 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.RBIT;
 104 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.RET;
 105 import static org.graalvm.compiler.asm.aarch64.AArch64Assembler.Instruction.REVW;
</pre>
<hr />
<pre>
 660         FCMPZERO(0x00000008),
 661         FCCMP(0x1E200400),
 662         FCSEL(0x1E200C00),
 663 
 664         INS(0x4e081c00),
 665         UMOV(0x0e003c00),
 666 
 667         CNT(0xe205800),
 668         USRA(0x6f001400),
 669 
 670         HLT(0x00400000),
 671         BRK(0x00200000),
 672 
 673         CLREX(0xd5033f5f),
 674         HINT(0xD503201F),
 675         DMB(0x000000A0),
 676 
 677         MRS(0xD5300000),
 678         MSR(0xD5100000),
 679         DC(0xD5087000),
<span class="line-added"> 680         ISB(0x000000C0),</span>
 681 
 682         BLR_NATIVE(0xc0000000),
 683 
 684         ADDV(0x0e31b800);
 685 
 686         public final int encoding;
 687 
 688         Instruction(int encoding) {
 689             this.encoding = encoding;
 690         }
 691 
 692     }
 693 
 694     public enum SystemRegister {
 695         FPCR(0b11, 0b011, 0b0100, 0b0100, 0b000),
 696         FPSR(0b11, 0b011, 0b0100, 0b0100, 0b001);
 697 
 698         SystemRegister(int op0, int op1, int crn, int crm, int op2) {
 699             this.op0 = op0;
 700             this.op1 = op1;
</pre>
<hr />
<pre>
2163      * @param src1 general purpose register. May not be null or stackpointer.
2164      * @param src2 general purpose register. May not be null or stackpointer.
2165      */
2166     protected void lsl(int size, Register dst, Register src1, Register src2) {
2167         dataProcessing2SourceOp(LSLV, dst, src1, src2, generalFromSize(size));
2168     }
2169 
2170     /**
2171      * dst = src1 &gt;&gt;&gt; (src2 &amp; log2(size)).
2172      *
2173      * @param size register size. Has to be 32 or 64.
2174      * @param dst general purpose register. May not be null or stackpointer.
2175      * @param src1 general purpose register. May not be null or stackpointer.
2176      * @param src2 general purpose register. May not be null or stackpointer.
2177      */
2178     protected void lsr(int size, Register dst, Register src1, Register src2) {
2179         dataProcessing2SourceOp(LSRV, dst, src1, src2, generalFromSize(size));
2180     }
2181 
2182     /**
<span class="line-modified">2183      * dst = rotateRight(src1, (src2 &amp; (size - 1))).</span>
2184      *
2185      * @param size register size. Has to be 32 or 64.
2186      * @param dst general purpose register. May not be null or stackpointer.
2187      * @param src1 general purpose register. May not be null or stackpointer.
2188      * @param src2 general purpose register. May not be null or stackpointer.
2189      */
<span class="line-modified">2190     protected void rorv(int size, Register dst, Register src1, Register src2) {</span>
2191         dataProcessing2SourceOp(RORV, dst, src1, src2, generalFromSize(size));
2192     }
2193 
2194     /* Bit Operations (5.5.5) */
2195 
2196     /**
2197      * Counts leading sign bits. Sets Wd to the number of consecutive bits following the topmost bit
2198      * in dst, that are the same as the topmost bit. The count does not include the topmost bit
2199      * itself , so the result will be in the range 0 to size-1 inclusive.
2200      *
2201      * @param size register size. Has to be 32 or 64.
2202      * @param dst general purpose register. May not be null, zero-register or the stackpointer.
2203      * @param src source register. May not be null, zero-register or the stackpointer.
2204      */
2205     protected void cls(int size, Register dst, Register src) {
2206         dataProcessing1SourceOp(CLS, dst, src, generalFromSize(size));
2207     }
2208 
2209     /**
2210      * Counts leading zeros.
</pre>
<hr />
<pre>
2974 
2975     /**
2976      * Clear Exclusive: clears the local record of the executing processor that an address has had a
2977      * request for an exclusive access.
2978      */
2979     protected void clrex() {
2980         emitInt(CLREX.encoding);
2981     }
2982 
2983     /**
2984      * Possible barrier definitions for Aarch64. LOAD_LOAD and LOAD_STORE map to the same underlying
2985      * barrier.
2986      *
2987      * We only need synchronization across the inner shareable domain (see B2-90 in the Reference
2988      * documentation).
2989      */
2990     public enum BarrierKind {
2991         LOAD_LOAD(0x9, &quot;ISHLD&quot;),
2992         LOAD_STORE(0x9, &quot;ISHLD&quot;),
2993         STORE_STORE(0xA, &quot;ISHST&quot;),
<span class="line-modified">2994         ANY_ANY(0xB, &quot;ISH&quot;),</span>
<span class="line-added">2995         SYSTEM(0xF, &quot;SYS&quot;);</span>
2996 
2997         public final int encoding;
2998         public final String optionName;
2999 
3000         BarrierKind(int encoding, String optionName) {
3001             this.encoding = encoding;
3002             this.optionName = optionName;
3003         }
3004     }
3005 
3006     /**
3007      * Data Memory Barrier.
3008      *
3009      * @param barrierKind barrier that is issued. May not be null.
3010      */
3011     public void dmb(BarrierKind barrierKind) {
3012         emitInt(DMB.encoding | BarrierOp | barrierKind.encoding &lt;&lt; BarrierKindOffset);
3013     }
3014 
<span class="line-added">3015     /**</span>
<span class="line-added">3016      * Instruction Synchronization Barrier.</span>
<span class="line-added">3017      */</span>
<span class="line-added">3018     public void isb() {</span>
<span class="line-added">3019         emitInt(ISB.encoding | BarrierOp | BarrierKind.SYSTEM.encoding &lt;&lt; BarrierKindOffset);</span>
<span class="line-added">3020     }</span>
<span class="line-added">3021 </span>
3022     public void mrs(Register dst, SystemRegister systemRegister) {
3023         emitInt(MRS.encoding | systemRegister.encoding() | rt(dst));
3024     }
3025 
3026     public void msr(SystemRegister systemRegister, Register src) {
3027         emitInt(MRS.encoding | systemRegister.encoding() | rt(src));
3028     }
3029 
3030     public void dc(DataCacheOperationType type, Register src) {
3031         emitInt(DC.encoding | type.encoding() | rt(src));
3032     }
3033 
3034     public void annotatePatchingImmediate(int pos, Instruction instruction, int operandSizeBits, int offsetBits, int shift) {
3035         if (codePatchingAnnotationConsumer != null) {
3036             codePatchingAnnotationConsumer.accept(new SingleInstructionAnnotation(pos, instruction, operandSizeBits, offsetBits, shift));
3037         }
3038     }
3039 
<span class="line-modified">3040     public abstract static class PatchableCodeAnnotation extends CodeAnnotation {</span>
<span class="line-modified">3041 </span>
<span class="line-modified">3042         PatchableCodeAnnotation(int instructionStartPosition) {</span>
<span class="line-added">3043             super(instructionStartPosition);</span>
3044         }
<span class="line-added">3045 </span>
<span class="line-added">3046         abstract void patch(int codePos, int relative, byte[] code);</span>
3047     }
3048 
<span class="line-modified">3049     /**</span>
<span class="line-added">3050      * Contains methods used for patching instruction(s) within AArch64.</span>
<span class="line-added">3051      */</span>
<span class="line-added">3052     public static class PatcherUtil {</span>
<span class="line-added">3053         /**</span>
<span class="line-added">3054          * Method to patch a series a bytes within a byte address with a given value.</span>
<span class="line-added">3055          *</span>
<span class="line-added">3056          * @param code the array of bytes in which patch is to be performed</span>
<span class="line-added">3057          * @param codePos where in the array the patch should be performed</span>
<span class="line-added">3058          * @param value the value to be added to the series of bytes</span>
<span class="line-added">3059          * @param bitsUsed the number of bits to patch within each byte</span>
<span class="line-added">3060          * @param offsets where with the bytes the value should be added</span>
<span class="line-added">3061          */</span>
<span class="line-added">3062         public static void writeBitSequence(byte[] code, int codePos, int value, int[] bitsUsed, int[] offsets) {</span>
<span class="line-added">3063             assert bitsUsed.length == offsets.length : &quot;bitsUsed and offsets parameter arrays do not match&quot;;</span>
<span class="line-added">3064             int curValue = value;</span>
<span class="line-added">3065             for (int i = 0; i &lt; bitsUsed.length; i++) {</span>
<span class="line-added">3066                 int usedBits = bitsUsed[i];</span>
<span class="line-added">3067                 if (usedBits == 0) {</span>
<span class="line-added">3068                     continue;</span>
<span class="line-added">3069                 }</span>
<span class="line-added">3070 </span>
<span class="line-added">3071                 int offset = offsets[i];</span>
<span class="line-added">3072                 int mask = (1 &lt;&lt; usedBits) - 1;</span>
<span class="line-added">3073 </span>
<span class="line-added">3074                 byte patchTarget = code[codePos + i];</span>
<span class="line-added">3075                 byte patch = (byte) (((curValue &amp; mask) &lt;&lt; offset) &amp; 0xFF);</span>
<span class="line-added">3076                 byte retainedPatchTarget = (byte) (patchTarget &amp; ((~(mask &lt;&lt; offset)) &amp; 0xFF));</span>
<span class="line-added">3077                 patchTarget = (byte) (retainedPatchTarget | patch);</span>
<span class="line-added">3078                 code[codePos + i] = patchTarget;</span>
<span class="line-added">3079                 curValue = curValue &gt;&gt; usedBits;</span>
<span class="line-added">3080             }</span>
<span class="line-added">3081         }</span>
<span class="line-added">3082 </span>
<span class="line-added">3083         public static int computeRelativePageDifference(int target, int curPos, int pageSize) {</span>
<span class="line-added">3084             int relative = target / pageSize - curPos / pageSize;</span>
<span class="line-added">3085             return relative;</span>
<span class="line-added">3086         }</span>
<span class="line-added">3087     }</span>
<span class="line-added">3088 </span>
<span class="line-added">3089     public static class SingleInstructionAnnotation extends PatchableCodeAnnotation {</span>
3090 
3091         /**
3092          * The size of the operand, in bytes.
3093          */
3094         public final int operandSizeBits;
3095         public final int offsetBits;
3096         public final Instruction instruction;
3097         public final int shift;
3098 
3099         SingleInstructionAnnotation(int instructionPosition, Instruction instruction, int operandSizeBits, int offsetBits, int shift) {
3100             super(instructionPosition);
3101             this.operandSizeBits = operandSizeBits;
3102             this.offsetBits = offsetBits;
3103             this.shift = shift;
3104             this.instruction = instruction;
3105         }

3106 
<span class="line-modified">3107         @Override</span>
<span class="line-added">3108         public String toString() {</span>
<span class="line-added">3109             return &quot;SINGLE_INSTRUCTION&quot;;</span>
<span class="line-added">3110         }</span>
3111 
<span class="line-modified">3112         @Override</span>
<span class="line-modified">3113         public void patch(int codePos, int relative, byte[] code) {</span>
<span class="line-modified">3114             int curValue = relative;</span>
<span class="line-modified">3115             assert (curValue &amp; ((1 &lt;&lt; shift) - 1)) == 0 : &quot;relative offset has incorrect alignment&quot;;</span>
<span class="line-added">3116             curValue = curValue &gt;&gt; shift;</span>
3117 
<span class="line-modified">3118             // right this is only BL instructions are being patched here</span>
<span class="line-modified">3119             assert instruction == AArch64Assembler.Instruction.BL : &quot;trying to patch an unexpected instruction&quot;;</span>
<span class="line-modified">3120             GraalError.guarantee(NumUtil.isSignedNbit(operandSizeBits, curValue), &quot;value too large to fit into space&quot;);</span>
<span class="line-added">3121 </span>
<span class="line-added">3122             // fill in immediate operand of operandSizeBits starting at offsetBits within</span>
<span class="line-added">3123             // instruction</span>
<span class="line-added">3124             int bitsRemaining = operandSizeBits;</span>
<span class="line-added">3125             int offsetRemaining = offsetBits;</span>
<span class="line-added">3126 </span>
<span class="line-added">3127             int[] bitsUsed = new int[4];</span>
<span class="line-added">3128             int[] offsets = new int[4];</span>
<span class="line-added">3129 </span>
<span class="line-added">3130             for (int i = 0; i &lt; 4; ++i) {</span>
<span class="line-added">3131                 if (offsetRemaining &gt;= 8) {</span>
<span class="line-added">3132                     offsetRemaining -= 8;</span>
<span class="line-added">3133                     continue;</span>
<span class="line-added">3134                 }</span>
<span class="line-added">3135                 offsets[i] = offsetRemaining;</span>
<span class="line-added">3136                 // number of bits to be filled within this byte</span>
<span class="line-added">3137                 int bits = Math.min(8 - offsetRemaining, bitsRemaining);</span>
<span class="line-added">3138                 bitsUsed[i] = bits;</span>
<span class="line-added">3139                 bitsRemaining -= bits;</span>
<span class="line-added">3140 </span>
<span class="line-added">3141                 offsetRemaining = 0;</span>
<span class="line-added">3142             }</span>
<span class="line-added">3143             PatcherUtil.writeBitSequence(code, instructionPosition, curValue, bitsUsed, offsets);</span>
3144         }
3145     }
3146 
3147     /**
3148      * dst[0...n] = countBitCountOfEachByte(src[0...n]), n = size/8.
3149      *
3150      * @param size register size. Has to be 64 or 128.
3151      * @param dst SIMD register. Should not be null.
3152      * @param src SIMD register. Should not be null.
3153      */
3154     public void cnt(int size, Register dst, Register src) {
3155         assert 64 == size || 128 == size : &quot;Invalid size for cnt&quot;;
3156         emitInt((size &gt;&gt; 7) &lt;&lt; SIMDQBitOffset | CNT.encoding | rd(dst) | rs1(src));
3157     }
3158 
3159     /**
3160      * dst = src[0] + ....+ src[n].
3161      *
3162      * @param size register size. Has to be 64 or 128.
3163      * @param laneWidth the width that SIMD register is treated as different lanes with.
</pre>
</td>
</tr>
</table>
<center><a href="../../../../../../../org.graalvm.compiler.asm.aarch64.test/src/org/graalvm/compiler/asm/aarch64/test/TestProtectedAssembler.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AArch64MacroAssembler.java.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>