// Seed: 3329950451
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5
);
  assign id_1 = 1'b0 & 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    output wand id_8,
    output supply1 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input wand id_13,
    output tri id_14,
    input wand id_15,
    output wand id_16,
    output tri0 id_17,
    output wire id_18,
    output wand id_19
);
  wire id_21;
  module_0(
      id_4, id_19, id_4, id_5, id_11, id_3
  );
endmodule
