// Seed: 1492366980
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output id_12;
  output id_11;
  inout id_10;
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_2[1] = id_4;
  logic id_12, id_13;
  always @(posedge id_8, posedge 1) begin
    id_7 = 1'b0;
  end
endmodule
