<stg><name>Resize</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="5">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="5" to="6">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="7" to="8">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="9">
<condition id="40">
<or_exp><and_exp><literal name="tmp_819" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="11">
<condition id="49">
<or_exp><and_exp><literal name="tmp_820" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="9" to="10">
<condition id="51">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="9">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="8">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %src_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)

]]></Node>
<StgValue><ssdm name="src_cols_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %src_rows_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)

]]></Node>
<StgValue><ssdm name="src_rows_read_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2  %tmp = sitofp i32 %src_rows_read_3 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:51  %tmp_s = sitofp i32 %src_cols_read_3 to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge:100  %tmp_1674 = trunc i32 %src_cols_read_3 to i18

]]></Node>
<StgValue><ssdm name="tmp_1674"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2  %tmp = sitofp i32 %src_rows_read_3 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:51  %tmp_s = sitofp i32 %src_cols_read_3 to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %x_assign = fmul float %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:52  %x_assign_80 = fmul float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_80"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %x_assign = fmul float %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:52  %x_assign_80 = fmul float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_80"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:4  %t_V_61 = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="t_V_61"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:6  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_61, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:7  %tmp_i_i = icmp ult i8 %loc_V, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:9  %tmp_1685_i_i = icmp ugt i8 %loc_V, -106

]]></Node>
<StgValue><ssdm name="tmp_1685_i_i"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:10  %index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_61, i32 23, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge:11  %tmp_1686_i_i = zext i5 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_1686_i_i"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:12  %mask_table1687_addr = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="mask_table1687_addr"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="5">
<![CDATA[
._crit_edge:13  %mask = load i23* %mask_table1687_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:14  %one_half_table2683_a = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="one_half_table2683_a"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="5">
<![CDATA[
._crit_edge:15  %one_half = load i24* %one_half_table2683_a, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:53  %t_V_64 = bitcast float %x_assign_80 to i32

]]></Node>
<StgValue><ssdm name="t_V_64"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:55  %loc_V_52 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_64, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_52"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:56  %tmp_i_i4 = icmp ult i8 %loc_V_52, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:58  %tmp_1685_i_i6 = icmp ugt i8 %loc_V_52, -106

]]></Node>
<StgValue><ssdm name="tmp_1685_i_i6"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:59  %index_V_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_64, i32 23, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="index_V_7"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge:60  %tmp_1686_i_i8 = zext i5 %index_V_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_1686_i_i8"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:61  %mask_table1687_addr_5 = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i8

]]></Node>
<StgValue><ssdm name="mask_table1687_addr_5"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="5">
<![CDATA[
._crit_edge:62  %mask_5 = load i23* %mask_table1687_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mask_5"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:63  %one_half_table2683_a_5 = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i8

]]></Node>
<StgValue><ssdm name="one_half_table2683_a_5"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="5">
<![CDATA[
._crit_edge:64  %one_half_5 = load i24* %one_half_table2683_a_5, align 4

]]></Node>
<StgValue><ssdm name="one_half_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:5  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_61, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge:8  %p_Result_382 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_382"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="5">
<![CDATA[
._crit_edge:13  %mask = load i23* %mask_table1687_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="5">
<![CDATA[
._crit_edge:15  %one_half = load i24* %one_half_table2683_a, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge:16  %one_half_i_cast_i = zext i24 %one_half to i32

]]></Node>
<StgValue><ssdm name="one_half_i_cast_i"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %p_Val2_296 = add i32 %t_V_61, %one_half_i_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_296"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:18  %loc_V_49 = trunc i32 %p_Val2_296 to i23

]]></Node>
<StgValue><ssdm name="loc_V_49"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:19  %tmp_1688_i_i = xor i23 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_1688_i_i"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:20  %xs_sig_V = and i23 %loc_V_49, %tmp_1688_i_i

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:21  %tmp_447 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_296, i32 23, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
._crit_edge:22  %p_Result_383 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_447, i23 %xs_sig_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_383"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:23  %sel_tmp_v_i = select i1 %tmp_i_i, i32 %p_Result_382, i32 %p_Result_383

]]></Node>
<StgValue><ssdm name="sel_tmp_v_i"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:24  %sel_tmp_i = bitcast i32 %sel_tmp_v_i to float

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:25  %sel_tmp1_i = xor i1 %tmp_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:26  %sel_tmp2_i = and i1 %tmp_1685_i_i, %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:27  %x_assign_s = select i1 %sel_tmp2_i, float %x_assign, float %sel_tmp_i

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_i_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:54  %p_Result_371 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_64, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_371"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_i_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge:57  %p_Result_385 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_371, i31 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_385"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="5">
<![CDATA[
._crit_edge:62  %mask_5 = load i23* %mask_table1687_addr_5, align 4

]]></Node>
<StgValue><ssdm name="mask_5"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="5">
<![CDATA[
._crit_edge:64  %one_half_5 = load i24* %one_half_table2683_a_5, align 4

]]></Node>
<StgValue><ssdm name="one_half_5"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge:65  %one_half_i_cast_i5 = zext i24 %one_half_5 to i32

]]></Node>
<StgValue><ssdm name="one_half_i_cast_i5"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:66  %p_Val2_308 = add i32 %t_V_64, %one_half_i_cast_i5

]]></Node>
<StgValue><ssdm name="p_Val2_308"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:67  %loc_V_53 = trunc i32 %p_Val2_308 to i23

]]></Node>
<StgValue><ssdm name="loc_V_53"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:68  %tmp_1688_i_i5 = xor i23 %mask_5, -1

]]></Node>
<StgValue><ssdm name="tmp_1688_i_i5"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:69  %xs_sig_V_5 = and i23 %loc_V_53, %tmp_1688_i_i5

]]></Node>
<StgValue><ssdm name="xs_sig_V_5"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:70  %tmp_451 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_308, i32 23, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
._crit_edge:71  %p_Result_386 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_451, i23 %xs_sig_V_5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_386"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:72  %sel_tmp_v_i5 = select i1 %tmp_i_i4, i32 %p_Result_385, i32 %p_Result_386

]]></Node>
<StgValue><ssdm name="sel_tmp_v_i5"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:73  %sel_tmp_i5 = bitcast i32 %sel_tmp_v_i5 to float

]]></Node>
<StgValue><ssdm name="sel_tmp_i5"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:74  %sel_tmp1_i5 = xor i1 %tmp_i_i4, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i5"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:75  %sel_tmp2_i5 = and i1 %tmp_1685_i_i6, %sel_tmp1_i5

]]></Node>
<StgValue><ssdm name="sel_tmp2_i5"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:76  %x_assign_81 = select i1 %sel_tmp2_i5, float %x_assign_80, float %sel_tmp_i5

]]></Node>
<StgValue><ssdm name="x_assign_81"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:28  %p_Val2_298 = bitcast float %x_assign_s to i32

]]></Node>
<StgValue><ssdm name="p_Val2_298"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:29  %p_Result_384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_298, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_384"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:30  %loc_V_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_298, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_50"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:31  %loc_V_51 = trunc i32 %p_Val2_298 to i23

]]></Node>
<StgValue><ssdm name="loc_V_51"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge:32  %tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_51, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="79" op_0_bw="25">
<![CDATA[
._crit_edge:33  %tmp_1701_i_i_i_cast6 = zext i25 %tmp_1701_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i_cast6"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:34  %tmp_i_i_i_i_cast = zext i8 %loc_V_50 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:35  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge:36  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:37  %tmp_1702_i_i_i = sub i8 127, %loc_V_50

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:38  %tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i_cast"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge:39  %sh_assign_s = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_s"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:40  %sh_assign_6_i_i_i_ca = sext i9 %sh_assign_s to i32

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="9">
<![CDATA[
._crit_edge:41  %sh_assign_6_i_i_i_ca_8 = sext i9 %sh_assign_s to i25

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca_8"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="79" op_0_bw="32">
<![CDATA[
._crit_edge:42  %tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79

]]></Node>
<StgValue><ssdm name="tmp_1703_i_i_i"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge:43  %tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_8

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i_i"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
._crit_edge:44  %tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast6, %tmp_1703_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_1705_i_i_i"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
._crit_edge:45  %tmp_1667 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1667"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:46  %tmp_369 = zext i1 %tmp_1667 to i32

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:47  %tmp_370 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:48  %p_Val2_300 = select i1 %isNeg, i32 %tmp_369, i32 %tmp_370

]]></Node>
<StgValue><ssdm name="p_Val2_300"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:49  %p_Val2_i_i_i = sub i32 0, %p_Val2_300

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:50  %p_Val2_318 = select i1 %p_Result_384, i32 %p_Val2_i_i_i, i32 %p_Val2_300

]]></Node>
<StgValue><ssdm name="p_Val2_318"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:77  %p_Val2_310 = bitcast float %x_assign_81 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_310"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:78  %p_Result_387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_310, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_387"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:79  %loc_V_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_310, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_54"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:80  %loc_V_55 = trunc i32 %p_Val2_310 to i23

]]></Node>
<StgValue><ssdm name="loc_V_55"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge:81  %tmp_1701_i_i_i7 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_55, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i7"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="79" op_0_bw="25">
<![CDATA[
._crit_edge:82  %tmp_1701_i_i_i7_cast = zext i25 %tmp_1701_i_i_i7 to i79

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i7_cast"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:83  %tmp_i_i_i_i8_cast = zext i8 %loc_V_54 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i8_cast"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:84  %sh_assign_9 = add i9 -127, %tmp_i_i_i_i8_cast

]]></Node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge:85  %isNeg_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_9, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_7"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:86  %tmp_1702_i_i_i4 = sub i8 127, %loc_V_54

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i4"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:87  %tmp_1702_i_i_i11_cas = sext i8 %tmp_1702_i_i_i4 to i9

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i11_cas"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge:88  %sh_assign_1 = select i1 %isNeg_7, i9 %tmp_1702_i_i_i11_cas, i9 %sh_assign_9

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:89  %sh_assign_6_i_i_i12_s = sext i9 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i12_s"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="25" op_0_bw="9">
<![CDATA[
._crit_edge:90  %sh_assign_6_i_i_i12_1 = sext i9 %sh_assign_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i12_1"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="79" op_0_bw="32">
<![CDATA[
._crit_edge:91  %tmp_1703_i_i_i4 = zext i32 %sh_assign_6_i_i_i12_s to i79

]]></Node>
<StgValue><ssdm name="tmp_1703_i_i_i4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge:92  %tmp_1704_i_i_i4 = lshr i25 %tmp_1701_i_i_i7, %sh_assign_6_i_i_i12_1

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i_i4"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
._crit_edge:93  %tmp_1705_i_i_i4 = shl i79 %tmp_1701_i_i_i7_cast, %tmp_1703_i_i_i4

]]></Node>
<StgValue><ssdm name="tmp_1705_i_i_i4"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
._crit_edge:94  %tmp_1673 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i4, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1673"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:95  %tmp_373 = zext i1 %tmp_1673 to i32

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:96  %tmp_374 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i4, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:97  %p_Val2_312 = select i1 %isNeg_7, i32 %tmp_373, i32 %tmp_374

]]></Node>
<StgValue><ssdm name="p_Val2_312"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:98  %p_Val2_i_i_i6 = sub i32 0, %p_Val2_312

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i6"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:99  %p_Val2_319 = select i1 %p_Result_387, i32 %p_Val2_i_i_i6, i32 %p_Val2_312

]]></Node>
<StgValue><ssdm name="p_Val2_319"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:101  br label %.preheader462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader462:0  %i_op_assign = phi i31 [ 0, %._crit_edge ], [ %i, %.preheader462.loopexit ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="31">
<![CDATA[
.preheader462:1  %i_op_assign_cast = zext i31 %i_op_assign to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_cast"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader462:2  %tmp_819 = icmp slt i32 %i_op_assign_cast, %p_Val2_318

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader462:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader462:4  %i = add i31 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader462:5  br i1 %tmp_819, label %.preheader461.preheader, label %.loopexit463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="31">
<![CDATA[
.preheader461.preheader:0  %tmp_1675 = trunc i31 %i_op_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_1675"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader461.preheader:1  %tmp_377_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1675, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_377_cast"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="31">
<![CDATA[
.preheader461.preheader:2  %tmp_1676 = trunc i31 %i_op_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_1676"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
.preheader461.preheader:3  %p_Val2_s = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %tmp_1676, i17 0)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader461.preheader:4  %r_V = or i32 %p_Val2_s, 32768

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.preheader461.preheader:5  br label %.preheader461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
.loopexit463:0  %mrv = insertvalue { i32, i32 } undef, i32 %p_Val2_318, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
.loopexit463:1  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %p_Val2_319, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64">
<![CDATA[
.loopexit463:2  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader461:0  %i_op_assign_9 = phi i31 [ %j, %ap_fixed_base.1.exit11_ifconv ], [ 0, %.preheader461.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="31">
<![CDATA[
.preheader461:1  %i_op_assign_11_cast = zext i31 %i_op_assign_9 to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_11_cast"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader461:2  %tmp_820 = icmp slt i32 %i_op_assign_11_cast, %p_Val2_319

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader461:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader461:4  %j = add i31 %i_op_assign_9, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader461:5  br i1 %tmp_820, label %ap_fixed_base.1.exit11_ifconv, label %.preheader462.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="31">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:2  %tmp_1677 = trunc i31 %i_op_assign_9 to i18

]]></Node>
<StgValue><ssdm name="tmp_1677"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:3  %tmp_379 = add i18 %tmp_377_cast, %tmp_1677

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="31">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:6  %tmp_1678 = trunc i31 %i_op_assign_9 to i15

]]></Node>
<StgValue><ssdm name="tmp_1678"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:7  %p_Val2_316 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %tmp_1678, i17 0)

]]></Node>
<StgValue><ssdm name="p_Val2_316"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:8  %tmp_452 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="16">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:9  %r0 = zext i16 %tmp_452 to i32

]]></Node>
<StgValue><ssdm name="r0"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:10  %r_V_39 = or i32 %p_Val2_316, 32768

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:11  %tmp_453 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V_39, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="16">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:12  %c0 = zext i16 %tmp_453 to i32

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:13  %slt = icmp slt i32 %r0, %src_rows_read_3

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:14  %rev6 = xor i1 %slt, true

]]></Node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:15  %tmp_821 = icmp slt i32 %c0, %src_cols_read_3

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="16">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:16  %tmp_1679 = zext i16 %tmp_453 to i18

]]></Node>
<StgValue><ssdm name="tmp_1679"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:17  %tmp_1680 = add i18 -1, %tmp_1674

]]></Node>
<StgValue><ssdm name="tmp_1680"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:18  %tmp_1681 = select i1 %tmp_821, i18 %tmp_1679, i18 %tmp_1680

]]></Node>
<StgValue><ssdm name="tmp_1681"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:19  %tmp_1682 = trunc i32 %src_rows_read_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_1682"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:20  %tmp_1683 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %r_V, i32 16, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1683"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:21  %tmp_1684 = select i1 %rev6, i10 %tmp_1682, i10 %tmp_1683

]]></Node>
<StgValue><ssdm name="tmp_1684"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:22  %tmp_383_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1684, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_383_cast"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:23  %tmp_384 = add i18 %tmp_383_cast, %tmp_1681

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="18">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:24  %tmp_384_cast = sext i18 %tmp_384 to i64

]]></Node>
<StgValue><ssdm name="tmp_384_cast"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:25  %src_val_V_addr = getelementptr [65536 x i26]* %src_val_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="src_val_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="16">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:26  %src_val_V_load = load i26* %src_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_val_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:0  %tmp_748 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str75)

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="18">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:4  %tmp_379_cast = zext i18 %tmp_379 to i64

]]></Node>
<StgValue><ssdm name="tmp_379_cast"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:5  %dst_val_V_addr = getelementptr [65536 x i32]* %dst_val_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="dst_val_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="16">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:26  %src_val_V_load = load i26* %src_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_val_V_load"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="26">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:27  %extLd = sext i26 %src_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:28  store i32 %extLd, i32* %dst_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:29  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str75, i32 %tmp_748)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.1.exit11_ifconv:30  br label %.preheader461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader462.loopexit:0  br label %.preheader462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
