
BTL_nhung.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c30  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000364  08005d3c  08005d3c  00006d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060a0  080060a0  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  080060a0  080060a0  000070a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060a8  080060a8  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060a8  080060a8  000070a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060ac  080060ac  000070ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080060b0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000068  08006118  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08006118  00008328  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108f1  00000000  00000000  00008091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026ae  00000000  00000000  00018982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  0001b030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf4  00000000  00000000  0001c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019122  00000000  00000000  0001cd9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013bc5  00000000  00000000  00035ebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eb2d  00000000  00000000  00049a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d85b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053ac  00000000  00000000  000d85f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000dd9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08005d24 	.word	0x08005d24

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08005d24 	.word	0x08005d24

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <DHT11_SetPinOutput>:
/* ========= Bạn phải set timer để chạy 1MHz (1 tick = 1us)
   Ví dụ với STM32F103: TIM2 Prescaler = (SystemCoreClock/1000000)-1
   Period đủ lớn (>= 20000) để đếm vài ms.
*/

static void DHT11_SetPinOutput(DHT11_HandleTypeDef *dht) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b086      	sub	sp, #24
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000164:	f107 0308 	add.w	r3, r7, #8
 8000168:	2200      	movs	r2, #0
 800016a:	601a      	str	r2, [r3, #0]
 800016c:	605a      	str	r2, [r3, #4]
 800016e:	609a      	str	r2, [r3, #8]
 8000170:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000172:	687b      	ldr	r3, [r7, #4]
 8000174:	889b      	ldrh	r3, [r3, #4]
 8000176:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000178:	2301      	movs	r3, #1
 800017a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800017c:	2302      	movs	r3, #2
 800017e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	f107 0208 	add.w	r2, r7, #8
 8000188:	4611      	mov	r1, r2
 800018a:	4618      	mov	r0, r3
 800018c:	f001 fb98 	bl	80018c0 <HAL_GPIO_Init>
}
 8000190:	bf00      	nop
 8000192:	3718      	adds	r7, #24
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}

08000198 <DHT11_SetPinInput>:

static void DHT11_SetPinInput(DHT11_HandleTypeDef *dht) {
 8000198:	b580      	push	{r7, lr}
 800019a:	b086      	sub	sp, #24
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001a0:	f107 0308 	add.w	r3, r7, #8
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]
 80001a8:	605a      	str	r2, [r3, #4]
 80001aa:	609a      	str	r2, [r3, #8]
 80001ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	889b      	ldrh	r3, [r3, #4]
 80001b2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001b4:	2300      	movs	r3, #0
 80001b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL; // DHT11 thường dùng điện trở kéo lên ngoài 4.7k~10k
 80001b8:	2300      	movs	r3, #0
 80001ba:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	f107 0208 	add.w	r2, r7, #8
 80001c4:	4611      	mov	r1, r2
 80001c6:	4618      	mov	r0, r3
 80001c8:	f001 fb7a 	bl	80018c0 <HAL_GPIO_Init>
}
 80001cc:	bf00      	nop
 80001ce:	3718      	adds	r7, #24
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <DHT11_DelayUs>:

static inline void DHT11_DelayUs(DHT11_HandleTypeDef *dht, uint16_t us) {
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
 80001dc:	460b      	mov	r3, r1
 80001de:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	689b      	ldr	r3, [r3, #8]
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	2200      	movs	r2, #0
 80001e8:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(dht->htim) < us) {;}
 80001ea:	bf00      	nop
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	689b      	ldr	r3, [r3, #8]
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80001f4:	887b      	ldrh	r3, [r7, #2]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d3f8      	bcc.n	80001ec <DHT11_DelayUs+0x18>
}
 80001fa:	bf00      	nop
 80001fc:	bf00      	nop
 80001fe:	370c      	adds	r7, #12
 8000200:	46bd      	mov	sp, r7
 8000202:	bc80      	pop	{r7}
 8000204:	4770      	bx	lr

08000206 <DHT11_WaitForLevel>:

// đợi pin về mức level trong timeout_us, return 0 OK, -1 timeout
static int DHT11_WaitForLevel(DHT11_HandleTypeDef *dht, GPIO_PinState level, uint32_t timeout_us) {
 8000206:	b580      	push	{r7, lr}
 8000208:	b084      	sub	sp, #16
 800020a:	af00      	add	r7, sp, #0
 800020c:	60f8      	str	r0, [r7, #12]
 800020e:	460b      	mov	r3, r1
 8000210:	607a      	str	r2, [r7, #4]
 8000212:	72fb      	strb	r3, [r7, #11]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	689b      	ldr	r3, [r3, #8]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	2200      	movs	r2, #0
 800021c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) != level) {
 800021e:	e009      	b.n	8000234 <DHT11_WaitForLevel+0x2e>
        if (__HAL_TIM_GET_COUNTER(dht->htim) > timeout_us) return -1;
 8000220:	68fb      	ldr	r3, [r7, #12]
 8000222:	689b      	ldr	r3, [r3, #8]
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000228:	687a      	ldr	r2, [r7, #4]
 800022a:	429a      	cmp	r2, r3
 800022c:	d202      	bcs.n	8000234 <DHT11_WaitForLevel+0x2e>
 800022e:	f04f 33ff 	mov.w	r3, #4294967295
 8000232:	e00d      	b.n	8000250 <DHT11_WaitForLevel+0x4a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) != level) {
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	681a      	ldr	r2, [r3, #0]
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	889b      	ldrh	r3, [r3, #4]
 800023c:	4619      	mov	r1, r3
 800023e:	4610      	mov	r0, r2
 8000240:	f001 fcc2 	bl	8001bc8 <HAL_GPIO_ReadPin>
 8000244:	4603      	mov	r3, r0
 8000246:	461a      	mov	r2, r3
 8000248:	7afb      	ldrb	r3, [r7, #11]
 800024a:	4293      	cmp	r3, r2
 800024c:	d1e8      	bne.n	8000220 <DHT11_WaitForLevel+0x1a>
    }
    return 0;
 800024e:	2300      	movs	r3, #0
}
 8000250:	4618      	mov	r0, r3
 8000252:	3710      	adds	r7, #16
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}

08000258 <DHT11_MeasureHighUs>:

// đo độ rộng xung mức HIGH (us) với timeout, trả về -1 nếu lỗi
static int DHT11_MeasureHighUs(DHT11_HandleTypeDef *dht, uint32_t timeout_us) {
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
 8000260:	6039      	str	r1, [r7, #0]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	689b      	ldr	r3, [r3, #8]
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	2200      	movs	r2, #0
 800026a:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800026c:	e009      	b.n	8000282 <DHT11_MeasureHighUs+0x2a>
        if (__HAL_TIM_GET_COUNTER(dht->htim) > timeout_us) return -1;
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	689b      	ldr	r3, [r3, #8]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000276:	683a      	ldr	r2, [r7, #0]
 8000278:	429a      	cmp	r2, r3
 800027a:	d202      	bcs.n	8000282 <DHT11_MeasureHighUs+0x2a>
 800027c:	f04f 33ff 	mov.w	r3, #4294967295
 8000280:	e00e      	b.n	80002a0 <DHT11_MeasureHighUs+0x48>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	889b      	ldrh	r3, [r3, #4]
 800028a:	4619      	mov	r1, r3
 800028c:	4610      	mov	r0, r2
 800028e:	f001 fc9b 	bl	8001bc8 <HAL_GPIO_ReadPin>
 8000292:	4603      	mov	r3, r0
 8000294:	2b01      	cmp	r3, #1
 8000296:	d0ea      	beq.n	800026e <DHT11_MeasureHighUs+0x16>
    }
    return (int)__HAL_TIM_GET_COUNTER(dht->htim);
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80002a0:	4618      	mov	r0, r3
 80002a2:	3708      	adds	r7, #8
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <DHT11_Init>:

void DHT11_Init(DHT11_HandleTypeDef *dht) {
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
    // pin mặc định để input (nhàn rỗi mức HIGH do kéo lên)
    DHT11_SetPinInput(dht);
 80002b0:	6878      	ldr	r0, [r7, #4]
 80002b2:	f7ff ff71 	bl	8000198 <DHT11_SetPinInput>
    // đảm bảo timer đang chạy
    HAL_TIM_Base_Start(dht->htim);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	4618      	mov	r0, r3
 80002bc:	f002 fdb0 	bl	8002e20 <HAL_TIM_Base_Start>
}
 80002c0:	bf00      	nop
 80002c2:	3708      	adds	r7, #8
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}

080002c8 <DHT11_Read>:

int DHT11_Read(DHT11_HandleTypeDef *dht, DHT11_Data_t *out) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0};
 80002d2:	2300      	movs	r3, #0
 80002d4:	60fb      	str	r3, [r7, #12]
 80002d6:	2300      	movs	r3, #0
 80002d8:	743b      	strb	r3, [r7, #16]

    // 1) Start signal: kéo LOW >= 18ms
    DHT11_SetPinOutput(dht);
 80002da:	6878      	ldr	r0, [r7, #4]
 80002dc:	f7ff ff3e 	bl	800015c <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	6818      	ldr	r0, [r3, #0]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	889b      	ldrh	r3, [r3, #4]
 80002e8:	2200      	movs	r2, #0
 80002ea:	4619      	mov	r1, r3
 80002ec:	f001 fc83 	bl	8001bf6 <HAL_GPIO_WritePin>
    HAL_Delay(18);
 80002f0:	2012      	movs	r0, #18
 80002f2:	f001 f901 	bl	80014f8 <HAL_Delay>

    // 2) thả lên HIGH 20~40us rồi chuyển sang input
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	6818      	ldr	r0, [r3, #0]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	889b      	ldrh	r3, [r3, #4]
 80002fe:	2201      	movs	r2, #1
 8000300:	4619      	mov	r1, r3
 8000302:	f001 fc78 	bl	8001bf6 <HAL_GPIO_WritePin>
    DHT11_DelayUs(dht, 30);
 8000306:	211e      	movs	r1, #30
 8000308:	6878      	ldr	r0, [r7, #4]
 800030a:	f7ff ff63 	bl	80001d4 <DHT11_DelayUs>
    DHT11_SetPinInput(dht);
 800030e:	6878      	ldr	r0, [r7, #4]
 8000310:	f7ff ff42 	bl	8000198 <DHT11_SetPinInput>

    // 3) DHT11 response: LOW ~80us, HIGH ~80us
    if (DHT11_WaitForLevel(dht, GPIO_PIN_RESET, 100) < 0) return -1;
 8000314:	2264      	movs	r2, #100	@ 0x64
 8000316:	2100      	movs	r1, #0
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f7ff ff74 	bl	8000206 <DHT11_WaitForLevel>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	da02      	bge.n	800032a <DHT11_Read+0x62>
 8000324:	f04f 33ff 	mov.w	r3, #4294967295
 8000328:	e080      	b.n	800042c <DHT11_Read+0x164>
    if (DHT11_WaitForLevel(dht, GPIO_PIN_SET,   100) < 0) return -2;
 800032a:	2264      	movs	r2, #100	@ 0x64
 800032c:	2101      	movs	r1, #1
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f7ff ff69 	bl	8000206 <DHT11_WaitForLevel>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	da02      	bge.n	8000340 <DHT11_Read+0x78>
 800033a:	f06f 0301 	mvn.w	r3, #1
 800033e:	e075      	b.n	800042c <DHT11_Read+0x164>
    if (DHT11_WaitForLevel(dht, GPIO_PIN_RESET, 100) < 0) return -3;
 8000340:	2264      	movs	r2, #100	@ 0x64
 8000342:	2100      	movs	r1, #0
 8000344:	6878      	ldr	r0, [r7, #4]
 8000346:	f7ff ff5e 	bl	8000206 <DHT11_WaitForLevel>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	da02      	bge.n	8000356 <DHT11_Read+0x8e>
 8000350:	f06f 0302 	mvn.w	r3, #2
 8000354:	e06a      	b.n	800042c <DHT11_Read+0x164>

    // 4) Read 40 bits
    for (int i = 0; i < 40; i++) {
 8000356:	2300      	movs	r3, #0
 8000358:	61fb      	str	r3, [r7, #28]
 800035a:	e040      	b.n	80003de <DHT11_Read+0x116>
        // mỗi bit bắt đầu bằng LOW ~50us
        if (DHT11_WaitForLevel(dht, GPIO_PIN_SET, 80) < 0) return -4;
 800035c:	2250      	movs	r2, #80	@ 0x50
 800035e:	2101      	movs	r1, #1
 8000360:	6878      	ldr	r0, [r7, #4]
 8000362:	f7ff ff50 	bl	8000206 <DHT11_WaitForLevel>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	da02      	bge.n	8000372 <DHT11_Read+0xaa>
 800036c:	f06f 0303 	mvn.w	r3, #3
 8000370:	e05c      	b.n	800042c <DHT11_Read+0x164>

        // sau đó là HIGH: ~26-28us (bit 0) hoặc ~70us (bit 1)
        int high_us = DHT11_MeasureHighUs(dht, 120);
 8000372:	2178      	movs	r1, #120	@ 0x78
 8000374:	6878      	ldr	r0, [r7, #4]
 8000376:	f7ff ff6f 	bl	8000258 <DHT11_MeasureHighUs>
 800037a:	6178      	str	r0, [r7, #20]
        if (high_us < 0) return -5;
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	2b00      	cmp	r3, #0
 8000380:	da02      	bge.n	8000388 <DHT11_Read+0xc0>
 8000382:	f06f 0304 	mvn.w	r3, #4
 8000386:	e051      	b.n	800042c <DHT11_Read+0x164>

        uint8_t bit = (high_us > 45) ? 1 : 0; // ngưỡng 45us khá an toàn
 8000388:	697b      	ldr	r3, [r7, #20]
 800038a:	2b2d      	cmp	r3, #45	@ 0x2d
 800038c:	bfcc      	ite	gt
 800038e:	2301      	movgt	r3, #1
 8000390:	2300      	movle	r3, #0
 8000392:	b2db      	uxtb	r3, r3
 8000394:	74fb      	strb	r3, [r7, #19]
        data[i / 8] <<= 1;
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	2b00      	cmp	r3, #0
 800039a:	da00      	bge.n	800039e <DHT11_Read+0xd6>
 800039c:	3307      	adds	r3, #7
 800039e:	10db      	asrs	r3, r3, #3
 80003a0:	f103 0220 	add.w	r2, r3, #32
 80003a4:	443a      	add	r2, r7
 80003a6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80003aa:	0052      	lsls	r2, r2, #1
 80003ac:	b2d2      	uxtb	r2, r2
 80003ae:	3320      	adds	r3, #32
 80003b0:	443b      	add	r3, r7
 80003b2:	f803 2c14 	strb.w	r2, [r3, #-20]
        data[i / 8] |= bit;
 80003b6:	69fb      	ldr	r3, [r7, #28]
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	da00      	bge.n	80003be <DHT11_Read+0xf6>
 80003bc:	3307      	adds	r3, #7
 80003be:	10db      	asrs	r3, r3, #3
 80003c0:	f103 0220 	add.w	r2, r3, #32
 80003c4:	443a      	add	r2, r7
 80003c6:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80003ca:	7cfa      	ldrb	r2, [r7, #19]
 80003cc:	430a      	orrs	r2, r1
 80003ce:	b2d2      	uxtb	r2, r2
 80003d0:	3320      	adds	r3, #32
 80003d2:	443b      	add	r3, r7
 80003d4:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (int i = 0; i < 40; i++) {
 80003d8:	69fb      	ldr	r3, [r7, #28]
 80003da:	3301      	adds	r3, #1
 80003dc:	61fb      	str	r3, [r7, #28]
 80003de:	69fb      	ldr	r3, [r7, #28]
 80003e0:	2b27      	cmp	r3, #39	@ 0x27
 80003e2:	ddbb      	ble.n	800035c <DHT11_Read+0x94>
    }

    // 5) checksum
    uint8_t sum = (uint8_t)(data[0] + data[1] + data[2] + data[3]);
 80003e4:	7b3a      	ldrb	r2, [r7, #12]
 80003e6:	7b7b      	ldrb	r3, [r7, #13]
 80003e8:	4413      	add	r3, r2
 80003ea:	b2da      	uxtb	r2, r3
 80003ec:	7bbb      	ldrb	r3, [r7, #14]
 80003ee:	4413      	add	r3, r2
 80003f0:	b2da      	uxtb	r2, r3
 80003f2:	7bfb      	ldrb	r3, [r7, #15]
 80003f4:	4413      	add	r3, r2
 80003f6:	76fb      	strb	r3, [r7, #27]
    if (sum != data[4]) return -6;
 80003f8:	7c3b      	ldrb	r3, [r7, #16]
 80003fa:	7efa      	ldrb	r2, [r7, #27]
 80003fc:	429a      	cmp	r2, r3
 80003fe:	d002      	beq.n	8000406 <DHT11_Read+0x13e>
 8000400:	f06f 0305 	mvn.w	r3, #5
 8000404:	e012      	b.n	800042c <DHT11_Read+0x164>

    if (out) {
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d00e      	beq.n	800042a <DHT11_Read+0x162>
        out->humidity_int     = data[0];
 800040c:	7b3a      	ldrb	r2, [r7, #12]
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	701a      	strb	r2, [r3, #0]
        out->humidity_dec     = data[1];
 8000412:	7b7a      	ldrb	r2, [r7, #13]
 8000414:	683b      	ldr	r3, [r7, #0]
 8000416:	705a      	strb	r2, [r3, #1]
        out->temperature_int  = data[2];
 8000418:	7bba      	ldrb	r2, [r7, #14]
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	709a      	strb	r2, [r3, #2]
        out->temperature_dec  = data[3];
 800041e:	7bfa      	ldrb	r2, [r7, #15]
 8000420:	683b      	ldr	r3, [r7, #0]
 8000422:	70da      	strb	r2, [r3, #3]
        out->checksum         = data[4];
 8000424:	7c3a      	ldrb	r2, [r7, #16]
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	711a      	strb	r2, [r3, #4]
    }

    return 0;
 800042a:	2300      	movs	r3, #0
}
 800042c:	4618      	mov	r0, r3
 800042e:	3720      	adds	r7, #32
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}

08000434 <pcf_write>:
#define LCD_RW   (1U<<1)
#define LCD_EN   (1U<<2)
#define LCD_BL   (1U<<3)

static void pcf_write(LCD1602_I2C_t *lcd, uint8_t data)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b086      	sub	sp, #24
 8000438:	af02      	add	r7, sp, #8
 800043a:	6078      	str	r0, [r7, #4]
 800043c:	460b      	mov	r3, r1
 800043e:	70fb      	strb	r3, [r7, #3]
    uint8_t d = data | (lcd->backlight ? LCD_BL : 0);
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	795b      	ldrb	r3, [r3, #5]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d001      	beq.n	800044c <pcf_write+0x18>
 8000448:	2208      	movs	r2, #8
 800044a:	e000      	b.n	800044e <pcf_write+0x1a>
 800044c:	2200      	movs	r2, #0
 800044e:	78fb      	ldrb	r3, [r7, #3]
 8000450:	4313      	orrs	r3, r2
 8000452:	b2db      	uxtb	r3, r3
 8000454:	73fb      	strb	r3, [r7, #15]
    // HAL expects 8-bit address => shift left 1
    HAL_I2C_Master_Transmit(lcd->hi2c, (uint16_t)(lcd->addr << 1), &d, 1, 50);
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6818      	ldr	r0, [r3, #0]
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	791b      	ldrb	r3, [r3, #4]
 800045e:	005b      	lsls	r3, r3, #1
 8000460:	b299      	uxth	r1, r3
 8000462:	f107 020f 	add.w	r2, r7, #15
 8000466:	2332      	movs	r3, #50	@ 0x32
 8000468:	9300      	str	r3, [sp, #0]
 800046a:	2301      	movs	r3, #1
 800046c:	f001 fd20 	bl	8001eb0 <HAL_I2C_Master_Transmit>
}
 8000470:	bf00      	nop
 8000472:	3710      	adds	r7, #16
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}

08000478 <lcd_pulse_enable>:

static void lcd_pulse_enable(LCD1602_I2C_t *lcd, uint8_t data)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
 8000480:	460b      	mov	r3, r1
 8000482:	70fb      	strb	r3, [r7, #3]
    pcf_write(lcd, data | LCD_EN);
 8000484:	78fb      	ldrb	r3, [r7, #3]
 8000486:	f043 0304 	orr.w	r3, r3, #4
 800048a:	b2db      	uxtb	r3, r3
 800048c:	4619      	mov	r1, r3
 800048e:	6878      	ldr	r0, [r7, #4]
 8000490:	f7ff ffd0 	bl	8000434 <pcf_write>
    delay_us(1);
 8000494:	2001      	movs	r0, #1
 8000496:	f000 ff91 	bl	80013bc <delay_us>
    pcf_write(lcd, data & ~LCD_EN);
 800049a:	78fb      	ldrb	r3, [r7, #3]
 800049c:	f023 0304 	bic.w	r3, r3, #4
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	4619      	mov	r1, r3
 80004a4:	6878      	ldr	r0, [r7, #4]
 80004a6:	f7ff ffc5 	bl	8000434 <pcf_write>
    delay_us(50);
 80004aa:	2032      	movs	r0, #50	@ 0x32
 80004ac:	f000 ff86 	bl	80013bc <delay_us>
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <lcd_write4>:

static void lcd_write4(LCD1602_I2C_t *lcd, uint8_t nibble, uint8_t control)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	460b      	mov	r3, r1
 80004c2:	70fb      	strb	r3, [r7, #3]
 80004c4:	4613      	mov	r3, r2
 80004c6:	70bb      	strb	r3, [r7, #2]
    // nibble: high 4 bits contain data for D4..D7
    uint8_t data = (nibble & 0xF0) | control;
 80004c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80004cc:	f023 030f 	bic.w	r3, r3, #15
 80004d0:	b25a      	sxtb	r2, r3
 80004d2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80004d6:	4313      	orrs	r3, r2
 80004d8:	b25b      	sxtb	r3, r3
 80004da:	73fb      	strb	r3, [r7, #15]
    pcf_write(lcd, data);
 80004dc:	7bfb      	ldrb	r3, [r7, #15]
 80004de:	4619      	mov	r1, r3
 80004e0:	6878      	ldr	r0, [r7, #4]
 80004e2:	f7ff ffa7 	bl	8000434 <pcf_write>
    lcd_pulse_enable(lcd, data);
 80004e6:	7bfb      	ldrb	r3, [r7, #15]
 80004e8:	4619      	mov	r1, r3
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f7ff ffc4 	bl	8000478 <lcd_pulse_enable>
}
 80004f0:	bf00      	nop
 80004f2:	3710      	adds	r7, #16
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <lcd_send>:

static void lcd_send(LCD1602_I2C_t *lcd, uint8_t value, uint8_t mode_rs)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	460b      	mov	r3, r1
 8000502:	70fb      	strb	r3, [r7, #3]
 8000504:	4613      	mov	r3, r2
 8000506:	70bb      	strb	r3, [r7, #2]
    uint8_t control = mode_rs ? LCD_RS : 0; // RW = 0 always
 8000508:	78bb      	ldrb	r3, [r7, #2]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <lcd_send+0x1a>
 800050e:	2301      	movs	r3, #1
 8000510:	e000      	b.n	8000514 <lcd_send+0x1c>
 8000512:	2300      	movs	r3, #0
 8000514:	73fb      	strb	r3, [r7, #15]
    lcd_write4(lcd, value & 0xF0, control);
 8000516:	78fb      	ldrb	r3, [r7, #3]
 8000518:	f023 030f 	bic.w	r3, r3, #15
 800051c:	b2db      	uxtb	r3, r3
 800051e:	7bfa      	ldrb	r2, [r7, #15]
 8000520:	4619      	mov	r1, r3
 8000522:	6878      	ldr	r0, [r7, #4]
 8000524:	f7ff ffc8 	bl	80004b8 <lcd_write4>
    lcd_write4(lcd, (value << 4) & 0xF0, control);
 8000528:	78fb      	ldrb	r3, [r7, #3]
 800052a:	011b      	lsls	r3, r3, #4
 800052c:	b2db      	uxtb	r3, r3
 800052e:	7bfa      	ldrb	r2, [r7, #15]
 8000530:	4619      	mov	r1, r3
 8000532:	6878      	ldr	r0, [r7, #4]
 8000534:	f7ff ffc0 	bl	80004b8 <lcd_write4>
}
 8000538:	bf00      	nop
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}

08000540 <lcd_cmd>:

static void lcd_cmd(LCD1602_I2C_t *lcd, uint8_t cmd)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	460b      	mov	r3, r1
 800054a:	70fb      	strb	r3, [r7, #3]
    lcd_send(lcd, cmd, 0);
 800054c:	78fb      	ldrb	r3, [r7, #3]
 800054e:	2200      	movs	r2, #0
 8000550:	4619      	mov	r1, r3
 8000552:	6878      	ldr	r0, [r7, #4]
 8000554:	f7ff ffd0 	bl	80004f8 <lcd_send>
    if (cmd == 0x01 || cmd == 0x02) HAL_Delay(2); // clear/home need >1.5ms
 8000558:	78fb      	ldrb	r3, [r7, #3]
 800055a:	2b01      	cmp	r3, #1
 800055c:	d002      	beq.n	8000564 <lcd_cmd+0x24>
 800055e:	78fb      	ldrb	r3, [r7, #3]
 8000560:	2b02      	cmp	r3, #2
 8000562:	d102      	bne.n	800056a <lcd_cmd+0x2a>
 8000564:	2002      	movs	r0, #2
 8000566:	f000 ffc7 	bl	80014f8 <HAL_Delay>
}
 800056a:	bf00      	nop
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}

08000572 <lcd_data>:

static void lcd_data(LCD1602_I2C_t *lcd, uint8_t data)
{
 8000572:	b580      	push	{r7, lr}
 8000574:	b082      	sub	sp, #8
 8000576:	af00      	add	r7, sp, #0
 8000578:	6078      	str	r0, [r7, #4]
 800057a:	460b      	mov	r3, r1
 800057c:	70fb      	strb	r3, [r7, #3]
    lcd_send(lcd, data, 1);
 800057e:	78fb      	ldrb	r3, [r7, #3]
 8000580:	2201      	movs	r2, #1
 8000582:	4619      	mov	r1, r3
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	f7ff ffb7 	bl	80004f8 <lcd_send>
}
 800058a:	bf00      	nop
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}

08000592 <LCD1602_Init>:
    lcd->backlight = on ? 1 : 0;
    pcf_write(lcd, 0); // refresh
}

void LCD1602_Init(LCD1602_I2C_t *lcd, I2C_HandleTypeDef *hi2c, uint8_t addr7bit)
{
 8000592:	b580      	push	{r7, lr}
 8000594:	b084      	sub	sp, #16
 8000596:	af00      	add	r7, sp, #0
 8000598:	60f8      	str	r0, [r7, #12]
 800059a:	60b9      	str	r1, [r7, #8]
 800059c:	4613      	mov	r3, r2
 800059e:	71fb      	strb	r3, [r7, #7]
    lcd->hi2c = hi2c;
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	68ba      	ldr	r2, [r7, #8]
 80005a4:	601a      	str	r2, [r3, #0]
    lcd->addr = addr7bit;
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	79fa      	ldrb	r2, [r7, #7]
 80005aa:	711a      	strb	r2, [r3, #4]
    lcd->backlight = 1;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	2201      	movs	r2, #1
 80005b0:	715a      	strb	r2, [r3, #5]

    HAL_Delay(50); // wait LCD power up
 80005b2:	2032      	movs	r0, #50	@ 0x32
 80005b4:	f000 ffa0 	bl	80014f8 <HAL_Delay>

    // init 4-bit mode sequence
    lcd_write4(lcd, 0x30, 0);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2130      	movs	r1, #48	@ 0x30
 80005bc:	68f8      	ldr	r0, [r7, #12]
 80005be:	f7ff ff7b 	bl	80004b8 <lcd_write4>
    HAL_Delay(5);
 80005c2:	2005      	movs	r0, #5
 80005c4:	f000 ff98 	bl	80014f8 <HAL_Delay>
    lcd_write4(lcd, 0x30, 0);
 80005c8:	2200      	movs	r2, #0
 80005ca:	2130      	movs	r1, #48	@ 0x30
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f7ff ff73 	bl	80004b8 <lcd_write4>
    delay_us(150);
 80005d2:	2096      	movs	r0, #150	@ 0x96
 80005d4:	f000 fef2 	bl	80013bc <delay_us>
    lcd_write4(lcd, 0x30, 0);
 80005d8:	2200      	movs	r2, #0
 80005da:	2130      	movs	r1, #48	@ 0x30
 80005dc:	68f8      	ldr	r0, [r7, #12]
 80005de:	f7ff ff6b 	bl	80004b8 <lcd_write4>
    delay_us(150);
 80005e2:	2096      	movs	r0, #150	@ 0x96
 80005e4:	f000 feea 	bl	80013bc <delay_us>
    lcd_write4(lcd, 0x20, 0); // 4-bit
 80005e8:	2200      	movs	r2, #0
 80005ea:	2120      	movs	r1, #32
 80005ec:	68f8      	ldr	r0, [r7, #12]
 80005ee:	f7ff ff63 	bl	80004b8 <lcd_write4>
    HAL_Delay(2);
 80005f2:	2002      	movs	r0, #2
 80005f4:	f000 ff80 	bl	80014f8 <HAL_Delay>

    lcd_cmd(lcd, 0x28); // 4-bit, 2 line, 5x8
 80005f8:	2128      	movs	r1, #40	@ 0x28
 80005fa:	68f8      	ldr	r0, [r7, #12]
 80005fc:	f7ff ffa0 	bl	8000540 <lcd_cmd>
    lcd_cmd(lcd, 0x0C); // display on, cursor off
 8000600:	210c      	movs	r1, #12
 8000602:	68f8      	ldr	r0, [r7, #12]
 8000604:	f7ff ff9c 	bl	8000540 <lcd_cmd>
    lcd_cmd(lcd, 0x06); // entry mode
 8000608:	2106      	movs	r1, #6
 800060a:	68f8      	ldr	r0, [r7, #12]
 800060c:	f7ff ff98 	bl	8000540 <lcd_cmd>
    lcd_cmd(lcd, 0x01); // clear
 8000610:	2101      	movs	r1, #1
 8000612:	68f8      	ldr	r0, [r7, #12]
 8000614:	f7ff ff94 	bl	8000540 <lcd_cmd>
}
 8000618:	bf00      	nop
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <LCD1602_Clear>:

void LCD1602_Clear(LCD1602_I2C_t *lcd)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
    lcd_cmd(lcd, 0x01);
 8000628:	2101      	movs	r1, #1
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	f7ff ff88 	bl	8000540 <lcd_cmd>
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <LCD1602_SetCursor>:

void LCD1602_SetCursor(LCD1602_I2C_t *lcd, uint8_t row, uint8_t col)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	70fb      	strb	r3, [r7, #3]
 8000644:	4613      	mov	r3, r2
 8000646:	70bb      	strb	r3, [r7, #2]
    // row: 0/1
    uint8_t addr = (row == 0) ? (0x00 + col) : (0x40 + col);
 8000648:	78fb      	ldrb	r3, [r7, #3]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d003      	beq.n	8000656 <LCD1602_SetCursor+0x1e>
 800064e:	78bb      	ldrb	r3, [r7, #2]
 8000650:	3340      	adds	r3, #64	@ 0x40
 8000652:	b2db      	uxtb	r3, r3
 8000654:	e000      	b.n	8000658 <LCD1602_SetCursor+0x20>
 8000656:	78bb      	ldrb	r3, [r7, #2]
 8000658:	73fb      	strb	r3, [r7, #15]
    lcd_cmd(lcd, 0x80 | addr);
 800065a:	7bfb      	ldrb	r3, [r7, #15]
 800065c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000660:	b2db      	uxtb	r3, r3
 8000662:	4619      	mov	r1, r3
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ff6b 	bl	8000540 <lcd_cmd>
}
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}

08000672 <LCD1602_Print>:

void LCD1602_Print(LCD1602_I2C_t *lcd, const char *s)
{
 8000672:	b580      	push	{r7, lr}
 8000674:	b082      	sub	sp, #8
 8000676:	af00      	add	r7, sp, #0
 8000678:	6078      	str	r0, [r7, #4]
 800067a:	6039      	str	r1, [r7, #0]
    while (*s) lcd_data(lcd, (uint8_t)(*s++));
 800067c:	e007      	b.n	800068e <LCD1602_Print+0x1c>
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	1c5a      	adds	r2, r3, #1
 8000682:	603a      	str	r2, [r7, #0]
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	4619      	mov	r1, r3
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f7ff ff72 	bl	8000572 <lcd_data>
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d1f3      	bne.n	800067e <LCD1602_Print+0xc>
}
 8000696:	bf00      	nop
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <TASK_DHT11_Measure>:
/* USER CODE BEGIN 0 */


//TASK: đo DHT11 và lưu dữ liệu vào ctx
static void TASK_DHT11_Measure(AppCtx *ctx, DHT11_HandleTypeDef *dht)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b086      	sub	sp, #24
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	6039      	str	r1, [r7, #0]
  DHT11_Data_t raw;
  int err = DHT11_Read(dht, &raw);
 80006aa:	f107 030c 	add.w	r3, r7, #12
 80006ae:	4619      	mov	r1, r3
 80006b0:	6838      	ldr	r0, [r7, #0]
 80006b2:	f7ff fe09 	bl	80002c8 <DHT11_Read>
 80006b6:	6178      	str	r0, [r7, #20]

  if (err == 0) {
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d109      	bne.n	80006d2 <TASK_DHT11_Measure+0x32>
    ctx->temp_c = raw.temperature_int;
 80006be:	7bba      	ldrb	r2, [r7, #14]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	701a      	strb	r2, [r3, #0]
    ctx->hum_pct = raw.humidity_int;
 80006c4:	7b3a      	ldrb	r2, [r7, #12]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	705a      	strb	r2, [r3, #1]
    ctx->valid = 1;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2201      	movs	r2, #1
 80006ce:	709a      	strb	r2, [r3, #2]
  } else {
    ctx->valid = 0;
  }
}
 80006d0:	e002      	b.n	80006d8 <TASK_DHT11_Measure+0x38>
    ctx->valid = 0;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2200      	movs	r2, #0
 80006d6:	709a      	strb	r2, [r3, #2]
}
 80006d8:	bf00      	nop
 80006da:	3718      	adds	r7, #24
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <TASK_CheckThreshold_BlinkOnce>:

// Task kiểm tra ngưỡng + nháy LED 1 lần sau khi kiểm tra
static void TASK_CheckThreshold_BlinkOnce(AppCtx *ctx)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  // nếu lỗi cảm biến thì coi như cảnh báo
  if (!ctx->valid) {
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	789b      	ldrb	r3, [r3, #2]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d103      	bne.n	80006f8 <TASK_CheckThreshold_BlinkOnce+0x18>
    ctx->alarm = 1;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2201      	movs	r2, #1
 80006f4:	729a      	strb	r2, [r3, #10]
 80006f6:	e011      	b.n	800071c <TASK_CheckThreshold_BlinkOnce+0x3c>
  } else {
    ctx->alarm = (ctx->temp_c >= ctx->th_temp) || (ctx->hum_pct >= ctx->th_hum);
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	781a      	ldrb	r2, [r3, #0]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	7a1b      	ldrb	r3, [r3, #8]
 8000700:	429a      	cmp	r2, r3
 8000702:	d205      	bcs.n	8000710 <TASK_CheckThreshold_BlinkOnce+0x30>
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	785a      	ldrb	r2, [r3, #1]
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	7a5b      	ldrb	r3, [r3, #9]
 800070c:	429a      	cmp	r2, r3
 800070e:	d301      	bcc.n	8000714 <TASK_CheckThreshold_BlinkOnce+0x34>
 8000710:	2301      	movs	r3, #1
 8000712:	e000      	b.n	8000716 <TASK_CheckThreshold_BlinkOnce+0x36>
 8000714:	2300      	movs	r3, #0
 8000716:	b2da      	uxtb	r2, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	729a      	strb	r2, [r3, #10]
  }

  // nháy 1 lần (non-blocking kiểu ngắn dùng HAL_Delay OK vì chỉ 1 nháy)
  LED_ON();
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000722:	4808      	ldr	r0, [pc, #32]	@ (8000744 <TASK_CheckThreshold_BlinkOnce+0x64>)
 8000724:	f001 fa67 	bl	8001bf6 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000728:	2064      	movs	r0, #100	@ 0x64
 800072a:	f000 fee5 	bl	80014f8 <HAL_Delay>
  LED_OFF();
 800072e:	2201      	movs	r2, #1
 8000730:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000734:	4803      	ldr	r0, [pc, #12]	@ (8000744 <TASK_CheckThreshold_BlinkOnce+0x64>)
 8000736:	f001 fa5e 	bl	8001bf6 <HAL_GPIO_WritePin>
}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40011000 	.word	0x40011000

08000748 <TASK_LCD_Update>:

// Task LCD: dòng 1 = T/H, dòng 2 = chu kì + TT(Bth/Cbao)
static void TASK_LCD_Update(AppCtx *ctx, LCD1602_I2C_t *lcd)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08e      	sub	sp, #56	@ 0x38
 800074c:	af02      	add	r7, sp, #8
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	6039      	str	r1, [r7, #0]
  char l1[17], l2[17];

  if (ctx->valid) {
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	789b      	ldrb	r3, [r3, #2]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d00d      	beq.n	8000776 <TASK_LCD_Update+0x2e>
    snprintf(l1, sizeof(l1), "Tem:%2uC Hum:%2u%%", ctx->temp_c, ctx->hum_pct);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	461a      	mov	r2, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	785b      	ldrb	r3, [r3, #1]
 8000764:	f107 001c 	add.w	r0, r7, #28
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	4613      	mov	r3, r2
 800076c:	4a1f      	ldr	r2, [pc, #124]	@ (80007ec <TASK_LCD_Update+0xa4>)
 800076e:	2111      	movs	r1, #17
 8000770:	f003 fcf6 	bl	8004160 <sniprintf>
 8000774:	e006      	b.n	8000784 <TASK_LCD_Update+0x3c>
  } else {
    snprintf(l1, sizeof(l1), "Tem:--C Hum:--%%");
 8000776:	f107 031c 	add.w	r3, r7, #28
 800077a:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <TASK_LCD_Update+0xa8>)
 800077c:	2111      	movs	r1, #17
 800077e:	4618      	mov	r0, r3
 8000780:	f003 fcee 	bl	8004160 <sniprintf>
  }

  // hiển thị chu kì dạng giây hoặc ms cho gọn
  // ví dụ: "Cyc=2000 TT=Bth"
  snprintf(l2, sizeof(l2), "Cyc:%4lu TT:%s",
           (unsigned long)ctx->period_ms,
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	685a      	ldr	r2, [r3, #4]
           ctx->alarm ? "Cbao" : "Bth");
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	7a9b      	ldrb	r3, [r3, #10]
  snprintf(l2, sizeof(l2), "Cyc:%4lu TT:%s",
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <TASK_LCD_Update+0x4c>
 8000790:	4b18      	ldr	r3, [pc, #96]	@ (80007f4 <TASK_LCD_Update+0xac>)
 8000792:	e000      	b.n	8000796 <TASK_LCD_Update+0x4e>
 8000794:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <TASK_LCD_Update+0xb0>)
 8000796:	f107 0008 	add.w	r0, r7, #8
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	4613      	mov	r3, r2
 800079e:	4a17      	ldr	r2, [pc, #92]	@ (80007fc <TASK_LCD_Update+0xb4>)
 80007a0:	2111      	movs	r1, #17
 80007a2:	f003 fcdd 	bl	8004160 <sniprintf>

  LCD1602_SetCursor(lcd, 0, 0);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2100      	movs	r1, #0
 80007aa:	6838      	ldr	r0, [r7, #0]
 80007ac:	f7ff ff44 	bl	8000638 <LCD1602_SetCursor>
  LCD1602_Print(lcd, l1);
 80007b0:	f107 031c 	add.w	r3, r7, #28
 80007b4:	4619      	mov	r1, r3
 80007b6:	6838      	ldr	r0, [r7, #0]
 80007b8:	f7ff ff5b 	bl	8000672 <LCD1602_Print>


  LCD1602_SetCursor(lcd, 1, 0);
 80007bc:	2200      	movs	r2, #0
 80007be:	2101      	movs	r1, #1
 80007c0:	6838      	ldr	r0, [r7, #0]
 80007c2:	f7ff ff39 	bl	8000638 <LCD1602_SetCursor>
  LCD1602_Print(lcd, "                ");
 80007c6:	490e      	ldr	r1, [pc, #56]	@ (8000800 <TASK_LCD_Update+0xb8>)
 80007c8:	6838      	ldr	r0, [r7, #0]
 80007ca:	f7ff ff52 	bl	8000672 <LCD1602_Print>

  LCD1602_SetCursor(lcd, 1, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2101      	movs	r1, #1
 80007d2:	6838      	ldr	r0, [r7, #0]
 80007d4:	f7ff ff30 	bl	8000638 <LCD1602_SetCursor>
  LCD1602_Print(lcd, l2);
 80007d8:	f107 0308 	add.w	r3, r7, #8
 80007dc:	4619      	mov	r1, r3
 80007de:	6838      	ldr	r0, [r7, #0]
 80007e0:	f7ff ff47 	bl	8000672 <LCD1602_Print>
}
 80007e4:	bf00      	nop
 80007e6:	3730      	adds	r7, #48	@ 0x30
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	08005d3c 	.word	0x08005d3c
 80007f0:	08005d50 	.word	0x08005d50
 80007f4:	08005d64 	.word	0x08005d64
 80007f8:	08005d6c 	.word	0x08005d6c
 80007fc:	08005d70 	.word	0x08005d70
 8000800:	08005d80 	.word	0x08005d80

08000804 <TASK_UART_SendStatus>:

// Task UART TX: gửi nhiệt độ, ẩm, chu kì, ngưỡng, TT
static void TASK_UART_SendStatus(AppCtx *ctx, UART_HandleTypeDef *huart)
{
 8000804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000806:	b0ab      	sub	sp, #172	@ 0xac
 8000808:	af06      	add	r7, sp, #24
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
  char tx[128];
  int n;

  if (ctx->valid) {
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	789b      	ldrb	r3, [r3, #2]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d023      	beq.n	800085e <TASK_UART_SendStatus+0x5a>
    n = snprintf(tx, sizeof(tx),
      "T=%u H=%u P=%lu Tth=%u Hth=%u TT=%s\r\n",
      ctx->temp_c, ctx->hum_pct,
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	781b      	ldrb	r3, [r3, #0]
    n = snprintf(tx, sizeof(tx),
 800081a:	461e      	mov	r6, r3
      ctx->temp_c, ctx->hum_pct,
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	785b      	ldrb	r3, [r3, #1]
    n = snprintf(tx, sizeof(tx),
 8000820:	4619      	mov	r1, r3
      (unsigned long)ctx->period_ms,
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685b      	ldr	r3, [r3, #4]
      ctx->th_temp, ctx->th_hum,
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	7a12      	ldrb	r2, [r2, #8]
    n = snprintf(tx, sizeof(tx),
 800082a:	4614      	mov	r4, r2
      ctx->th_temp, ctx->th_hum,
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	7a52      	ldrb	r2, [r2, #9]
    n = snprintf(tx, sizeof(tx),
 8000830:	4615      	mov	r5, r2
      ctx->alarm ? "Cbao" : "Bth"
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	7a92      	ldrb	r2, [r2, #10]
    n = snprintf(tx, sizeof(tx),
 8000836:	2a00      	cmp	r2, #0
 8000838:	d001      	beq.n	800083e <TASK_UART_SendStatus+0x3a>
 800083a:	4a1d      	ldr	r2, [pc, #116]	@ (80008b0 <TASK_UART_SendStatus+0xac>)
 800083c:	e000      	b.n	8000840 <TASK_UART_SendStatus+0x3c>
 800083e:	4a1d      	ldr	r2, [pc, #116]	@ (80008b4 <TASK_UART_SendStatus+0xb0>)
 8000840:	f107 000c 	add.w	r0, r7, #12
 8000844:	9204      	str	r2, [sp, #16]
 8000846:	9503      	str	r5, [sp, #12]
 8000848:	9402      	str	r4, [sp, #8]
 800084a:	9301      	str	r3, [sp, #4]
 800084c:	9100      	str	r1, [sp, #0]
 800084e:	4633      	mov	r3, r6
 8000850:	4a19      	ldr	r2, [pc, #100]	@ (80008b8 <TASK_UART_SendStatus+0xb4>)
 8000852:	2180      	movs	r1, #128	@ 0x80
 8000854:	f003 fc84 	bl	8004160 <sniprintf>
 8000858:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 800085c:	e01a      	b.n	8000894 <TASK_UART_SendStatus+0x90>
    );
  } else {
    n = snprintf(tx, sizeof(tx),
      "DHT11_ERR P=%lu Tth=%u Hth=%u TT=%s\r\n",
      (unsigned long)ctx->period_ms,
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	685a      	ldr	r2, [r3, #4]
      ctx->th_temp, ctx->th_hum,
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	7a1b      	ldrb	r3, [r3, #8]
    n = snprintf(tx, sizeof(tx),
 8000866:	4619      	mov	r1, r3
      ctx->th_temp, ctx->th_hum,
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	7a5b      	ldrb	r3, [r3, #9]
    n = snprintf(tx, sizeof(tx),
 800086c:	461c      	mov	r4, r3
      ctx->alarm ? "Cbao" : "Bth"
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	7a9b      	ldrb	r3, [r3, #10]
    n = snprintf(tx, sizeof(tx),
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <TASK_UART_SendStatus+0x76>
 8000876:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <TASK_UART_SendStatus+0xac>)
 8000878:	e000      	b.n	800087c <TASK_UART_SendStatus+0x78>
 800087a:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <TASK_UART_SendStatus+0xb0>)
 800087c:	f107 000c 	add.w	r0, r7, #12
 8000880:	9302      	str	r3, [sp, #8]
 8000882:	9401      	str	r4, [sp, #4]
 8000884:	9100      	str	r1, [sp, #0]
 8000886:	4613      	mov	r3, r2
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <TASK_UART_SendStatus+0xb8>)
 800088a:	2180      	movs	r1, #128	@ 0x80
 800088c:	f003 fc68 	bl	8004160 <sniprintf>
 8000890:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    );
  }

  HAL_UART_Transmit(huart, (uint8_t*)tx, (uint16_t)n, 100);
 8000894:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000898:	b29a      	uxth	r2, r3
 800089a:	f107 010c 	add.w	r1, r7, #12
 800089e:	2364      	movs	r3, #100	@ 0x64
 80008a0:	6838      	ldr	r0, [r7, #0]
 80008a2:	f002 fd81 	bl	80033a8 <HAL_UART_Transmit>
}
 80008a6:	bf00      	nop
 80008a8:	3794      	adds	r7, #148	@ 0x94
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008ae:	bf00      	nop
 80008b0:	08005d64 	.word	0x08005d64
 80008b4:	08005d6c 	.word	0x08005d6c
 80008b8:	08005d94 	.word	0x08005d94
 80008bc:	08005dbc 	.word	0x08005dbc

080008c0 <clamp_u32>:

// Helper: clamp
static uint32_t clamp_u32(uint32_t v, uint32_t lo, uint32_t hi)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
  if (v < lo) return lo;
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d201      	bcs.n	80008d8 <clamp_u32+0x18>
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	e006      	b.n	80008e6 <clamp_u32+0x26>
  if (v > hi) return hi;
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d901      	bls.n	80008e4 <clamp_u32+0x24>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	e000      	b.n	80008e6 <clamp_u32+0x26>
  return v;
 80008e4:	68fb      	ldr	r3, [r7, #12]
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3714      	adds	r7, #20
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bc80      	pop	{r7}
 80008ee:	4770      	bx	lr

080008f0 <TASK_UART_ParseLine>:

// Task UART RX: parse line để cập nhật chu kì và ngưỡng
// Nhận các token: P=..., T=..., H=...
static void TASK_UART_ParseLine(AppCtx *ctx, UART_HandleTypeDef *huart)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b0b0      	sub	sp, #192	@ 0xc0
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
  if (!ctx->line_ready) return;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8000900:	b2db      	uxtb	r3, r3
 8000902:	2b00      	cmp	r3, #0
 8000904:	f000 8106 	beq.w	8000b14 <TASK_UART_ParseLine+0x224>
  ctx->line_ready = 0;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2200      	movs	r2, #0
 800090c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  // copy ra buffer tạm để strtok
  char buf[64];
  strncpy(buf, ctx->rx_line, sizeof(buf));
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f103 010c 	add.w	r1, r3, #12
 8000916:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800091a:	2240      	movs	r2, #64	@ 0x40
 800091c:	4618      	mov	r0, r3
 800091e:	f003 fcca 	bl	80042b6 <strncpy>
  buf[sizeof(buf)-1] = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  // tách theo space hoặc comma
  char *tok = strtok(buf, " ,");
 8000928:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800092c:	497b      	ldr	r1, [pc, #492]	@ (8000b1c <TASK_UART_ParseLine+0x22c>)
 800092e:	4618      	mov	r0, r3
 8000930:	f003 fcd4 	bl	80042dc <strtok>
 8000934:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
  uint8_t updated = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3

  while (tok) {
 800093e:	e0b4      	b.n	8000aaa <TASK_UART_ParseLine+0x1ba>
    if (tok[0] == 'P' || tok[0] == 'p') {
 8000940:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b50      	cmp	r3, #80	@ 0x50
 8000948:	d004      	beq.n	8000954 <TASK_UART_ParseLine+0x64>
 800094a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b70      	cmp	r3, #112	@ 0x70
 8000952:	d131      	bne.n	80009b8 <TASK_UART_ParseLine+0xc8>
      uint32_t p = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	667b      	str	r3, [r7, #100]	@ 0x64
      if (sscanf(tok, "P=%lu", &p) == 1 || sscanf(tok, "p=%lu", &p) == 1 || sscanf(tok, "P%lu", &p) == 1) {
 8000958:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800095c:	461a      	mov	r2, r3
 800095e:	4970      	ldr	r1, [pc, #448]	@ (8000b20 <TASK_UART_ParseLine+0x230>)
 8000960:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8000964:	f003 fc30 	bl	80041c8 <siscanf>
 8000968:	4603      	mov	r3, r0
 800096a:	2b01      	cmp	r3, #1
 800096c:	d015      	beq.n	800099a <TASK_UART_ParseLine+0xaa>
 800096e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000972:	461a      	mov	r2, r3
 8000974:	496b      	ldr	r1, [pc, #428]	@ (8000b24 <TASK_UART_ParseLine+0x234>)
 8000976:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 800097a:	f003 fc25 	bl	80041c8 <siscanf>
 800097e:	4603      	mov	r3, r0
 8000980:	2b01      	cmp	r3, #1
 8000982:	d00a      	beq.n	800099a <TASK_UART_ParseLine+0xaa>
 8000984:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000988:	461a      	mov	r2, r3
 800098a:	4967      	ldr	r1, [pc, #412]	@ (8000b28 <TASK_UART_ParseLine+0x238>)
 800098c:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8000990:	f003 fc1a 	bl	80041c8 <siscanf>
 8000994:	4603      	mov	r3, r0
 8000996:	2b01      	cmp	r3, #1
 8000998:	d17e      	bne.n	8000a98 <TASK_UART_ParseLine+0x1a8>
        ctx->period_ms = clamp_u32(p, 500, 60000); // giới hạn 0.5s..60s
 800099a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800099c:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80009a0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff ff8b 	bl	80008c0 <clamp_u32>
 80009aa:	4602      	mov	r2, r0
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	605a      	str	r2, [r3, #4]
        updated = 1;
 80009b0:	2301      	movs	r3, #1
 80009b2:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
    if (tok[0] == 'P' || tok[0] == 'p') {
 80009b6:	e06f      	b.n	8000a98 <TASK_UART_ParseLine+0x1a8>
      }
    } else if (tok[0] == 'T' || tok[0] == 't') {
 80009b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b54      	cmp	r3, #84	@ 0x54
 80009c0:	d004      	beq.n	80009cc <TASK_UART_ParseLine+0xdc>
 80009c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b74      	cmp	r3, #116	@ 0x74
 80009ca:	d12d      	bne.n	8000a28 <TASK_UART_ParseLine+0x138>
      unsigned t = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	663b      	str	r3, [r7, #96]	@ 0x60
      if (sscanf(tok, "T=%u", &t) == 1 || sscanf(tok, "t=%u", &t) == 1 || sscanf(tok, "T%u", &t) == 1) {
 80009d0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80009d4:	461a      	mov	r2, r3
 80009d6:	4955      	ldr	r1, [pc, #340]	@ (8000b2c <TASK_UART_ParseLine+0x23c>)
 80009d8:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80009dc:	f003 fbf4 	bl	80041c8 <siscanf>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d015      	beq.n	8000a12 <TASK_UART_ParseLine+0x122>
 80009e6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80009ea:	461a      	mov	r2, r3
 80009ec:	4950      	ldr	r1, [pc, #320]	@ (8000b30 <TASK_UART_ParseLine+0x240>)
 80009ee:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80009f2:	f003 fbe9 	bl	80041c8 <siscanf>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d00a      	beq.n	8000a12 <TASK_UART_ParseLine+0x122>
 80009fc:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000a00:	461a      	mov	r2, r3
 8000a02:	494c      	ldr	r1, [pc, #304]	@ (8000b34 <TASK_UART_ParseLine+0x244>)
 8000a04:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8000a08:	f003 fbde 	bl	80041c8 <siscanf>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d144      	bne.n	8000a9c <TASK_UART_ParseLine+0x1ac>
        if (t <= 99) { ctx->th_temp = (uint8_t)t; updated = 1; }
 8000a12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a14:	2b63      	cmp	r3, #99	@ 0x63
 8000a16:	d841      	bhi.n	8000a9c <TASK_UART_ParseLine+0x1ac>
 8000a18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a1a:	b2da      	uxtb	r2, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	721a      	strb	r2, [r3, #8]
 8000a20:	2301      	movs	r3, #1
 8000a22:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
    } else if (tok[0] == 'T' || tok[0] == 't') {
 8000a26:	e039      	b.n	8000a9c <TASK_UART_ParseLine+0x1ac>
      }
    } else if (tok[0] == 'H' || tok[0] == 'h') {
 8000a28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b48      	cmp	r3, #72	@ 0x48
 8000a30:	d004      	beq.n	8000a3c <TASK_UART_ParseLine+0x14c>
 8000a32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b68      	cmp	r3, #104	@ 0x68
 8000a3a:	d130      	bne.n	8000a9e <TASK_UART_ParseLine+0x1ae>
      unsigned h = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
      if (sscanf(tok, "H=%u", &h) == 1 || sscanf(tok, "h=%u", &h) == 1 || sscanf(tok, "H%u", &h) == 1) {
 8000a40:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a44:	461a      	mov	r2, r3
 8000a46:	493c      	ldr	r1, [pc, #240]	@ (8000b38 <TASK_UART_ParseLine+0x248>)
 8000a48:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8000a4c:	f003 fbbc 	bl	80041c8 <siscanf>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d015      	beq.n	8000a82 <TASK_UART_ParseLine+0x192>
 8000a56:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	4937      	ldr	r1, [pc, #220]	@ (8000b3c <TASK_UART_ParseLine+0x24c>)
 8000a5e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8000a62:	f003 fbb1 	bl	80041c8 <siscanf>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d00a      	beq.n	8000a82 <TASK_UART_ParseLine+0x192>
 8000a6c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a70:	461a      	mov	r2, r3
 8000a72:	4933      	ldr	r1, [pc, #204]	@ (8000b40 <TASK_UART_ParseLine+0x250>)
 8000a74:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8000a78:	f003 fba6 	bl	80041c8 <siscanf>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d10d      	bne.n	8000a9e <TASK_UART_ParseLine+0x1ae>
        if (h <= 99) { ctx->th_hum = (uint8_t)h; updated = 1; }
 8000a82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a84:	2b63      	cmp	r3, #99	@ 0x63
 8000a86:	d80a      	bhi.n	8000a9e <TASK_UART_ParseLine+0x1ae>
 8000a88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a8a:	b2da      	uxtb	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	725a      	strb	r2, [r3, #9]
 8000a90:	2301      	movs	r3, #1
 8000a92:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8000a96:	e002      	b.n	8000a9e <TASK_UART_ParseLine+0x1ae>
    if (tok[0] == 'P' || tok[0] == 'p') {
 8000a98:	bf00      	nop
 8000a9a:	e000      	b.n	8000a9e <TASK_UART_ParseLine+0x1ae>
    } else if (tok[0] == 'T' || tok[0] == 't') {
 8000a9c:	bf00      	nop
      }
    }

    tok = strtok(NULL, " ,");
 8000a9e:	491f      	ldr	r1, [pc, #124]	@ (8000b1c <TASK_UART_ParseLine+0x22c>)
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f003 fc1b 	bl	80042dc <strtok>
 8000aa6:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
  while (tok) {
 8000aaa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f47f af46 	bne.w	8000940 <TASK_UART_ParseLine+0x50>
  }

  // phản hồi lại cấu hình hiện tại
  if (updated) {
 8000ab4:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d01b      	beq.n	8000af4 <TASK_UART_ParseLine+0x204>
    char ack[80];
    int n = snprintf(ack, sizeof(ack), "OK P=%lu Tth=%u Hth=%u\r\n",
                     (unsigned long)ctx->period_ms, ctx->th_temp, ctx->th_hum);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685a      	ldr	r2, [r3, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7a1b      	ldrb	r3, [r3, #8]
    int n = snprintf(ack, sizeof(ack), "OK P=%lu Tth=%u Hth=%u\r\n",
 8000ac4:	4619      	mov	r1, r3
                     (unsigned long)ctx->period_ms, ctx->th_temp, ctx->th_hum);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	7a5b      	ldrb	r3, [r3, #9]
    int n = snprintf(ack, sizeof(ack), "OK P=%lu Tth=%u Hth=%u\r\n",
 8000aca:	f107 000c 	add.w	r0, r7, #12
 8000ace:	9301      	str	r3, [sp, #4]
 8000ad0:	9100      	str	r1, [sp, #0]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b44 <TASK_UART_ParseLine+0x254>)
 8000ad6:	2150      	movs	r1, #80	@ 0x50
 8000ad8:	f003 fb42 	bl	8004160 <sniprintf>
 8000adc:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
    HAL_UART_Transmit(huart, (uint8_t*)ack, (uint16_t)n, 100);
 8000ae0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	f107 010c 	add.w	r1, r7, #12
 8000aea:	2364      	movs	r3, #100	@ 0x64
 8000aec:	6838      	ldr	r0, [r7, #0]
 8000aee:	f002 fc5b 	bl	80033a8 <HAL_UART_Transmit>
 8000af2:	e010      	b.n	8000b16 <TASK_UART_ParseLine+0x226>
  } else {
    const char *msg = "FORMAT: P=2000 T=20 H=50\r\n";
 8000af4:	4b14      	ldr	r3, [pc, #80]	@ (8000b48 <TASK_UART_ParseLine+0x258>)
 8000af6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_UART_Transmit(huart, (uint8_t*)msg, (uint16_t)strlen(msg), 100);
 8000afa:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8000afe:	f7ff fb25 	bl	800014c <strlen>
 8000b02:	4603      	mov	r3, r0
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	2364      	movs	r3, #100	@ 0x64
 8000b08:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8000b0c:	6838      	ldr	r0, [r7, #0]
 8000b0e:	f002 fc4b 	bl	80033a8 <HAL_UART_Transmit>
 8000b12:	e000      	b.n	8000b16 <TASK_UART_ParseLine+0x226>
  if (!ctx->line_ready) return;
 8000b14:	bf00      	nop
  }
}
 8000b16:	37b8      	adds	r7, #184	@ 0xb8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	08005de4 	.word	0x08005de4
 8000b20:	08005de8 	.word	0x08005de8
 8000b24:	08005df0 	.word	0x08005df0
 8000b28:	08005df8 	.word	0x08005df8
 8000b2c:	08005e00 	.word	0x08005e00
 8000b30:	08005e08 	.word	0x08005e08
 8000b34:	08005e10 	.word	0x08005e10
 8000b38:	08005e14 	.word	0x08005e14
 8000b3c:	08005e1c 	.word	0x08005e1c
 8000b40:	08005e24 	.word	0x08005e24
 8000b44:	08005e28 	.word	0x08005e28
 8000b48:	08005e44 	.word	0x08005e44

08000b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b52:	f000 fc6f 	bl	8001434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b56:	f000 f889 	bl	8000c6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b5a:	f000 f971 	bl	8000e40 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b5e:	f000 f8cb 	bl	8000cf8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000b62:	f000 f943 	bl	8000dec <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000b66:	f000 f8f5 	bl	8000d54 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */



  HAL_TIM_Base_Start(&htim2);
 8000b6a:	4834      	ldr	r0, [pc, #208]	@ (8000c3c <main+0xf0>)
 8000b6c:	f002 f958 	bl	8002e20 <HAL_TIM_Base_Start>
  TIM2_Delay_Init(&htim2);   // nếu time_delay của bạn dùng TIM2 thì cứ giữ
 8000b70:	4832      	ldr	r0, [pc, #200]	@ (8000c3c <main+0xf0>)
 8000b72:	f000 fc03 	bl	800137c <TIM2_Delay_Init>
// init dht11
  hdht11.GPIOx = GPIOA;
 8000b76:	4b32      	ldr	r3, [pc, #200]	@ (8000c40 <main+0xf4>)
 8000b78:	4a32      	ldr	r2, [pc, #200]	@ (8000c44 <main+0xf8>)
 8000b7a:	601a      	str	r2, [r3, #0]
  hdht11.GPIO_Pin = GPIO_PIN_5;
 8000b7c:	4b30      	ldr	r3, [pc, #192]	@ (8000c40 <main+0xf4>)
 8000b7e:	2220      	movs	r2, #32
 8000b80:	809a      	strh	r2, [r3, #4]
  hdht11.htim = &htim2;
 8000b82:	4b2f      	ldr	r3, [pc, #188]	@ (8000c40 <main+0xf4>)
 8000b84:	4a2d      	ldr	r2, [pc, #180]	@ (8000c3c <main+0xf0>)
 8000b86:	609a      	str	r2, [r3, #8]
  DHT11_Init(&hdht11);
 8000b88:	482d      	ldr	r0, [pc, #180]	@ (8000c40 <main+0xf4>)
 8000b8a:	f7ff fb8d 	bl	80002a8 <DHT11_Init>

  // LCD address: 0x27 hoặc 0x3F
  LCD1602_Init(&lcd, &hi2c1, 0x27);
 8000b8e:	2227      	movs	r2, #39	@ 0x27
 8000b90:	492d      	ldr	r1, [pc, #180]	@ (8000c48 <main+0xfc>)
 8000b92:	482e      	ldr	r0, [pc, #184]	@ (8000c4c <main+0x100>)
 8000b94:	f7ff fcfd 	bl	8000592 <LCD1602_Init>
  LCD1602_Clear(&lcd);
 8000b98:	482c      	ldr	r0, [pc, #176]	@ (8000c4c <main+0x100>)
 8000b9a:	f7ff fd41 	bl	8000620 <LCD1602_Clear>
  LCD1602_SetCursor(&lcd, 0, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	482a      	ldr	r0, [pc, #168]	@ (8000c4c <main+0x100>)
 8000ba4:	f7ff fd48 	bl	8000638 <LCD1602_SetCursor>
  LCD1602_Print(&lcd, "DHT11 + LCD");
 8000ba8:	4929      	ldr	r1, [pc, #164]	@ (8000c50 <main+0x104>)
 8000baa:	4828      	ldr	r0, [pc, #160]	@ (8000c4c <main+0x100>)
 8000bac:	f7ff fd61 	bl	8000672 <LCD1602_Print>
  HAL_Delay(1000);
 8000bb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bb4:	f000 fca0 	bl	80014f8 <HAL_Delay>
  LCD1602_Clear(&lcd);
 8000bb8:	4824      	ldr	r0, [pc, #144]	@ (8000c4c <main+0x100>)
 8000bba:	f7ff fd31 	bl	8000620 <LCD1602_Clear>

  // app default
  memset(&app, 0, sizeof(app));
 8000bbe:	2250      	movs	r2, #80	@ 0x50
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4824      	ldr	r0, [pc, #144]	@ (8000c54 <main+0x108>)
 8000bc4:	f003 fb6f 	bl	80042a6 <memset>
  app.period_ms = 4000;  // chu kì mặc định
 8000bc8:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <main+0x108>)
 8000bca:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000bce:	605a      	str	r2, [r3, #4]
  app.th_temp   = 29;    // ngưỡng mặc định
 8000bd0:	4b20      	ldr	r3, [pc, #128]	@ (8000c54 <main+0x108>)
 8000bd2:	221d      	movs	r2, #29
 8000bd4:	721a      	strb	r2, [r3, #8]
  app.th_hum    = 70;    // ngưỡng mặc định
 8000bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c54 <main+0x108>)
 8000bd8:	2246      	movs	r2, #70	@ 0x46
 8000bda:	725a      	strb	r2, [r3, #9]
  app.alarm     = 0;
 8000bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8000c54 <main+0x108>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	729a      	strb	r2, [r3, #10]
  LED_OFF();
 8000be2:	2201      	movs	r2, #1
 8000be4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000be8:	481b      	ldr	r0, [pc, #108]	@ (8000c58 <main+0x10c>)
 8000bea:	f001 f804 	bl	8001bf6 <HAL_GPIO_WritePin>

  // start UART RX interrupt (1 byte)
  HAL_UART_Receive_IT(&huart1, &app.rx_byte, 1);
 8000bee:	2201      	movs	r2, #1
 8000bf0:	491a      	ldr	r1, [pc, #104]	@ (8000c5c <main+0x110>)
 8000bf2:	481b      	ldr	r0, [pc, #108]	@ (8000c60 <main+0x114>)
 8000bf4:	f002 fc63 	bl	80034be <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  uint32_t now = uwTick;
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <main+0x118>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	607b      	str	r3, [r7, #4]

	  static uint32_t t_job = 0;

	  // 1) Task nhận UART line (parse khi có line)
	  TASK_UART_ParseLine(&app, &huart1);
 8000bfe:	4918      	ldr	r1, [pc, #96]	@ (8000c60 <main+0x114>)
 8000c00:	4814      	ldr	r0, [pc, #80]	@ (8000c54 <main+0x108>)
 8000c02:	f7ff fe75 	bl	80008f0 <TASK_UART_ParseLine>

	  // 2) Task theo chu kì: đo + check ngưỡng + blink + LCD + UART
	  if (now - t_job >= app.period_ms) {
 8000c06:	4b18      	ldr	r3, [pc, #96]	@ (8000c68 <main+0x11c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	1ad2      	subs	r2, r2, r3
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <main+0x108>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d3f0      	bcc.n	8000bf8 <main+0xac>
	    t_job = now;
 8000c16:	4a14      	ldr	r2, [pc, #80]	@ (8000c68 <main+0x11c>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6013      	str	r3, [r2, #0]

	    TASK_DHT11_Measure(&app, &hdht11);
 8000c1c:	4908      	ldr	r1, [pc, #32]	@ (8000c40 <main+0xf4>)
 8000c1e:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <main+0x108>)
 8000c20:	f7ff fd3e 	bl	80006a0 <TASK_DHT11_Measure>
	    TASK_CheckThreshold_BlinkOnce(&app);
 8000c24:	480b      	ldr	r0, [pc, #44]	@ (8000c54 <main+0x108>)
 8000c26:	f7ff fd5b 	bl	80006e0 <TASK_CheckThreshold_BlinkOnce>
	    TASK_LCD_Update(&app, &lcd);
 8000c2a:	4908      	ldr	r1, [pc, #32]	@ (8000c4c <main+0x100>)
 8000c2c:	4809      	ldr	r0, [pc, #36]	@ (8000c54 <main+0x108>)
 8000c2e:	f7ff fd8b 	bl	8000748 <TASK_LCD_Update>
	    TASK_UART_SendStatus(&app, &huart1);
 8000c32:	490b      	ldr	r1, [pc, #44]	@ (8000c60 <main+0x114>)
 8000c34:	4807      	ldr	r0, [pc, #28]	@ (8000c54 <main+0x108>)
 8000c36:	f7ff fde5 	bl	8000804 <TASK_UART_SendStatus>
  {
 8000c3a:	e7dd      	b.n	8000bf8 <main+0xac>
 8000c3c:	200000d8 	.word	0x200000d8
 8000c40:	20000170 	.word	0x20000170
 8000c44:	40010800 	.word	0x40010800
 8000c48:	20000084 	.word	0x20000084
 8000c4c:	20000168 	.word	0x20000168
 8000c50:	08005e60 	.word	0x08005e60
 8000c54:	2000017c 	.word	0x2000017c
 8000c58:	40011000 	.word	0x40011000
 8000c5c:	20000187 	.word	0x20000187
 8000c60:	20000120 	.word	0x20000120
 8000c64:	200001d8 	.word	0x200001d8
 8000c68:	200001cc 	.word	0x200001cc

08000c6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b090      	sub	sp, #64	@ 0x40
 8000c70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c72:	f107 0318 	add.w	r3, r7, #24
 8000c76:	2228      	movs	r2, #40	@ 0x28
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f003 fb13 	bl	80042a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ca4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000caa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb0:	f107 0318 	add.w	r3, r7, #24
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f001 fc53 	bl	8002560 <HAL_RCC_OscConfig>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000cc0:	f000 f978 	bl	8000fb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc4:	230f      	movs	r3, #15
 8000cc6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2102      	movs	r1, #2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f001 fec0 	bl	8002a64 <HAL_RCC_ClockConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000cea:	f000 f963 	bl	8000fb4 <Error_Handler>
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3740      	adds	r7, #64	@ 0x40
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cfc:	4b12      	ldr	r3, [pc, #72]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000cfe:	4a13      	ldr	r2, [pc, #76]	@ (8000d4c <MX_I2C1_Init+0x54>)
 8000d00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d04:	4a12      	ldr	r2, [pc, #72]	@ (8000d50 <MX_I2C1_Init+0x58>)
 8000d06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d22:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d28:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d2e:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d34:	4804      	ldr	r0, [pc, #16]	@ (8000d48 <MX_I2C1_Init+0x50>)
 8000d36:	f000 ff77 	bl	8001c28 <HAL_I2C_Init>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d40:	f000 f938 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000084 	.word	0x20000084
 8000d4c:	40005400 	.word	0x40005400
 8000d50:	000186a0 	.word	0x000186a0

08000d54 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d5a:	f107 0308 	add.w	r3, r7, #8
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]
 8000d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d68:	463b      	mov	r3, r7
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d70:	4b1d      	ldr	r3, [pc, #116]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000d72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000d78:	4b1b      	ldr	r3, [pc, #108]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000d7a:	2247      	movs	r2, #71	@ 0x47
 8000d7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 8000d84:	4b18      	ldr	r3, [pc, #96]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000d86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d8c:	4b16      	ldr	r3, [pc, #88]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d92:	4b15      	ldr	r3, [pc, #84]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d98:	4813      	ldr	r0, [pc, #76]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000d9a:	f001 fff1 	bl	8002d80 <HAL_TIM_Base_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000da4:	f000 f906 	bl	8000fb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000da8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dae:	f107 0308 	add.w	r3, r7, #8
 8000db2:	4619      	mov	r1, r3
 8000db4:	480c      	ldr	r0, [pc, #48]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000db6:	f002 f87d 	bl	8002eb4 <HAL_TIM_ConfigClockSource>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dc0:	f000 f8f8 	bl	8000fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dcc:	463b      	mov	r3, r7
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4805      	ldr	r0, [pc, #20]	@ (8000de8 <MX_TIM2_Init+0x94>)
 8000dd2:	f002 fa3b 	bl	800324c <HAL_TIMEx_MasterConfigSynchronization>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ddc:	f000 f8ea 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000de0:	bf00      	nop
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	200000d8 	.word	0x200000d8

08000dec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000df0:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000df2:	4a12      	ldr	r2, [pc, #72]	@ (8000e3c <MX_USART1_UART_Init+0x50>)
 8000df4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000df6:	4b10      	ldr	r3, [pc, #64]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000df8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e04:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e10:	4b09      	ldr	r3, [pc, #36]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000e12:	220c      	movs	r2, #12
 8000e14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e16:	4b08      	ldr	r3, [pc, #32]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e22:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <MX_USART1_UART_Init+0x4c>)
 8000e24:	f002 fa70 	bl	8003308 <HAL_UART_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e2e:	f000 f8c1 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000120 	.word	0x20000120
 8000e3c:	40013800 	.word	0x40013800

08000e40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b088      	sub	sp, #32
 8000e44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e46:	f107 0310 	add.w	r3, r7, #16
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e54:	4b2a      	ldr	r3, [pc, #168]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a29      	ldr	r2, [pc, #164]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e5a:	f043 0310 	orr.w	r3, r3, #16
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b27      	ldr	r3, [pc, #156]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0310 	and.w	r3, r3, #16
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e6c:	4b24      	ldr	r3, [pc, #144]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	4a23      	ldr	r2, [pc, #140]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e72:	f043 0320 	orr.w	r3, r3, #32
 8000e76:	6193      	str	r3, [r2, #24]
 8000e78:	4b21      	ldr	r3, [pc, #132]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	f003 0320 	and.w	r3, r3, #32
 8000e80:	60bb      	str	r3, [r7, #8]
 8000e82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e84:	4b1e      	ldr	r3, [pc, #120]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	4a1d      	ldr	r2, [pc, #116]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e8a:	f043 0304 	orr.w	r3, r3, #4
 8000e8e:	6193      	str	r3, [r2, #24]
 8000e90:	4b1b      	ldr	r3, [pc, #108]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	f003 0304 	and.w	r3, r3, #4
 8000e98:	607b      	str	r3, [r7, #4]
 8000e9a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9c:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a17      	ldr	r2, [pc, #92]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000ea2:	f043 0308 	orr.w	r3, r3, #8
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <MX_GPIO_Init+0xc0>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0308 	and.w	r3, r3, #8
 8000eb0:	603b      	str	r3, [r7, #0]
 8000eb2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eba:	4812      	ldr	r0, [pc, #72]	@ (8000f04 <MX_GPIO_Init+0xc4>)
 8000ebc:	f000 fe9b 	bl	8001bf6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ec0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ec4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ed2:	f107 0310 	add.w	r3, r7, #16
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	480a      	ldr	r0, [pc, #40]	@ (8000f04 <MX_GPIO_Init+0xc4>)
 8000eda:	f000 fcf1 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ede:	2320      	movs	r3, #32
 8000ee0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eea:	f107 0310 	add.w	r3, r7, #16
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4805      	ldr	r0, [pc, #20]	@ (8000f08 <MX_GPIO_Init+0xc8>)
 8000ef2:	f000 fce5 	bl	80018c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ef6:	bf00      	nop
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40011000 	.word	0x40011000
 8000f08:	40010800 	.word	0x40010800

08000f0c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) {
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a22      	ldr	r2, [pc, #136]	@ (8000fa4 <HAL_UART_RxCpltCallback+0x98>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d13d      	bne.n	8000f9a <HAL_UART_RxCpltCallback+0x8e>

    char c = (char)app.rx_byte;
 8000f1e:	4b22      	ldr	r3, [pc, #136]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f20:	7adb      	ldrb	r3, [r3, #11]
 8000f22:	73fb      	strb	r3, [r7, #15]

    // kết thúc dòng
    if (c == '\n' || c == '\r' || c == ';') {
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
 8000f26:	2b0a      	cmp	r3, #10
 8000f28:	d005      	beq.n	8000f36 <HAL_UART_RxCpltCallback+0x2a>
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	2b0d      	cmp	r3, #13
 8000f2e:	d002      	beq.n	8000f36 <HAL_UART_RxCpltCallback+0x2a>
 8000f30:	7bfb      	ldrb	r3, [r7, #15]
 8000f32:	2b3b      	cmp	r3, #59	@ 0x3b
 8000f34:	d115      	bne.n	8000f62 <HAL_UART_RxCpltCallback+0x56>
      if (app.rx_len > 0) {
 8000f36:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f38:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d027      	beq.n	8000f90 <HAL_UART_RxCpltCallback+0x84>
        app.rx_line[app.rx_len] = 0;
 8000f40:	4b19      	ldr	r3, [pc, #100]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f42:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000f46:	461a      	mov	r2, r3
 8000f48:	4b17      	ldr	r3, [pc, #92]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f4a:	4413      	add	r3, r2
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	731a      	strb	r2, [r3, #12]
        app.rx_len = 0;
 8000f50:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        app.line_ready = 1;
 8000f58:	4b13      	ldr	r3, [pc, #76]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      if (app.rx_len > 0) {
 8000f60:	e016      	b.n	8000f90 <HAL_UART_RxCpltCallback+0x84>
      }
    } else {
      // tích lũy ký tự
      if (app.rx_len < (sizeof(app.rx_line) - 1)) {
 8000f62:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f64:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000f68:	2b3e      	cmp	r3, #62	@ 0x3e
 8000f6a:	d80d      	bhi.n	8000f88 <HAL_UART_RxCpltCallback+0x7c>
        app.rx_line[app.rx_len++] = c;
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f6e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000f72:	1c5a      	adds	r2, r3, #1
 8000f74:	b2d1      	uxtb	r1, r2
 8000f76:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f78:	f882 104c 	strb.w	r1, [r2, #76]	@ 0x4c
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f80:	4413      	add	r3, r2
 8000f82:	7bfa      	ldrb	r2, [r7, #15]
 8000f84:	731a      	strb	r2, [r3, #12]
 8000f86:	e003      	b.n	8000f90 <HAL_UART_RxCpltCallback+0x84>
      } else {
        // overflow -> reset
        app.rx_len = 0;
 8000f88:	4b07      	ldr	r3, [pc, #28]	@ (8000fa8 <HAL_UART_RxCpltCallback+0x9c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
    }

    // nhận tiếp byte sau
    HAL_UART_Receive_IT(&huart1, &app.rx_byte, 1);
 8000f90:	2201      	movs	r2, #1
 8000f92:	4906      	ldr	r1, [pc, #24]	@ (8000fac <HAL_UART_RxCpltCallback+0xa0>)
 8000f94:	4806      	ldr	r0, [pc, #24]	@ (8000fb0 <HAL_UART_RxCpltCallback+0xa4>)
 8000f96:	f002 fa92 	bl	80034be <HAL_UART_Receive_IT>
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40013800 	.word	0x40013800
 8000fa8:	2000017c 	.word	0x2000017c
 8000fac:	20000187 	.word	0x20000187
 8000fb0:	20000120 	.word	0x20000120

08000fb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb8:	b672      	cpsid	i
}
 8000fba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <Error_Handler+0x8>

08000fc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fc6:	4b15      	ldr	r3, [pc, #84]	@ (800101c <HAL_MspInit+0x5c>)
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	4a14      	ldr	r2, [pc, #80]	@ (800101c <HAL_MspInit+0x5c>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6193      	str	r3, [r2, #24]
 8000fd2:	4b12      	ldr	r3, [pc, #72]	@ (800101c <HAL_MspInit+0x5c>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <HAL_MspInit+0x5c>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	4a0e      	ldr	r2, [pc, #56]	@ (800101c <HAL_MspInit+0x5c>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	61d3      	str	r3, [r2, #28]
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <HAL_MspInit+0x5c>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <HAL_MspInit+0x60>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	4a04      	ldr	r2, [pc, #16]	@ (8001020 <HAL_MspInit+0x60>)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr
 800101c:	40021000 	.word	0x40021000
 8001020:	40010000 	.word	0x40010000

08001024 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0310 	add.w	r3, r7, #16
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a15      	ldr	r2, [pc, #84]	@ (8001094 <HAL_I2C_MspInit+0x70>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d123      	bne.n	800108c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001044:	4b14      	ldr	r3, [pc, #80]	@ (8001098 <HAL_I2C_MspInit+0x74>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a13      	ldr	r2, [pc, #76]	@ (8001098 <HAL_I2C_MspInit+0x74>)
 800104a:	f043 0308 	orr.w	r3, r3, #8
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <HAL_I2C_MspInit+0x74>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0308 	and.w	r3, r3, #8
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800105c:	23c0      	movs	r3, #192	@ 0xc0
 800105e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001060:	2312      	movs	r3, #18
 8001062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001068:	f107 0310 	add.w	r3, r7, #16
 800106c:	4619      	mov	r1, r3
 800106e:	480b      	ldr	r0, [pc, #44]	@ (800109c <HAL_I2C_MspInit+0x78>)
 8001070:	f000 fc26 	bl	80018c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001074:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <HAL_I2C_MspInit+0x74>)
 8001076:	69db      	ldr	r3, [r3, #28]
 8001078:	4a07      	ldr	r2, [pc, #28]	@ (8001098 <HAL_I2C_MspInit+0x74>)
 800107a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800107e:	61d3      	str	r3, [r2, #28]
 8001080:	4b05      	ldr	r3, [pc, #20]	@ (8001098 <HAL_I2C_MspInit+0x74>)
 8001082:	69db      	ldr	r3, [r3, #28]
 8001084:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800108c:	bf00      	nop
 800108e:	3720      	adds	r7, #32
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40005400 	.word	0x40005400
 8001098:	40021000 	.word	0x40021000
 800109c:	40010c00 	.word	0x40010c00

080010a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010b0:	d10b      	bne.n	80010ca <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <HAL_TIM_Base_MspInit+0x34>)
 80010b4:	69db      	ldr	r3, [r3, #28]
 80010b6:	4a07      	ldr	r2, [pc, #28]	@ (80010d4 <HAL_TIM_Base_MspInit+0x34>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	61d3      	str	r3, [r2, #28]
 80010be:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <HAL_TIM_Base_MspInit+0x34>)
 80010c0:	69db      	ldr	r3, [r3, #28]
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80010ca:	bf00      	nop
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr
 80010d4:	40021000 	.word	0x40021000

080010d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 0310 	add.w	r3, r7, #16
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a20      	ldr	r2, [pc, #128]	@ (8001174 <HAL_UART_MspInit+0x9c>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d139      	bne.n	800116c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <HAL_UART_MspInit+0xa0>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	4a1e      	ldr	r2, [pc, #120]	@ (8001178 <HAL_UART_MspInit+0xa0>)
 80010fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001102:	6193      	str	r3, [r2, #24]
 8001104:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <HAL_UART_MspInit+0xa0>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_UART_MspInit+0xa0>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	4a18      	ldr	r2, [pc, #96]	@ (8001178 <HAL_UART_MspInit+0xa0>)
 8001116:	f043 0304 	orr.w	r3, r3, #4
 800111a:	6193      	str	r3, [r2, #24]
 800111c:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <HAL_UART_MspInit+0xa0>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	f003 0304 	and.w	r3, r3, #4
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001128:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800112c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112e:	2302      	movs	r3, #2
 8001130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001132:	2303      	movs	r3, #3
 8001134:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f107 0310 	add.w	r3, r7, #16
 800113a:	4619      	mov	r1, r3
 800113c:	480f      	ldr	r0, [pc, #60]	@ (800117c <HAL_UART_MspInit+0xa4>)
 800113e:	f000 fbbf 	bl	80018c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001142:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001146:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	4619      	mov	r1, r3
 8001156:	4809      	ldr	r0, [pc, #36]	@ (800117c <HAL_UART_MspInit+0xa4>)
 8001158:	f000 fbb2 	bl	80018c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800115c:	2200      	movs	r2, #0
 800115e:	2100      	movs	r1, #0
 8001160:	2025      	movs	r0, #37	@ 0x25
 8001162:	f000 fac4 	bl	80016ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001166:	2025      	movs	r0, #37	@ 0x25
 8001168:	f000 fadd 	bl	8001726 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800116c:	bf00      	nop
 800116e:	3720      	adds	r7, #32
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40013800 	.word	0x40013800
 8001178:	40021000 	.word	0x40021000
 800117c:	40010800 	.word	0x40010800

08001180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <NMI_Handler+0x4>

08001188 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <HardFault_Handler+0x4>

08001190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <MemManage_Handler+0x4>

08001198 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr

080011b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr

080011c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr

080011cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d0:	f000 f976 	bl	80014c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011dc:	4802      	ldr	r0, [pc, #8]	@ (80011e8 <USART1_IRQHandler+0x10>)
 80011de:	f002 f993 	bl	8003508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000120 	.word	0x20000120

080011ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return 1;
 80011f0:	2301      	movs	r3, #1
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr

080011fa <_kill>:

int _kill(int pid, int sig)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
 8001202:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001204:	f003 f90c 	bl	8004420 <__errno>
 8001208:	4603      	mov	r3, r0
 800120a:	2216      	movs	r2, #22
 800120c:	601a      	str	r2, [r3, #0]
  return -1;
 800120e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001212:	4618      	mov	r0, r3
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <_exit>:

void _exit (int status)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001222:	f04f 31ff 	mov.w	r1, #4294967295
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff ffe7 	bl	80011fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <_exit+0x12>

08001230 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	e00a      	b.n	8001258 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001242:	f3af 8000 	nop.w
 8001246:	4601      	mov	r1, r0
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	60ba      	str	r2, [r7, #8]
 800124e:	b2ca      	uxtb	r2, r1
 8001250:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	3301      	adds	r3, #1
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	697a      	ldr	r2, [r7, #20]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	429a      	cmp	r2, r3
 800125e:	dbf0      	blt.n	8001242 <_read+0x12>
  }

  return len;
 8001260:	687b      	ldr	r3, [r7, #4]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3718      	adds	r7, #24
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b086      	sub	sp, #24
 800126e:	af00      	add	r7, sp, #0
 8001270:	60f8      	str	r0, [r7, #12]
 8001272:	60b9      	str	r1, [r7, #8]
 8001274:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	e009      	b.n	8001290 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	60ba      	str	r2, [r7, #8]
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	3301      	adds	r3, #1
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	697a      	ldr	r2, [r7, #20]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	429a      	cmp	r2, r3
 8001296:	dbf1      	blt.n	800127c <_write+0x12>
  }
  return len;
 8001298:	687b      	ldr	r3, [r7, #4]
}
 800129a:	4618      	mov	r0, r3
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <_close>:

int _close(int file)
{
 80012a2:	b480      	push	{r7}
 80012a4:	b083      	sub	sp, #12
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr

080012b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012c8:	605a      	str	r2, [r3, #4]
  return 0;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bc80      	pop	{r7}
 80012d4:	4770      	bx	lr

080012d6 <_isatty>:

int _isatty(int file)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr

080012ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b085      	sub	sp, #20
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
	...

08001304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800130c:	4a14      	ldr	r2, [pc, #80]	@ (8001360 <_sbrk+0x5c>)
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <_sbrk+0x60>)
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d102      	bne.n	8001326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001320:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <_sbrk+0x64>)
 8001322:	4a12      	ldr	r2, [pc, #72]	@ (800136c <_sbrk+0x68>)
 8001324:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001326:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <_sbrk+0x64>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4413      	add	r3, r2
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	429a      	cmp	r2, r3
 8001332:	d207      	bcs.n	8001344 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001334:	f003 f874 	bl	8004420 <__errno>
 8001338:	4603      	mov	r3, r0
 800133a:	220c      	movs	r2, #12
 800133c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800133e:	f04f 33ff 	mov.w	r3, #4294967295
 8001342:	e009      	b.n	8001358 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001344:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <_sbrk+0x64>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800134a:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <_sbrk+0x64>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4413      	add	r3, r2
 8001352:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <_sbrk+0x64>)
 8001354:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001356:	68fb      	ldr	r3, [r7, #12]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20005000 	.word	0x20005000
 8001364:	00000400 	.word	0x00000400
 8001368:	200001d0 	.word	0x200001d0
 800136c:	20000328 	.word	0x20000328

08001370 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <TIM2_Delay_Init>:
#include "time_delay.h"

static TIM_HandleTypeDef *g_htim = NULL;

void TIM2_Delay_Init(TIM_HandleTypeDef *htim)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
    g_htim = htim;
 8001384:	4a06      	ldr	r2, [pc, #24]	@ (80013a0 <TIM2_Delay_Init+0x24>)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6013      	str	r3, [r2, #0]
    __HAL_TIM_SET_COUNTER(g_htim, 0);
 800138a:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <TIM2_Delay_Init+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2200      	movs	r2, #0
 8001392:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	200001d4 	.word	0x200001d4

080013a4 <micros>:

uint32_t micros(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(g_htim); // 1 tick = 1us (vì PSC đã set)
 80013a8:	4b03      	ldr	r3, [pc, #12]	@ (80013b8 <micros+0x14>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	200001d4 	.word	0x200001d4

080013bc <delay_us>:

void delay_us(uint32_t us)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
    uint32_t start = micros();
 80013c4:	f7ff ffee 	bl	80013a4 <micros>
 80013c8:	60f8      	str	r0, [r7, #12]
    while ((uint32_t)(micros() - start) < us) { }
 80013ca:	bf00      	nop
 80013cc:	f7ff ffea 	bl	80013a4 <micros>
 80013d0:	4602      	mov	r2, r0
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d8f7      	bhi.n	80013cc <delay_us+0x10>
}
 80013dc:	bf00      	nop
 80013de:	bf00      	nop
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013e8:	f7ff ffc2 	bl	8001370 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013ec:	480b      	ldr	r0, [pc, #44]	@ (800141c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013ee:	490c      	ldr	r1, [pc, #48]	@ (8001420 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001424 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001402:	4a09      	ldr	r2, [pc, #36]	@ (8001428 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001404:	4c09      	ldr	r4, [pc, #36]	@ (800142c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001412:	f003 f80b 	bl	800442c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001416:	f7ff fb99 	bl	8000b4c <main>
  bx lr
 800141a:	4770      	bx	lr
  ldr r0, =_sdata
 800141c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001420:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001424:	080060b0 	.word	0x080060b0
  ldr r2, =_sbss
 8001428:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800142c:	20000328 	.word	0x20000328

08001430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001430:	e7fe      	b.n	8001430 <ADC1_2_IRQHandler>
	...

08001434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001438:	4b08      	ldr	r3, [pc, #32]	@ (800145c <HAL_Init+0x28>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a07      	ldr	r2, [pc, #28]	@ (800145c <HAL_Init+0x28>)
 800143e:	f043 0310 	orr.w	r3, r3, #16
 8001442:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001444:	2003      	movs	r0, #3
 8001446:	f000 f947 	bl	80016d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800144a:	200f      	movs	r0, #15
 800144c:	f000 f808 	bl	8001460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001450:	f7ff fdb6 	bl	8000fc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40022000 	.word	0x40022000

08001460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001468:	4b12      	ldr	r3, [pc, #72]	@ (80014b4 <HAL_InitTick+0x54>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b12      	ldr	r3, [pc, #72]	@ (80014b8 <HAL_InitTick+0x58>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	4619      	mov	r1, r3
 8001472:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001476:	fbb3 f3f1 	udiv	r3, r3, r1
 800147a:	fbb2 f3f3 	udiv	r3, r2, r3
 800147e:	4618      	mov	r0, r3
 8001480:	f000 f95f 	bl	8001742 <HAL_SYSTICK_Config>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e00e      	b.n	80014ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b0f      	cmp	r3, #15
 8001492:	d80a      	bhi.n	80014aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001494:	2200      	movs	r2, #0
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	f04f 30ff 	mov.w	r0, #4294967295
 800149c:	f000 f927 	bl	80016ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a0:	4a06      	ldr	r2, [pc, #24]	@ (80014bc <HAL_InitTick+0x5c>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e000      	b.n	80014ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000000 	.word	0x20000000
 80014b8:	20000008 	.word	0x20000008
 80014bc:	20000004 	.word	0x20000004

080014c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014c4:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <HAL_IncTick+0x1c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <HAL_IncTick+0x20>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4413      	add	r3, r2
 80014d0:	4a03      	ldr	r2, [pc, #12]	@ (80014e0 <HAL_IncTick+0x20>)
 80014d2:	6013      	str	r3, [r2, #0]
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	20000008 	.word	0x20000008
 80014e0:	200001d8 	.word	0x200001d8

080014e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  return uwTick;
 80014e8:	4b02      	ldr	r3, [pc, #8]	@ (80014f4 <HAL_GetTick+0x10>)
 80014ea:	681b      	ldr	r3, [r3, #0]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	200001d8 	.word	0x200001d8

080014f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001500:	f7ff fff0 	bl	80014e4 <HAL_GetTick>
 8001504:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001510:	d005      	beq.n	800151e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001512:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <HAL_Delay+0x44>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	461a      	mov	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	4413      	add	r3, r2
 800151c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800151e:	bf00      	nop
 8001520:	f7ff ffe0 	bl	80014e4 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	429a      	cmp	r2, r3
 800152e:	d8f7      	bhi.n	8001520 <HAL_Delay+0x28>
  {
  }
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000008 	.word	0x20000008

08001540 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001550:	4b0c      	ldr	r3, [pc, #48]	@ (8001584 <__NVIC_SetPriorityGrouping+0x44>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800155c:	4013      	ands	r3, r2
 800155e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001568:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800156c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001570:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001572:	4a04      	ldr	r2, [pc, #16]	@ (8001584 <__NVIC_SetPriorityGrouping+0x44>)
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	60d3      	str	r3, [r2, #12]
}
 8001578:	bf00      	nop
 800157a:	3714      	adds	r7, #20
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800158c:	4b04      	ldr	r3, [pc, #16]	@ (80015a0 <__NVIC_GetPriorityGrouping+0x18>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	0a1b      	lsrs	r3, r3, #8
 8001592:	f003 0307 	and.w	r3, r3, #7
}
 8001596:	4618      	mov	r0, r3
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	db0b      	blt.n	80015ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	f003 021f 	and.w	r2, r3, #31
 80015bc:	4906      	ldr	r1, [pc, #24]	@ (80015d8 <__NVIC_EnableIRQ+0x34>)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	095b      	lsrs	r3, r3, #5
 80015c4:	2001      	movs	r0, #1
 80015c6:	fa00 f202 	lsl.w	r2, r0, r2
 80015ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	e000e100 	.word	0xe000e100

080015dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	6039      	str	r1, [r7, #0]
 80015e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	db0a      	blt.n	8001606 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	490c      	ldr	r1, [pc, #48]	@ (8001628 <__NVIC_SetPriority+0x4c>)
 80015f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fa:	0112      	lsls	r2, r2, #4
 80015fc:	b2d2      	uxtb	r2, r2
 80015fe:	440b      	add	r3, r1
 8001600:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001604:	e00a      	b.n	800161c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4908      	ldr	r1, [pc, #32]	@ (800162c <__NVIC_SetPriority+0x50>)
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	3b04      	subs	r3, #4
 8001614:	0112      	lsls	r2, r2, #4
 8001616:	b2d2      	uxtb	r2, r2
 8001618:	440b      	add	r3, r1
 800161a:	761a      	strb	r2, [r3, #24]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	e000e100 	.word	0xe000e100
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001630:	b480      	push	{r7}
 8001632:	b089      	sub	sp, #36	@ 0x24
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	f003 0307 	and.w	r3, r3, #7
 8001642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	f1c3 0307 	rsb	r3, r3, #7
 800164a:	2b04      	cmp	r3, #4
 800164c:	bf28      	it	cs
 800164e:	2304      	movcs	r3, #4
 8001650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3304      	adds	r3, #4
 8001656:	2b06      	cmp	r3, #6
 8001658:	d902      	bls.n	8001660 <NVIC_EncodePriority+0x30>
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3b03      	subs	r3, #3
 800165e:	e000      	b.n	8001662 <NVIC_EncodePriority+0x32>
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	f04f 32ff 	mov.w	r2, #4294967295
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43da      	mvns	r2, r3
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	401a      	ands	r2, r3
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001678:	f04f 31ff 	mov.w	r1, #4294967295
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	fa01 f303 	lsl.w	r3, r1, r3
 8001682:	43d9      	mvns	r1, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001688:	4313      	orrs	r3, r2
         );
}
 800168a:	4618      	mov	r0, r3
 800168c:	3724      	adds	r7, #36	@ 0x24
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr

08001694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3b01      	subs	r3, #1
 80016a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016a4:	d301      	bcc.n	80016aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a6:	2301      	movs	r3, #1
 80016a8:	e00f      	b.n	80016ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016aa:	4a0a      	ldr	r2, [pc, #40]	@ (80016d4 <SysTick_Config+0x40>)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016b2:	210f      	movs	r1, #15
 80016b4:	f04f 30ff 	mov.w	r0, #4294967295
 80016b8:	f7ff ff90 	bl	80015dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <SysTick_Config+0x40>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c2:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <SysTick_Config+0x40>)
 80016c4:	2207      	movs	r2, #7
 80016c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	e000e010 	.word	0xe000e010

080016d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff ff2d 	bl	8001540 <__NVIC_SetPriorityGrouping>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b086      	sub	sp, #24
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	4603      	mov	r3, r0
 80016f6:	60b9      	str	r1, [r7, #8]
 80016f8:	607a      	str	r2, [r7, #4]
 80016fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001700:	f7ff ff42 	bl	8001588 <__NVIC_GetPriorityGrouping>
 8001704:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	68b9      	ldr	r1, [r7, #8]
 800170a:	6978      	ldr	r0, [r7, #20]
 800170c:	f7ff ff90 	bl	8001630 <NVIC_EncodePriority>
 8001710:	4602      	mov	r2, r0
 8001712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001716:	4611      	mov	r1, r2
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ff5f 	bl	80015dc <__NVIC_SetPriority>
}
 800171e:	bf00      	nop
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	4603      	mov	r3, r0
 800172e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff35 	bl	80015a4 <__NVIC_EnableIRQ>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff ffa2 	bl	8001694 <SysTick_Config>
 8001750:	4603      	mov	r3, r0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800175a:	b480      	push	{r7}
 800175c:	b085      	sub	sp, #20
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d008      	beq.n	8001784 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2204      	movs	r2, #4
 8001776:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e020      	b.n	80017c6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f022 020e 	bic.w	r2, r2, #14
 8001792:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f022 0201 	bic.w	r2, r2, #1
 80017a2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017ac:	2101      	movs	r1, #1
 80017ae:	fa01 f202 	lsl.w	r2, r1, r2
 80017b2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2201      	movs	r2, #1
 80017b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d005      	beq.n	80017f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2204      	movs	r2, #4
 80017ec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	73fb      	strb	r3, [r7, #15]
 80017f2:	e051      	b.n	8001898 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f022 020e 	bic.w	r2, r2, #14
 8001802:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f022 0201 	bic.w	r2, r2, #1
 8001812:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a22      	ldr	r2, [pc, #136]	@ (80018a4 <HAL_DMA_Abort_IT+0xd4>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d029      	beq.n	8001872 <HAL_DMA_Abort_IT+0xa2>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a21      	ldr	r2, [pc, #132]	@ (80018a8 <HAL_DMA_Abort_IT+0xd8>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d022      	beq.n	800186e <HAL_DMA_Abort_IT+0x9e>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a1f      	ldr	r2, [pc, #124]	@ (80018ac <HAL_DMA_Abort_IT+0xdc>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d01a      	beq.n	8001868 <HAL_DMA_Abort_IT+0x98>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a1e      	ldr	r2, [pc, #120]	@ (80018b0 <HAL_DMA_Abort_IT+0xe0>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d012      	beq.n	8001862 <HAL_DMA_Abort_IT+0x92>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a1c      	ldr	r2, [pc, #112]	@ (80018b4 <HAL_DMA_Abort_IT+0xe4>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d00a      	beq.n	800185c <HAL_DMA_Abort_IT+0x8c>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a1b      	ldr	r2, [pc, #108]	@ (80018b8 <HAL_DMA_Abort_IT+0xe8>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d102      	bne.n	8001856 <HAL_DMA_Abort_IT+0x86>
 8001850:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001854:	e00e      	b.n	8001874 <HAL_DMA_Abort_IT+0xa4>
 8001856:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800185a:	e00b      	b.n	8001874 <HAL_DMA_Abort_IT+0xa4>
 800185c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001860:	e008      	b.n	8001874 <HAL_DMA_Abort_IT+0xa4>
 8001862:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001866:	e005      	b.n	8001874 <HAL_DMA_Abort_IT+0xa4>
 8001868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800186c:	e002      	b.n	8001874 <HAL_DMA_Abort_IT+0xa4>
 800186e:	2310      	movs	r3, #16
 8001870:	e000      	b.n	8001874 <HAL_DMA_Abort_IT+0xa4>
 8001872:	2301      	movs	r3, #1
 8001874:	4a11      	ldr	r2, [pc, #68]	@ (80018bc <HAL_DMA_Abort_IT+0xec>)
 8001876:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2201      	movs	r2, #1
 800187c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800188c:	2b00      	cmp	r3, #0
 800188e:	d003      	beq.n	8001898 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	4798      	blx	r3
    } 
  }
  return status;
 8001898:	7bfb      	ldrb	r3, [r7, #15]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3710      	adds	r7, #16
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40020008 	.word	0x40020008
 80018a8:	4002001c 	.word	0x4002001c
 80018ac:	40020030 	.word	0x40020030
 80018b0:	40020044 	.word	0x40020044
 80018b4:	40020058 	.word	0x40020058
 80018b8:	4002006c 	.word	0x4002006c
 80018bc:	40020000 	.word	0x40020000

080018c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b08b      	sub	sp, #44	@ 0x2c
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018ce:	2300      	movs	r3, #0
 80018d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018d2:	e169      	b.n	8001ba8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018d4:	2201      	movs	r2, #1
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	69fa      	ldr	r2, [r7, #28]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	f040 8158 	bne.w	8001ba2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	4a9a      	ldr	r2, [pc, #616]	@ (8001b60 <HAL_GPIO_Init+0x2a0>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d05e      	beq.n	80019ba <HAL_GPIO_Init+0xfa>
 80018fc:	4a98      	ldr	r2, [pc, #608]	@ (8001b60 <HAL_GPIO_Init+0x2a0>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d875      	bhi.n	80019ee <HAL_GPIO_Init+0x12e>
 8001902:	4a98      	ldr	r2, [pc, #608]	@ (8001b64 <HAL_GPIO_Init+0x2a4>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d058      	beq.n	80019ba <HAL_GPIO_Init+0xfa>
 8001908:	4a96      	ldr	r2, [pc, #600]	@ (8001b64 <HAL_GPIO_Init+0x2a4>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d86f      	bhi.n	80019ee <HAL_GPIO_Init+0x12e>
 800190e:	4a96      	ldr	r2, [pc, #600]	@ (8001b68 <HAL_GPIO_Init+0x2a8>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d052      	beq.n	80019ba <HAL_GPIO_Init+0xfa>
 8001914:	4a94      	ldr	r2, [pc, #592]	@ (8001b68 <HAL_GPIO_Init+0x2a8>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d869      	bhi.n	80019ee <HAL_GPIO_Init+0x12e>
 800191a:	4a94      	ldr	r2, [pc, #592]	@ (8001b6c <HAL_GPIO_Init+0x2ac>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d04c      	beq.n	80019ba <HAL_GPIO_Init+0xfa>
 8001920:	4a92      	ldr	r2, [pc, #584]	@ (8001b6c <HAL_GPIO_Init+0x2ac>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d863      	bhi.n	80019ee <HAL_GPIO_Init+0x12e>
 8001926:	4a92      	ldr	r2, [pc, #584]	@ (8001b70 <HAL_GPIO_Init+0x2b0>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d046      	beq.n	80019ba <HAL_GPIO_Init+0xfa>
 800192c:	4a90      	ldr	r2, [pc, #576]	@ (8001b70 <HAL_GPIO_Init+0x2b0>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d85d      	bhi.n	80019ee <HAL_GPIO_Init+0x12e>
 8001932:	2b12      	cmp	r3, #18
 8001934:	d82a      	bhi.n	800198c <HAL_GPIO_Init+0xcc>
 8001936:	2b12      	cmp	r3, #18
 8001938:	d859      	bhi.n	80019ee <HAL_GPIO_Init+0x12e>
 800193a:	a201      	add	r2, pc, #4	@ (adr r2, 8001940 <HAL_GPIO_Init+0x80>)
 800193c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001940:	080019bb 	.word	0x080019bb
 8001944:	08001995 	.word	0x08001995
 8001948:	080019a7 	.word	0x080019a7
 800194c:	080019e9 	.word	0x080019e9
 8001950:	080019ef 	.word	0x080019ef
 8001954:	080019ef 	.word	0x080019ef
 8001958:	080019ef 	.word	0x080019ef
 800195c:	080019ef 	.word	0x080019ef
 8001960:	080019ef 	.word	0x080019ef
 8001964:	080019ef 	.word	0x080019ef
 8001968:	080019ef 	.word	0x080019ef
 800196c:	080019ef 	.word	0x080019ef
 8001970:	080019ef 	.word	0x080019ef
 8001974:	080019ef 	.word	0x080019ef
 8001978:	080019ef 	.word	0x080019ef
 800197c:	080019ef 	.word	0x080019ef
 8001980:	080019ef 	.word	0x080019ef
 8001984:	0800199d 	.word	0x0800199d
 8001988:	080019b1 	.word	0x080019b1
 800198c:	4a79      	ldr	r2, [pc, #484]	@ (8001b74 <HAL_GPIO_Init+0x2b4>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d013      	beq.n	80019ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001992:	e02c      	b.n	80019ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	623b      	str	r3, [r7, #32]
          break;
 800199a:	e029      	b.n	80019f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	3304      	adds	r3, #4
 80019a2:	623b      	str	r3, [r7, #32]
          break;
 80019a4:	e024      	b.n	80019f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	3308      	adds	r3, #8
 80019ac:	623b      	str	r3, [r7, #32]
          break;
 80019ae:	e01f      	b.n	80019f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	330c      	adds	r3, #12
 80019b6:	623b      	str	r3, [r7, #32]
          break;
 80019b8:	e01a      	b.n	80019f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d102      	bne.n	80019c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80019c2:	2304      	movs	r3, #4
 80019c4:	623b      	str	r3, [r7, #32]
          break;
 80019c6:	e013      	b.n	80019f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d105      	bne.n	80019dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019d0:	2308      	movs	r3, #8
 80019d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	611a      	str	r2, [r3, #16]
          break;
 80019da:	e009      	b.n	80019f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019dc:	2308      	movs	r3, #8
 80019de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	69fa      	ldr	r2, [r7, #28]
 80019e4:	615a      	str	r2, [r3, #20]
          break;
 80019e6:	e003      	b.n	80019f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019e8:	2300      	movs	r3, #0
 80019ea:	623b      	str	r3, [r7, #32]
          break;
 80019ec:	e000      	b.n	80019f0 <HAL_GPIO_Init+0x130>
          break;
 80019ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	2bff      	cmp	r3, #255	@ 0xff
 80019f4:	d801      	bhi.n	80019fa <HAL_GPIO_Init+0x13a>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	e001      	b.n	80019fe <HAL_GPIO_Init+0x13e>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3304      	adds	r3, #4
 80019fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2bff      	cmp	r3, #255	@ 0xff
 8001a04:	d802      	bhi.n	8001a0c <HAL_GPIO_Init+0x14c>
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	e002      	b.n	8001a12 <HAL_GPIO_Init+0x152>
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0e:	3b08      	subs	r3, #8
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	210f      	movs	r1, #15
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	401a      	ands	r2, r3
 8001a24:	6a39      	ldr	r1, [r7, #32]
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f000 80b1 	beq.w	8001ba2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a40:	4b4d      	ldr	r3, [pc, #308]	@ (8001b78 <HAL_GPIO_Init+0x2b8>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	4a4c      	ldr	r2, [pc, #304]	@ (8001b78 <HAL_GPIO_Init+0x2b8>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6193      	str	r3, [r2, #24]
 8001a4c:	4b4a      	ldr	r3, [pc, #296]	@ (8001b78 <HAL_GPIO_Init+0x2b8>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a58:	4a48      	ldr	r2, [pc, #288]	@ (8001b7c <HAL_GPIO_Init+0x2bc>)
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5c:	089b      	lsrs	r3, r3, #2
 8001a5e:	3302      	adds	r3, #2
 8001a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a68:	f003 0303 	and.w	r3, r3, #3
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	220f      	movs	r2, #15
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a40      	ldr	r2, [pc, #256]	@ (8001b80 <HAL_GPIO_Init+0x2c0>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d013      	beq.n	8001aac <HAL_GPIO_Init+0x1ec>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a3f      	ldr	r2, [pc, #252]	@ (8001b84 <HAL_GPIO_Init+0x2c4>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d00d      	beq.n	8001aa8 <HAL_GPIO_Init+0x1e8>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a3e      	ldr	r2, [pc, #248]	@ (8001b88 <HAL_GPIO_Init+0x2c8>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d007      	beq.n	8001aa4 <HAL_GPIO_Init+0x1e4>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a3d      	ldr	r2, [pc, #244]	@ (8001b8c <HAL_GPIO_Init+0x2cc>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d101      	bne.n	8001aa0 <HAL_GPIO_Init+0x1e0>
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e006      	b.n	8001aae <HAL_GPIO_Init+0x1ee>
 8001aa0:	2304      	movs	r3, #4
 8001aa2:	e004      	b.n	8001aae <HAL_GPIO_Init+0x1ee>
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	e002      	b.n	8001aae <HAL_GPIO_Init+0x1ee>
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e000      	b.n	8001aae <HAL_GPIO_Init+0x1ee>
 8001aac:	2300      	movs	r3, #0
 8001aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ab0:	f002 0203 	and.w	r2, r2, #3
 8001ab4:	0092      	lsls	r2, r2, #2
 8001ab6:	4093      	lsls	r3, r2
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001abe:	492f      	ldr	r1, [pc, #188]	@ (8001b7c <HAL_GPIO_Init+0x2bc>)
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac2:	089b      	lsrs	r3, r3, #2
 8001ac4:	3302      	adds	r3, #2
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d006      	beq.n	8001ae6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	492c      	ldr	r1, [pc, #176]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	608b      	str	r3, [r1, #8]
 8001ae4:	e006      	b.n	8001af4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ae6:	4b2a      	ldr	r3, [pc, #168]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001ae8:	689a      	ldr	r2, [r3, #8]
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	4928      	ldr	r1, [pc, #160]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d006      	beq.n	8001b0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b00:	4b23      	ldr	r3, [pc, #140]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b02:	68da      	ldr	r2, [r3, #12]
 8001b04:	4922      	ldr	r1, [pc, #136]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	60cb      	str	r3, [r1, #12]
 8001b0c:	e006      	b.n	8001b1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b0e:	4b20      	ldr	r3, [pc, #128]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	491e      	ldr	r1, [pc, #120]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b18:	4013      	ands	r3, r2
 8001b1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d006      	beq.n	8001b36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b28:	4b19      	ldr	r3, [pc, #100]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	4918      	ldr	r1, [pc, #96]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	604b      	str	r3, [r1, #4]
 8001b34:	e006      	b.n	8001b44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b38:	685a      	ldr	r2, [r3, #4]
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	4914      	ldr	r1, [pc, #80]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d021      	beq.n	8001b94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b50:	4b0f      	ldr	r3, [pc, #60]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	490e      	ldr	r1, [pc, #56]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	600b      	str	r3, [r1, #0]
 8001b5c:	e021      	b.n	8001ba2 <HAL_GPIO_Init+0x2e2>
 8001b5e:	bf00      	nop
 8001b60:	10320000 	.word	0x10320000
 8001b64:	10310000 	.word	0x10310000
 8001b68:	10220000 	.word	0x10220000
 8001b6c:	10210000 	.word	0x10210000
 8001b70:	10120000 	.word	0x10120000
 8001b74:	10110000 	.word	0x10110000
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40010000 	.word	0x40010000
 8001b80:	40010800 	.word	0x40010800
 8001b84:	40010c00 	.word	0x40010c00
 8001b88:	40011000 	.word	0x40011000
 8001b8c:	40011400 	.word	0x40011400
 8001b90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b94:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <HAL_GPIO_Init+0x304>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	43db      	mvns	r3, r3
 8001b9c:	4909      	ldr	r1, [pc, #36]	@ (8001bc4 <HAL_GPIO_Init+0x304>)
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bae:	fa22 f303 	lsr.w	r3, r2, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f47f ae8e 	bne.w	80018d4 <HAL_GPIO_Init+0x14>
  }
}
 8001bb8:	bf00      	nop
 8001bba:	bf00      	nop
 8001bbc:	372c      	adds	r7, #44	@ 0x2c
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr
 8001bc4:	40010400 	.word	0x40010400

08001bc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	887b      	ldrh	r3, [r7, #2]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d002      	beq.n	8001be6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001be0:	2301      	movs	r3, #1
 8001be2:	73fb      	strb	r3, [r7, #15]
 8001be4:	e001      	b.n	8001bea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001be6:	2300      	movs	r3, #0
 8001be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr

08001bf6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
 8001bfe:	460b      	mov	r3, r1
 8001c00:	807b      	strh	r3, [r7, #2]
 8001c02:	4613      	mov	r3, r2
 8001c04:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c06:	787b      	ldrb	r3, [r7, #1]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c0c:	887a      	ldrh	r2, [r7, #2]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c12:	e003      	b.n	8001c1c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c14:	887b      	ldrh	r3, [r7, #2]
 8001c16:	041a      	lsls	r2, r3, #16
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	611a      	str	r2, [r3, #16]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
	...

08001c28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e12b      	b.n	8001e92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d106      	bne.n	8001c54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff f9e8 	bl	8001024 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2224      	movs	r2, #36	@ 0x24
 8001c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f022 0201 	bic.w	r2, r2, #1
 8001c6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c8c:	f001 f832 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8001c90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	4a81      	ldr	r2, [pc, #516]	@ (8001e9c <HAL_I2C_Init+0x274>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d807      	bhi.n	8001cac <HAL_I2C_Init+0x84>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4a80      	ldr	r2, [pc, #512]	@ (8001ea0 <HAL_I2C_Init+0x278>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	bf94      	ite	ls
 8001ca4:	2301      	movls	r3, #1
 8001ca6:	2300      	movhi	r3, #0
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	e006      	b.n	8001cba <HAL_I2C_Init+0x92>
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4a7d      	ldr	r2, [pc, #500]	@ (8001ea4 <HAL_I2C_Init+0x27c>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	bf94      	ite	ls
 8001cb4:	2301      	movls	r3, #1
 8001cb6:	2300      	movhi	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e0e7      	b.n	8001e92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	4a78      	ldr	r2, [pc, #480]	@ (8001ea8 <HAL_I2C_Init+0x280>)
 8001cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cca:	0c9b      	lsrs	r3, r3, #18
 8001ccc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	4a6a      	ldr	r2, [pc, #424]	@ (8001e9c <HAL_I2C_Init+0x274>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d802      	bhi.n	8001cfc <HAL_I2C_Init+0xd4>
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	e009      	b.n	8001d10 <HAL_I2C_Init+0xe8>
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d02:	fb02 f303 	mul.w	r3, r2, r3
 8001d06:	4a69      	ldr	r2, [pc, #420]	@ (8001eac <HAL_I2C_Init+0x284>)
 8001d08:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0c:	099b      	lsrs	r3, r3, #6
 8001d0e:	3301      	adds	r3, #1
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	430b      	orrs	r3, r1
 8001d16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001d22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	495c      	ldr	r1, [pc, #368]	@ (8001e9c <HAL_I2C_Init+0x274>)
 8001d2c:	428b      	cmp	r3, r1
 8001d2e:	d819      	bhi.n	8001d64 <HAL_I2C_Init+0x13c>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	1e59      	subs	r1, r3, #1
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d3e:	1c59      	adds	r1, r3, #1
 8001d40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001d44:	400b      	ands	r3, r1
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d00a      	beq.n	8001d60 <HAL_I2C_Init+0x138>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1e59      	subs	r1, r3, #1
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d58:	3301      	adds	r3, #1
 8001d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d5e:	e051      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001d60:	2304      	movs	r3, #4
 8001d62:	e04f      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d111      	bne.n	8001d90 <HAL_I2C_Init+0x168>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	1e58      	subs	r0, r3, #1
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6859      	ldr	r1, [r3, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	440b      	add	r3, r1
 8001d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d7e:	3301      	adds	r3, #1
 8001d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	bf0c      	ite	eq
 8001d88:	2301      	moveq	r3, #1
 8001d8a:	2300      	movne	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	e012      	b.n	8001db6 <HAL_I2C_Init+0x18e>
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	1e58      	subs	r0, r3, #1
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6859      	ldr	r1, [r3, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	0099      	lsls	r1, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001da6:	3301      	adds	r3, #1
 8001da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	bf0c      	ite	eq
 8001db0:	2301      	moveq	r3, #1
 8001db2:	2300      	movne	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <HAL_I2C_Init+0x196>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e022      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10e      	bne.n	8001de4 <HAL_I2C_Init+0x1bc>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1e58      	subs	r0, r3, #1
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6859      	ldr	r1, [r3, #4]
 8001dce:	460b      	mov	r3, r1
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	440b      	add	r3, r1
 8001dd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dd8:	3301      	adds	r3, #1
 8001dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001de2:	e00f      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	1e58      	subs	r0, r3, #1
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6859      	ldr	r1, [r3, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	440b      	add	r3, r1
 8001df2:	0099      	lsls	r1, r3, #2
 8001df4:	440b      	add	r3, r1
 8001df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e04:	6879      	ldr	r1, [r7, #4]
 8001e06:	6809      	ldr	r1, [r1, #0]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69da      	ldr	r2, [r3, #28]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001e32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	6911      	ldr	r1, [r2, #16]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	68d2      	ldr	r2, [r2, #12]
 8001e3e:	4311      	orrs	r1, r2
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	430b      	orrs	r3, r1
 8001e46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	695a      	ldr	r2, [r3, #20]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	431a      	orrs	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0201 	orr.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	000186a0 	.word	0x000186a0
 8001ea0:	001e847f 	.word	0x001e847f
 8001ea4:	003d08ff 	.word	0x003d08ff
 8001ea8:	431bde83 	.word	0x431bde83
 8001eac:	10624dd3 	.word	0x10624dd3

08001eb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b088      	sub	sp, #32
 8001eb4:	af02      	add	r7, sp, #8
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	607a      	str	r2, [r7, #4]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	817b      	strh	r3, [r7, #10]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ec4:	f7ff fb0e 	bl	80014e4 <HAL_GetTick>
 8001ec8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b20      	cmp	r3, #32
 8001ed4:	f040 80e0 	bne.w	8002098 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	2319      	movs	r3, #25
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4970      	ldr	r1, [pc, #448]	@ (80020a4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f000 f964 	bl	80021b0 <I2C_WaitOnFlagUntilTimeout>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	e0d3      	b.n	800209a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d101      	bne.n	8001f00 <HAL_I2C_Master_Transmit+0x50>
 8001efc:	2302      	movs	r3, #2
 8001efe:	e0cc      	b.n	800209a <HAL_I2C_Master_Transmit+0x1ea>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d007      	beq.n	8001f26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f042 0201 	orr.w	r2, r2, #1
 8001f24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2221      	movs	r2, #33	@ 0x21
 8001f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2210      	movs	r2, #16
 8001f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	893a      	ldrh	r2, [r7, #8]
 8001f56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	4a50      	ldr	r2, [pc, #320]	@ (80020a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001f66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f68:	8979      	ldrh	r1, [r7, #10]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	6a3a      	ldr	r2, [r7, #32]
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f000 f89c 	bl	80020ac <I2C_MasterRequestWrite>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e08d      	b.n	800209a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f7e:	2300      	movs	r3, #0
 8001f80:	613b      	str	r3, [r7, #16]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	613b      	str	r3, [r7, #16]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f94:	e066      	b.n	8002064 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	6a39      	ldr	r1, [r7, #32]
 8001f9a:	68f8      	ldr	r0, [r7, #12]
 8001f9c:	f000 fa22 	bl	80023e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00d      	beq.n	8001fc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d107      	bne.n	8001fbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e06b      	b.n	800209a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc6:	781a      	ldrb	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fea:	3b01      	subs	r3, #1
 8001fec:	b29a      	uxth	r2, r3
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d11b      	bne.n	8002038 <HAL_I2C_Master_Transmit+0x188>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002004:	2b00      	cmp	r3, #0
 8002006:	d017      	beq.n	8002038 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200c:	781a      	ldrb	r2, [r3, #0]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002018:	1c5a      	adds	r2, r3, #1
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002022:	b29b      	uxth	r3, r3
 8002024:	3b01      	subs	r3, #1
 8002026:	b29a      	uxth	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002030:	3b01      	subs	r3, #1
 8002032:	b29a      	uxth	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	6a39      	ldr	r1, [r7, #32]
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	f000 fa19 	bl	8002474 <I2C_WaitOnBTFFlagUntilTimeout>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00d      	beq.n	8002064 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	2b04      	cmp	r3, #4
 800204e:	d107      	bne.n	8002060 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800205e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e01a      	b.n	800209a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002068:	2b00      	cmp	r3, #0
 800206a:	d194      	bne.n	8001f96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800207a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2220      	movs	r2, #32
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	e000      	b.n	800209a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002098:	2302      	movs	r3, #2
  }
}
 800209a:	4618      	mov	r0, r3
 800209c:	3718      	adds	r7, #24
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	00100002 	.word	0x00100002
 80020a8:	ffff0000 	.word	0xffff0000

080020ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af02      	add	r7, sp, #8
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	607a      	str	r2, [r7, #4]
 80020b6:	603b      	str	r3, [r7, #0]
 80020b8:	460b      	mov	r3, r1
 80020ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	2b08      	cmp	r3, #8
 80020c6:	d006      	beq.n	80020d6 <I2C_MasterRequestWrite+0x2a>
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d003      	beq.n	80020d6 <I2C_MasterRequestWrite+0x2a>
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80020d4:	d108      	bne.n	80020e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	e00b      	b.n	8002100 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ec:	2b12      	cmp	r3, #18
 80020ee:	d107      	bne.n	8002100 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800210c:	68f8      	ldr	r0, [r7, #12]
 800210e:	f000 f84f 	bl	80021b0 <I2C_WaitOnFlagUntilTimeout>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d00d      	beq.n	8002134 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002126:	d103      	bne.n	8002130 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800212e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e035      	b.n	80021a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800213c:	d108      	bne.n	8002150 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800213e:	897b      	ldrh	r3, [r7, #10]
 8002140:	b2db      	uxtb	r3, r3
 8002142:	461a      	mov	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800214c:	611a      	str	r2, [r3, #16]
 800214e:	e01b      	b.n	8002188 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002150:	897b      	ldrh	r3, [r7, #10]
 8002152:	11db      	asrs	r3, r3, #7
 8002154:	b2db      	uxtb	r3, r3
 8002156:	f003 0306 	and.w	r3, r3, #6
 800215a:	b2db      	uxtb	r3, r3
 800215c:	f063 030f 	orn	r3, r3, #15
 8002160:	b2da      	uxtb	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	490e      	ldr	r1, [pc, #56]	@ (80021a8 <I2C_MasterRequestWrite+0xfc>)
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f000 f898 	bl	80022a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e010      	b.n	80021a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800217e:	897b      	ldrh	r3, [r7, #10]
 8002180:	b2da      	uxtb	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	4907      	ldr	r1, [pc, #28]	@ (80021ac <I2C_MasterRequestWrite+0x100>)
 800218e:	68f8      	ldr	r0, [r7, #12]
 8002190:	f000 f888 	bl	80022a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3718      	adds	r7, #24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	00010008 	.word	0x00010008
 80021ac:	00010002 	.word	0x00010002

080021b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	603b      	str	r3, [r7, #0]
 80021bc:	4613      	mov	r3, r2
 80021be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021c0:	e048      	b.n	8002254 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c8:	d044      	beq.n	8002254 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ca:	f7ff f98b 	bl	80014e4 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d302      	bcc.n	80021e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d139      	bne.n	8002254 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	0c1b      	lsrs	r3, r3, #16
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d10d      	bne.n	8002206 <I2C_WaitOnFlagUntilTimeout+0x56>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	43da      	mvns	r2, r3
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	4013      	ands	r3, r2
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf0c      	ite	eq
 80021fc:	2301      	moveq	r3, #1
 80021fe:	2300      	movne	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	e00c      	b.n	8002220 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	43da      	mvns	r2, r3
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	4013      	ands	r3, r2
 8002212:	b29b      	uxth	r3, r3
 8002214:	2b00      	cmp	r3, #0
 8002216:	bf0c      	ite	eq
 8002218:	2301      	moveq	r3, #1
 800221a:	2300      	movne	r3, #0
 800221c:	b2db      	uxtb	r3, r3
 800221e:	461a      	mov	r2, r3
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	429a      	cmp	r2, r3
 8002224:	d116      	bne.n	8002254 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2220      	movs	r2, #32
 8002230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2200      	movs	r2, #0
 8002238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002240:	f043 0220 	orr.w	r2, r3, #32
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e023      	b.n	800229c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	0c1b      	lsrs	r3, r3, #16
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b01      	cmp	r3, #1
 800225c:	d10d      	bne.n	800227a <I2C_WaitOnFlagUntilTimeout+0xca>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	43da      	mvns	r2, r3
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	4013      	ands	r3, r2
 800226a:	b29b      	uxth	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	bf0c      	ite	eq
 8002270:	2301      	moveq	r3, #1
 8002272:	2300      	movne	r3, #0
 8002274:	b2db      	uxtb	r3, r3
 8002276:	461a      	mov	r2, r3
 8002278:	e00c      	b.n	8002294 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	43da      	mvns	r2, r3
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	4013      	ands	r3, r2
 8002286:	b29b      	uxth	r3, r3
 8002288:	2b00      	cmp	r3, #0
 800228a:	bf0c      	ite	eq
 800228c:	2301      	moveq	r3, #1
 800228e:	2300      	movne	r3, #0
 8002290:	b2db      	uxtb	r3, r3
 8002292:	461a      	mov	r2, r3
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	429a      	cmp	r2, r3
 8002298:	d093      	beq.n	80021c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
 80022b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022b2:	e071      	b.n	8002398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022c2:	d123      	bne.n	800230c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80022dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2200      	movs	r2, #0
 80022e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2220      	movs	r2, #32
 80022e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f8:	f043 0204 	orr.w	r2, r3, #4
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e067      	b.n	80023dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002312:	d041      	beq.n	8002398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002314:	f7ff f8e6 	bl	80014e4 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	429a      	cmp	r2, r3
 8002322:	d302      	bcc.n	800232a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d136      	bne.n	8002398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	0c1b      	lsrs	r3, r3, #16
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b01      	cmp	r3, #1
 8002332:	d10c      	bne.n	800234e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	43da      	mvns	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	4013      	ands	r3, r2
 8002340:	b29b      	uxth	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	bf14      	ite	ne
 8002346:	2301      	movne	r3, #1
 8002348:	2300      	moveq	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	e00b      	b.n	8002366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	43da      	mvns	r2, r3
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	4013      	ands	r3, r2
 800235a:	b29b      	uxth	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	bf14      	ite	ne
 8002360:	2301      	movne	r3, #1
 8002362:	2300      	moveq	r3, #0
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d016      	beq.n	8002398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2220      	movs	r2, #32
 8002374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002384:	f043 0220 	orr.w	r2, r3, #32
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e021      	b.n	80023dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	0c1b      	lsrs	r3, r3, #16
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d10c      	bne.n	80023bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	43da      	mvns	r2, r3
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	4013      	ands	r3, r2
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	bf14      	ite	ne
 80023b4:	2301      	movne	r3, #1
 80023b6:	2300      	moveq	r3, #0
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	e00b      	b.n	80023d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	43da      	mvns	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	4013      	ands	r3, r2
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	bf14      	ite	ne
 80023ce:	2301      	movne	r3, #1
 80023d0:	2300      	moveq	r3, #0
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f47f af6d 	bne.w	80022b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023f0:	e034      	b.n	800245c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 f886 	bl	8002504 <I2C_IsAcknowledgeFailed>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e034      	b.n	800246c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002408:	d028      	beq.n	800245c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800240a:	f7ff f86b 	bl	80014e4 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	68ba      	ldr	r2, [r7, #8]
 8002416:	429a      	cmp	r2, r3
 8002418:	d302      	bcc.n	8002420 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d11d      	bne.n	800245c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800242a:	2b80      	cmp	r3, #128	@ 0x80
 800242c:	d016      	beq.n	800245c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2220      	movs	r2, #32
 8002438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	f043 0220 	orr.w	r2, r3, #32
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e007      	b.n	800246c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002466:	2b80      	cmp	r3, #128	@ 0x80
 8002468:	d1c3      	bne.n	80023f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002480:	e034      	b.n	80024ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f000 f83e 	bl	8002504 <I2C_IsAcknowledgeFailed>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e034      	b.n	80024fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002498:	d028      	beq.n	80024ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249a:	f7ff f823 	bl	80014e4 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	68ba      	ldr	r2, [r7, #8]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d302      	bcc.n	80024b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d11d      	bne.n	80024ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	f003 0304 	and.w	r3, r3, #4
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d016      	beq.n	80024ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2200      	movs	r2, #0
 80024c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2220      	movs	r2, #32
 80024c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d8:	f043 0220 	orr.w	r2, r3, #32
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e007      	b.n	80024fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	d1c3      	bne.n	8002482 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800251a:	d11b      	bne.n	8002554 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002524:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2220      	movs	r2, #32
 8002530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002540:	f043 0204 	orr.w	r2, r3, #4
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e000      	b.n	8002556 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr

08002560 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e272      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 8087 	beq.w	800268e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002580:	4b92      	ldr	r3, [pc, #584]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 030c 	and.w	r3, r3, #12
 8002588:	2b04      	cmp	r3, #4
 800258a:	d00c      	beq.n	80025a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800258c:	4b8f      	ldr	r3, [pc, #572]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f003 030c 	and.w	r3, r3, #12
 8002594:	2b08      	cmp	r3, #8
 8002596:	d112      	bne.n	80025be <HAL_RCC_OscConfig+0x5e>
 8002598:	4b8c      	ldr	r3, [pc, #560]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025a4:	d10b      	bne.n	80025be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a6:	4b89      	ldr	r3, [pc, #548]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d06c      	beq.n	800268c <HAL_RCC_OscConfig+0x12c>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d168      	bne.n	800268c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e24c      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025c6:	d106      	bne.n	80025d6 <HAL_RCC_OscConfig+0x76>
 80025c8:	4b80      	ldr	r3, [pc, #512]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a7f      	ldr	r2, [pc, #508]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d2:	6013      	str	r3, [r2, #0]
 80025d4:	e02e      	b.n	8002634 <HAL_RCC_OscConfig+0xd4>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10c      	bne.n	80025f8 <HAL_RCC_OscConfig+0x98>
 80025de:	4b7b      	ldr	r3, [pc, #492]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a7a      	ldr	r2, [pc, #488]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	4b78      	ldr	r3, [pc, #480]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a77      	ldr	r2, [pc, #476]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80025f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	e01d      	b.n	8002634 <HAL_RCC_OscConfig+0xd4>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002600:	d10c      	bne.n	800261c <HAL_RCC_OscConfig+0xbc>
 8002602:	4b72      	ldr	r3, [pc, #456]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a71      	ldr	r2, [pc, #452]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	4b6f      	ldr	r3, [pc, #444]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a6e      	ldr	r2, [pc, #440]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	e00b      	b.n	8002634 <HAL_RCC_OscConfig+0xd4>
 800261c:	4b6b      	ldr	r3, [pc, #428]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a6a      	ldr	r2, [pc, #424]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	4b68      	ldr	r3, [pc, #416]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a67      	ldr	r2, [pc, #412]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800262e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002632:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d013      	beq.n	8002664 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263c:	f7fe ff52 	bl	80014e4 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002644:	f7fe ff4e 	bl	80014e4 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b64      	cmp	r3, #100	@ 0x64
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e200      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002656:	4b5d      	ldr	r3, [pc, #372]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0f0      	beq.n	8002644 <HAL_RCC_OscConfig+0xe4>
 8002662:	e014      	b.n	800268e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002664:	f7fe ff3e 	bl	80014e4 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800266c:	f7fe ff3a 	bl	80014e4 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b64      	cmp	r3, #100	@ 0x64
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e1ec      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800267e:	4b53      	ldr	r3, [pc, #332]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f0      	bne.n	800266c <HAL_RCC_OscConfig+0x10c>
 800268a:	e000      	b.n	800268e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800268c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d063      	beq.n	8002762 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800269a:	4b4c      	ldr	r3, [pc, #304]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00b      	beq.n	80026be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026a6:	4b49      	ldr	r3, [pc, #292]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 030c 	and.w	r3, r3, #12
 80026ae:	2b08      	cmp	r3, #8
 80026b0:	d11c      	bne.n	80026ec <HAL_RCC_OscConfig+0x18c>
 80026b2:	4b46      	ldr	r3, [pc, #280]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d116      	bne.n	80026ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026be:	4b43      	ldr	r3, [pc, #268]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_RCC_OscConfig+0x176>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d001      	beq.n	80026d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e1c0      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d6:	4b3d      	ldr	r3, [pc, #244]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	4939      	ldr	r1, [pc, #228]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ea:	e03a      	b.n	8002762 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d020      	beq.n	8002736 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026f4:	4b36      	ldr	r3, [pc, #216]	@ (80027d0 <HAL_RCC_OscConfig+0x270>)
 80026f6:	2201      	movs	r2, #1
 80026f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fa:	f7fe fef3 	bl	80014e4 <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002702:	f7fe feef 	bl	80014e4 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e1a1      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002714:	4b2d      	ldr	r3, [pc, #180]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0f0      	beq.n	8002702 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	00db      	lsls	r3, r3, #3
 800272e:	4927      	ldr	r1, [pc, #156]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002730:	4313      	orrs	r3, r2
 8002732:	600b      	str	r3, [r1, #0]
 8002734:	e015      	b.n	8002762 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002736:	4b26      	ldr	r3, [pc, #152]	@ (80027d0 <HAL_RCC_OscConfig+0x270>)
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273c:	f7fe fed2 	bl	80014e4 <HAL_GetTick>
 8002740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002744:	f7fe fece 	bl	80014e4 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e180      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002756:	4b1d      	ldr	r3, [pc, #116]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f0      	bne.n	8002744 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d03a      	beq.n	80027e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d019      	beq.n	80027aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002776:	4b17      	ldr	r3, [pc, #92]	@ (80027d4 <HAL_RCC_OscConfig+0x274>)
 8002778:	2201      	movs	r2, #1
 800277a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277c:	f7fe feb2 	bl	80014e4 <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002784:	f7fe feae 	bl	80014e4 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e160      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <HAL_RCC_OscConfig+0x26c>)
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0f0      	beq.n	8002784 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027a2:	2001      	movs	r0, #1
 80027a4:	f000 face 	bl	8002d44 <RCC_Delay>
 80027a8:	e01c      	b.n	80027e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027aa:	4b0a      	ldr	r3, [pc, #40]	@ (80027d4 <HAL_RCC_OscConfig+0x274>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b0:	f7fe fe98 	bl	80014e4 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b6:	e00f      	b.n	80027d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b8:	f7fe fe94 	bl	80014e4 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d908      	bls.n	80027d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e146      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
 80027ca:	bf00      	nop
 80027cc:	40021000 	.word	0x40021000
 80027d0:	42420000 	.word	0x42420000
 80027d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027d8:	4b92      	ldr	r3, [pc, #584]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80027da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e9      	bne.n	80027b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80a6 	beq.w	800293e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027f2:	2300      	movs	r3, #0
 80027f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027f6:	4b8b      	ldr	r3, [pc, #556]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10d      	bne.n	800281e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002802:	4b88      	ldr	r3, [pc, #544]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	4a87      	ldr	r2, [pc, #540]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800280c:	61d3      	str	r3, [r2, #28]
 800280e:	4b85      	ldr	r3, [pc, #532]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002816:	60bb      	str	r3, [r7, #8]
 8002818:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800281a:	2301      	movs	r3, #1
 800281c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281e:	4b82      	ldr	r3, [pc, #520]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002826:	2b00      	cmp	r3, #0
 8002828:	d118      	bne.n	800285c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800282a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a7e      	ldr	r2, [pc, #504]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 8002830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002836:	f7fe fe55 	bl	80014e4 <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283c:	e008      	b.n	8002850 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800283e:	f7fe fe51 	bl	80014e4 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b64      	cmp	r3, #100	@ 0x64
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e103      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002850:	4b75      	ldr	r3, [pc, #468]	@ (8002a28 <HAL_RCC_OscConfig+0x4c8>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002858:	2b00      	cmp	r3, #0
 800285a:	d0f0      	beq.n	800283e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d106      	bne.n	8002872 <HAL_RCC_OscConfig+0x312>
 8002864:	4b6f      	ldr	r3, [pc, #444]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	4a6e      	ldr	r2, [pc, #440]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	6213      	str	r3, [r2, #32]
 8002870:	e02d      	b.n	80028ce <HAL_RCC_OscConfig+0x36e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10c      	bne.n	8002894 <HAL_RCC_OscConfig+0x334>
 800287a:	4b6a      	ldr	r3, [pc, #424]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	4a69      	ldr	r2, [pc, #420]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	6213      	str	r3, [r2, #32]
 8002886:	4b67      	ldr	r3, [pc, #412]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	4a66      	ldr	r2, [pc, #408]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800288c:	f023 0304 	bic.w	r3, r3, #4
 8002890:	6213      	str	r3, [r2, #32]
 8002892:	e01c      	b.n	80028ce <HAL_RCC_OscConfig+0x36e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	2b05      	cmp	r3, #5
 800289a:	d10c      	bne.n	80028b6 <HAL_RCC_OscConfig+0x356>
 800289c:	4b61      	ldr	r3, [pc, #388]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	4a60      	ldr	r2, [pc, #384]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028a2:	f043 0304 	orr.w	r3, r3, #4
 80028a6:	6213      	str	r3, [r2, #32]
 80028a8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	6213      	str	r3, [r2, #32]
 80028b4:	e00b      	b.n	80028ce <HAL_RCC_OscConfig+0x36e>
 80028b6:	4b5b      	ldr	r3, [pc, #364]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	4a5a      	ldr	r2, [pc, #360]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	f023 0301 	bic.w	r3, r3, #1
 80028c0:	6213      	str	r3, [r2, #32]
 80028c2:	4b58      	ldr	r3, [pc, #352]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	4a57      	ldr	r2, [pc, #348]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028c8:	f023 0304 	bic.w	r3, r3, #4
 80028cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d015      	beq.n	8002902 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d6:	f7fe fe05 	bl	80014e4 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028dc:	e00a      	b.n	80028f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028de:	f7fe fe01 	bl	80014e4 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e0b1      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0ee      	beq.n	80028de <HAL_RCC_OscConfig+0x37e>
 8002900:	e014      	b.n	800292c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002902:	f7fe fdef 	bl	80014e4 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002908:	e00a      	b.n	8002920 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290a:	f7fe fdeb 	bl	80014e4 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002918:	4293      	cmp	r3, r2
 800291a:	d901      	bls.n	8002920 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e09b      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002920:	4b40      	ldr	r3, [pc, #256]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1ee      	bne.n	800290a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800292c:	7dfb      	ldrb	r3, [r7, #23]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d105      	bne.n	800293e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002932:	4b3c      	ldr	r3, [pc, #240]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	4a3b      	ldr	r2, [pc, #236]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002938:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800293c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 8087 	beq.w	8002a56 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002948:	4b36      	ldr	r3, [pc, #216]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 030c 	and.w	r3, r3, #12
 8002950:	2b08      	cmp	r3, #8
 8002952:	d061      	beq.n	8002a18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69db      	ldr	r3, [r3, #28]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d146      	bne.n	80029ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800295c:	4b33      	ldr	r3, [pc, #204]	@ (8002a2c <HAL_RCC_OscConfig+0x4cc>)
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002962:	f7fe fdbf 	bl	80014e4 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296a:	f7fe fdbb 	bl	80014e4 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e06d      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800297c:	4b29      	ldr	r3, [pc, #164]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1f0      	bne.n	800296a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002990:	d108      	bne.n	80029a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002992:	4b24      	ldr	r3, [pc, #144]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	4921      	ldr	r1, [pc, #132]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a19      	ldr	r1, [r3, #32]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b4:	430b      	orrs	r3, r1
 80029b6:	491b      	ldr	r1, [pc, #108]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029bc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a2c <HAL_RCC_OscConfig+0x4cc>)
 80029be:	2201      	movs	r2, #1
 80029c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c2:	f7fe fd8f 	bl	80014e4 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ca:	f7fe fd8b 	bl	80014e4 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e03d      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029dc:	4b11      	ldr	r3, [pc, #68]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f0      	beq.n	80029ca <HAL_RCC_OscConfig+0x46a>
 80029e8:	e035      	b.n	8002a56 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ea:	4b10      	ldr	r3, [pc, #64]	@ (8002a2c <HAL_RCC_OscConfig+0x4cc>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7fe fd78 	bl	80014e4 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f8:	f7fe fd74 	bl	80014e4 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e026      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a0a:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <HAL_RCC_OscConfig+0x4c4>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x498>
 8002a16:	e01e      	b.n	8002a56 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d107      	bne.n	8002a30 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e019      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40007000 	.word	0x40007000
 8002a2c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a30:	4b0b      	ldr	r3, [pc, #44]	@ (8002a60 <HAL_RCC_OscConfig+0x500>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d106      	bne.n	8002a52 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d001      	beq.n	8002a56 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3718      	adds	r7, #24
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000

08002a64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0d0      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a78:	4b6a      	ldr	r3, [pc, #424]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d910      	bls.n	8002aa8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a86:	4b67      	ldr	r3, [pc, #412]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f023 0207 	bic.w	r2, r3, #7
 8002a8e:	4965      	ldr	r1, [pc, #404]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a96:	4b63      	ldr	r3, [pc, #396]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d001      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0b8      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d020      	beq.n	8002af6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ac0:	4b59      	ldr	r3, [pc, #356]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	4a58      	ldr	r2, [pc, #352]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002aca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ad8:	4b53      	ldr	r3, [pc, #332]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	4a52      	ldr	r2, [pc, #328]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ade:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002ae2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae4:	4b50      	ldr	r3, [pc, #320]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	494d      	ldr	r1, [pc, #308]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d040      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d107      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0a:	4b47      	ldr	r3, [pc, #284]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d115      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e07f      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d107      	bne.n	8002b32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b22:	4b41      	ldr	r3, [pc, #260]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d109      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e073      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b32:	4b3d      	ldr	r3, [pc, #244]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e06b      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b42:	4b39      	ldr	r3, [pc, #228]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f023 0203 	bic.w	r2, r3, #3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	4936      	ldr	r1, [pc, #216]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b54:	f7fe fcc6 	bl	80014e4 <HAL_GetTick>
 8002b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b5a:	e00a      	b.n	8002b72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b5c:	f7fe fcc2 	bl	80014e4 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e053      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b72:	4b2d      	ldr	r3, [pc, #180]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 020c 	and.w	r2, r3, #12
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d1eb      	bne.n	8002b5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b84:	4b27      	ldr	r3, [pc, #156]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d210      	bcs.n	8002bb4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b92:	4b24      	ldr	r3, [pc, #144]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f023 0207 	bic.w	r2, r3, #7
 8002b9a:	4922      	ldr	r1, [pc, #136]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ba2:	4b20      	ldr	r3, [pc, #128]	@ (8002c24 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d001      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e032      	b.n	8002c1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d008      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bc0:	4b19      	ldr	r3, [pc, #100]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	4916      	ldr	r1, [pc, #88]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d009      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002bde:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	490e      	ldr	r1, [pc, #56]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bf2:	f000 f821 	bl	8002c38 <HAL_RCC_GetSysClockFreq>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c28 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	091b      	lsrs	r3, r3, #4
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	490a      	ldr	r1, [pc, #40]	@ (8002c2c <HAL_RCC_ClockConfig+0x1c8>)
 8002c04:	5ccb      	ldrb	r3, [r1, r3]
 8002c06:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0a:	4a09      	ldr	r2, [pc, #36]	@ (8002c30 <HAL_RCC_ClockConfig+0x1cc>)
 8002c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c0e:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <HAL_RCC_ClockConfig+0x1d0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fe fc24 	bl	8001460 <HAL_InitTick>

  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40022000 	.word	0x40022000
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	08005e78 	.word	0x08005e78
 8002c30:	20000000 	.word	0x20000000
 8002c34:	20000004 	.word	0x20000004

08002c38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	2300      	movs	r3, #0
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	2300      	movs	r3, #0
 8002c48:	617b      	str	r3, [r7, #20]
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c52:	4b1e      	ldr	r3, [pc, #120]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0x94>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	d002      	beq.n	8002c68 <HAL_RCC_GetSysClockFreq+0x30>
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d003      	beq.n	8002c6e <HAL_RCC_GetSysClockFreq+0x36>
 8002c66:	e027      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c6a:	613b      	str	r3, [r7, #16]
      break;
 8002c6c:	e027      	b.n	8002cbe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	0c9b      	lsrs	r3, r3, #18
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	4a17      	ldr	r2, [pc, #92]	@ (8002cd4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c78:	5cd3      	ldrb	r3, [r2, r3]
 8002c7a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d010      	beq.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c86:	4b11      	ldr	r3, [pc, #68]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0x94>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	0c5b      	lsrs	r3, r3, #17
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	4a11      	ldr	r2, [pc, #68]	@ (8002cd8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c92:	5cd3      	ldrb	r3, [r2, r3]
 8002c94:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a0d      	ldr	r2, [pc, #52]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c9a:	fb03 f202 	mul.w	r2, r3, r2
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	e004      	b.n	8002cb2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a0c      	ldr	r2, [pc, #48]	@ (8002cdc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cac:	fb02 f303 	mul.w	r3, r2, r3
 8002cb0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	613b      	str	r3, [r7, #16]
      break;
 8002cb6:	e002      	b.n	8002cbe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cb8:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cba:	613b      	str	r3, [r7, #16]
      break;
 8002cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cbe:	693b      	ldr	r3, [r7, #16]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	371c      	adds	r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	007a1200 	.word	0x007a1200
 8002cd4:	08005e90 	.word	0x08005e90
 8002cd8:	08005ea0 	.word	0x08005ea0
 8002cdc:	003d0900 	.word	0x003d0900

08002ce0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce4:	4b02      	ldr	r3, [pc, #8]	@ (8002cf0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	20000000 	.word	0x20000000

08002cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cf8:	f7ff fff2 	bl	8002ce0 <HAL_RCC_GetHCLKFreq>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	4b05      	ldr	r3, [pc, #20]	@ (8002d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	0a1b      	lsrs	r3, r3, #8
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	4903      	ldr	r1, [pc, #12]	@ (8002d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d0a:	5ccb      	ldrb	r3, [r1, r3]
 8002d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40021000 	.word	0x40021000
 8002d18:	08005e88 	.word	0x08005e88

08002d1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d20:	f7ff ffde 	bl	8002ce0 <HAL_RCC_GetHCLKFreq>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b05      	ldr	r3, [pc, #20]	@ (8002d3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	0adb      	lsrs	r3, r3, #11
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4903      	ldr	r1, [pc, #12]	@ (8002d40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d32:	5ccb      	ldrb	r3, [r1, r3]
 8002d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	08005e88 	.word	0x08005e88

08002d44 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d78 <RCC_Delay+0x34>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a0a      	ldr	r2, [pc, #40]	@ (8002d7c <RCC_Delay+0x38>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	0a5b      	lsrs	r3, r3, #9
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d60:	bf00      	nop
  }
  while (Delay --);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	1e5a      	subs	r2, r3, #1
 8002d66:	60fa      	str	r2, [r7, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1f9      	bne.n	8002d60 <RCC_Delay+0x1c>
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	3714      	adds	r7, #20
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr
 8002d78:	20000000 	.word	0x20000000
 8002d7c:	10624dd3 	.word	0x10624dd3

08002d80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e041      	b.n	8002e16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7fe f97a 	bl	80010a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2202      	movs	r2, #2
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	3304      	adds	r3, #4
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	f000 f940 	bl	8003044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d001      	beq.n	8002e38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e032      	b.n	8002e9e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2202      	movs	r2, #2
 8002e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a18      	ldr	r2, [pc, #96]	@ (8002ea8 <HAL_TIM_Base_Start+0x88>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d00e      	beq.n	8002e68 <HAL_TIM_Base_Start+0x48>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e52:	d009      	beq.n	8002e68 <HAL_TIM_Base_Start+0x48>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a14      	ldr	r2, [pc, #80]	@ (8002eac <HAL_TIM_Base_Start+0x8c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d004      	beq.n	8002e68 <HAL_TIM_Base_Start+0x48>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <HAL_TIM_Base_Start+0x90>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d111      	bne.n	8002e8c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2b06      	cmp	r3, #6
 8002e78:	d010      	beq.n	8002e9c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f042 0201 	orr.w	r2, r2, #1
 8002e88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e8a:	e007      	b.n	8002e9c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f042 0201 	orr.w	r2, r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr
 8002ea8:	40012c00 	.word	0x40012c00
 8002eac:	40000400 	.word	0x40000400
 8002eb0:	40000800 	.word	0x40000800

08002eb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_TIM_ConfigClockSource+0x1c>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e0b4      	b.n	800303a <HAL_TIM_ConfigClockSource+0x186>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002eee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002ef6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f08:	d03e      	beq.n	8002f88 <HAL_TIM_ConfigClockSource+0xd4>
 8002f0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f0e:	f200 8087 	bhi.w	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f16:	f000 8086 	beq.w	8003026 <HAL_TIM_ConfigClockSource+0x172>
 8002f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f1e:	d87f      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f20:	2b70      	cmp	r3, #112	@ 0x70
 8002f22:	d01a      	beq.n	8002f5a <HAL_TIM_ConfigClockSource+0xa6>
 8002f24:	2b70      	cmp	r3, #112	@ 0x70
 8002f26:	d87b      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f28:	2b60      	cmp	r3, #96	@ 0x60
 8002f2a:	d050      	beq.n	8002fce <HAL_TIM_ConfigClockSource+0x11a>
 8002f2c:	2b60      	cmp	r3, #96	@ 0x60
 8002f2e:	d877      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f30:	2b50      	cmp	r3, #80	@ 0x50
 8002f32:	d03c      	beq.n	8002fae <HAL_TIM_ConfigClockSource+0xfa>
 8002f34:	2b50      	cmp	r3, #80	@ 0x50
 8002f36:	d873      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f38:	2b40      	cmp	r3, #64	@ 0x40
 8002f3a:	d058      	beq.n	8002fee <HAL_TIM_ConfigClockSource+0x13a>
 8002f3c:	2b40      	cmp	r3, #64	@ 0x40
 8002f3e:	d86f      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f40:	2b30      	cmp	r3, #48	@ 0x30
 8002f42:	d064      	beq.n	800300e <HAL_TIM_ConfigClockSource+0x15a>
 8002f44:	2b30      	cmp	r3, #48	@ 0x30
 8002f46:	d86b      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f48:	2b20      	cmp	r3, #32
 8002f4a:	d060      	beq.n	800300e <HAL_TIM_ConfigClockSource+0x15a>
 8002f4c:	2b20      	cmp	r3, #32
 8002f4e:	d867      	bhi.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d05c      	beq.n	800300e <HAL_TIM_ConfigClockSource+0x15a>
 8002f54:	2b10      	cmp	r3, #16
 8002f56:	d05a      	beq.n	800300e <HAL_TIM_ConfigClockSource+0x15a>
 8002f58:	e062      	b.n	8003020 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f6a:	f000 f950 	bl	800320e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	609a      	str	r2, [r3, #8]
      break;
 8002f86:	e04f      	b.n	8003028 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f98:	f000 f939 	bl	800320e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689a      	ldr	r2, [r3, #8]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002faa:	609a      	str	r2, [r3, #8]
      break;
 8002fac:	e03c      	b.n	8003028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fba:	461a      	mov	r2, r3
 8002fbc:	f000 f8b0 	bl	8003120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2150      	movs	r1, #80	@ 0x50
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f000 f907 	bl	80031da <TIM_ITRx_SetConfig>
      break;
 8002fcc:	e02c      	b.n	8003028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fda:	461a      	mov	r2, r3
 8002fdc:	f000 f8ce 	bl	800317c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2160      	movs	r1, #96	@ 0x60
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 f8f7 	bl	80031da <TIM_ITRx_SetConfig>
      break;
 8002fec:	e01c      	b.n	8003028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	f000 f890 	bl	8003120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2140      	movs	r1, #64	@ 0x40
 8003006:	4618      	mov	r0, r3
 8003008:	f000 f8e7 	bl	80031da <TIM_ITRx_SetConfig>
      break;
 800300c:	e00c      	b.n	8003028 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4619      	mov	r1, r3
 8003018:	4610      	mov	r0, r2
 800301a:	f000 f8de 	bl	80031da <TIM_ITRx_SetConfig>
      break;
 800301e:	e003      	b.n	8003028 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
      break;
 8003024:	e000      	b.n	8003028 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003026:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003038:	7bfb      	ldrb	r3, [r7, #15]
}
 800303a:	4618      	mov	r0, r3
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a2f      	ldr	r2, [pc, #188]	@ (8003114 <TIM_Base_SetConfig+0xd0>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d00b      	beq.n	8003074 <TIM_Base_SetConfig+0x30>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003062:	d007      	beq.n	8003074 <TIM_Base_SetConfig+0x30>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a2c      	ldr	r2, [pc, #176]	@ (8003118 <TIM_Base_SetConfig+0xd4>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d003      	beq.n	8003074 <TIM_Base_SetConfig+0x30>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a2b      	ldr	r2, [pc, #172]	@ (800311c <TIM_Base_SetConfig+0xd8>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d108      	bne.n	8003086 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800307a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a22      	ldr	r2, [pc, #136]	@ (8003114 <TIM_Base_SetConfig+0xd0>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d00b      	beq.n	80030a6 <TIM_Base_SetConfig+0x62>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003094:	d007      	beq.n	80030a6 <TIM_Base_SetConfig+0x62>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a1f      	ldr	r2, [pc, #124]	@ (8003118 <TIM_Base_SetConfig+0xd4>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d003      	beq.n	80030a6 <TIM_Base_SetConfig+0x62>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a1e      	ldr	r2, [pc, #120]	@ (800311c <TIM_Base_SetConfig+0xd8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d108      	bne.n	80030b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a0d      	ldr	r2, [pc, #52]	@ (8003114 <TIM_Base_SetConfig+0xd0>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d103      	bne.n	80030ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	691a      	ldr	r2, [r3, #16]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d005      	beq.n	800310a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	f023 0201 	bic.w	r2, r3, #1
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	611a      	str	r2, [r3, #16]
  }
}
 800310a:	bf00      	nop
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr
 8003114:	40012c00 	.word	0x40012c00
 8003118:	40000400 	.word	0x40000400
 800311c:	40000800 	.word	0x40000800

08003120 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003120:	b480      	push	{r7}
 8003122:	b087      	sub	sp, #28
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	f023 0201 	bic.w	r2, r3, #1
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800314a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	4313      	orrs	r3, r2
 8003154:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f023 030a 	bic.w	r3, r3, #10
 800315c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	4313      	orrs	r3, r2
 8003164:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	621a      	str	r2, [r3, #32]
}
 8003172:	bf00      	nop
 8003174:	371c      	adds	r7, #28
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr

0800317c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800317c:	b480      	push	{r7}
 800317e:	b087      	sub	sp, #28
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	f023 0210 	bic.w	r2, r3, #16
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80031a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	031b      	lsls	r3, r3, #12
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80031b8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	011b      	lsls	r3, r3, #4
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	621a      	str	r2, [r3, #32]
}
 80031d0:	bf00      	nop
 80031d2:	371c      	adds	r7, #28
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bc80      	pop	{r7}
 80031d8:	4770      	bx	lr

080031da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031da:	b480      	push	{r7}
 80031dc:	b085      	sub	sp, #20
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
 80031e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	f043 0307 	orr.w	r3, r3, #7
 80031fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	609a      	str	r2, [r3, #8]
}
 8003204:	bf00      	nop
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr

0800320e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800320e:	b480      	push	{r7}
 8003210:	b087      	sub	sp, #28
 8003212:	af00      	add	r7, sp, #0
 8003214:	60f8      	str	r0, [r7, #12]
 8003216:	60b9      	str	r1, [r7, #8]
 8003218:	607a      	str	r2, [r7, #4]
 800321a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003228:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	021a      	lsls	r2, r3, #8
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	431a      	orrs	r2, r3
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	4313      	orrs	r3, r2
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	4313      	orrs	r3, r2
 800323a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	609a      	str	r2, [r3, #8]
}
 8003242:	bf00      	nop
 8003244:	371c      	adds	r7, #28
 8003246:	46bd      	mov	sp, r7
 8003248:	bc80      	pop	{r7}
 800324a:	4770      	bx	lr

0800324c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800325c:	2b01      	cmp	r3, #1
 800325e:	d101      	bne.n	8003264 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003260:	2302      	movs	r3, #2
 8003262:	e046      	b.n	80032f2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800328a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68fa      	ldr	r2, [r7, #12]
 8003292:	4313      	orrs	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a16      	ldr	r2, [pc, #88]	@ (80032fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d00e      	beq.n	80032c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b0:	d009      	beq.n	80032c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a12      	ldr	r2, [pc, #72]	@ (8003300 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d004      	beq.n	80032c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a10      	ldr	r2, [pc, #64]	@ (8003304 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d10c      	bne.n	80032e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bc80      	pop	{r7}
 80032fa:	4770      	bx	lr
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40000400 	.word	0x40000400
 8003304:	40000800 	.word	0x40000800

08003308 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e042      	b.n	80033a0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7fd fed2 	bl	80010d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2224      	movs	r2, #36	@ 0x24
 8003338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800334a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 fdb7 	bl	8003ec0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003360:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695a      	ldr	r2, [r3, #20]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003370:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003380:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	@ 0x28
 80033ac:	af02      	add	r7, sp, #8
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	603b      	str	r3, [r7, #0]
 80033b4:	4613      	mov	r3, r2
 80033b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d175      	bne.n	80034b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d002      	beq.n	80033d4 <HAL_UART_Transmit+0x2c>
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e06e      	b.n	80034b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2221      	movs	r2, #33	@ 0x21
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033e6:	f7fe f87d 	bl	80014e4 <HAL_GetTick>
 80033ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	88fa      	ldrh	r2, [r7, #6]
 80033f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	88fa      	ldrh	r2, [r7, #6]
 80033f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003400:	d108      	bne.n	8003414 <HAL_UART_Transmit+0x6c>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d104      	bne.n	8003414 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	61bb      	str	r3, [r7, #24]
 8003412:	e003      	b.n	800341c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003418:	2300      	movs	r3, #0
 800341a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800341c:	e02e      	b.n	800347c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2200      	movs	r2, #0
 8003426:	2180      	movs	r1, #128	@ 0x80
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f000 fb1c 	bl	8003a66 <UART_WaitOnFlagUntilTimeout>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d005      	beq.n	8003440 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2220      	movs	r2, #32
 8003438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e03a      	b.n	80034b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10b      	bne.n	800345e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	881b      	ldrh	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003454:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	3302      	adds	r3, #2
 800345a:	61bb      	str	r3, [r7, #24]
 800345c:	e007      	b.n	800346e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	781a      	ldrb	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	3301      	adds	r3, #1
 800346c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003472:	b29b      	uxth	r3, r3
 8003474:	3b01      	subs	r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003480:	b29b      	uxth	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1cb      	bne.n	800341e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	2200      	movs	r2, #0
 800348e:	2140      	movs	r1, #64	@ 0x40
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 fae8 	bl	8003a66 <UART_WaitOnFlagUntilTimeout>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d005      	beq.n	80034a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2220      	movs	r2, #32
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e006      	b.n	80034b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2220      	movs	r2, #32
 80034ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80034b0:	2300      	movs	r3, #0
 80034b2:	e000      	b.n	80034b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80034b4:	2302      	movs	r3, #2
  }
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3720      	adds	r7, #32
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}

080034be <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034be:	b580      	push	{r7, lr}
 80034c0:	b084      	sub	sp, #16
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	60f8      	str	r0, [r7, #12]
 80034c6:	60b9      	str	r1, [r7, #8]
 80034c8:	4613      	mov	r3, r2
 80034ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b20      	cmp	r3, #32
 80034d6:	d112      	bne.n	80034fe <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d002      	beq.n	80034e4 <HAL_UART_Receive_IT+0x26>
 80034de:	88fb      	ldrh	r3, [r7, #6]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e00b      	b.n	8003500 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80034ee:	88fb      	ldrh	r3, [r7, #6]
 80034f0:	461a      	mov	r2, r3
 80034f2:	68b9      	ldr	r1, [r7, #8]
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 fb0f 	bl	8003b18 <UART_Start_Receive_IT>
 80034fa:	4603      	mov	r3, r0
 80034fc:	e000      	b.n	8003500 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80034fe:	2302      	movs	r3, #2
  }
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b0ba      	sub	sp, #232	@ 0xe8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800352e:	2300      	movs	r3, #0
 8003530:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003534:	2300      	movs	r3, #0
 8003536:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800353a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003546:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10f      	bne.n	800356e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800354e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003552:	f003 0320 	and.w	r3, r3, #32
 8003556:	2b00      	cmp	r3, #0
 8003558:	d009      	beq.n	800356e <HAL_UART_IRQHandler+0x66>
 800355a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fbec 	bl	8003d44 <UART_Receive_IT>
      return;
 800356c:	e25b      	b.n	8003a26 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800356e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 80de 	beq.w	8003734 <HAL_UART_IRQHandler+0x22c>
 8003578:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d106      	bne.n	8003592 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003588:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80d1 	beq.w	8003734 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <HAL_UART_IRQHandler+0xae>
 800359e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ae:	f043 0201 	orr.w	r2, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ba:	f003 0304 	and.w	r3, r3, #4
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00b      	beq.n	80035da <HAL_UART_IRQHandler+0xd2>
 80035c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d2:	f043 0202 	orr.w	r2, r3, #2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00b      	beq.n	80035fe <HAL_UART_IRQHandler+0xf6>
 80035e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d005      	beq.n	80035fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f6:	f043 0204 	orr.w	r2, r3, #4
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d011      	beq.n	800362e <HAL_UART_IRQHandler+0x126>
 800360a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003626:	f043 0208 	orr.w	r2, r3, #8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 81f2 	beq.w	8003a1c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800363c:	f003 0320 	and.w	r3, r3, #32
 8003640:	2b00      	cmp	r3, #0
 8003642:	d008      	beq.n	8003656 <HAL_UART_IRQHandler+0x14e>
 8003644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003648:	f003 0320 	and.w	r3, r3, #32
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fb77 	bl	8003d44 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	695b      	ldr	r3, [r3, #20]
 800365c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003660:	2b00      	cmp	r3, #0
 8003662:	bf14      	ite	ne
 8003664:	2301      	movne	r3, #1
 8003666:	2300      	moveq	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d103      	bne.n	8003682 <HAL_UART_IRQHandler+0x17a>
 800367a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800367e:	2b00      	cmp	r3, #0
 8003680:	d04f      	beq.n	8003722 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 fa81 	bl	8003b8a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003692:	2b00      	cmp	r3, #0
 8003694:	d041      	beq.n	800371a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3314      	adds	r3, #20
 800369c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036a4:	e853 3f00 	ldrex	r3, [r3]
 80036a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80036ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80036b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3314      	adds	r3, #20
 80036be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80036c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80036c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80036ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80036d2:	e841 2300 	strex	r3, r2, [r1]
 80036d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80036da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1d9      	bne.n	8003696 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d013      	beq.n	8003712 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ee:	4a7e      	ldr	r2, [pc, #504]	@ (80038e8 <HAL_UART_IRQHandler+0x3e0>)
 80036f0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fe f86a 	bl	80017d0 <HAL_DMA_Abort_IT>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d016      	beq.n	8003730 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800370c:	4610      	mov	r0, r2
 800370e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003710:	e00e      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f993 	bl	8003a3e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003718:	e00a      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f98f 	bl	8003a3e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003720:	e006      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f98b 	bl	8003a3e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800372e:	e175      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003730:	bf00      	nop
    return;
 8003732:	e173      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003738:	2b01      	cmp	r3, #1
 800373a:	f040 814f 	bne.w	80039dc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800373e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 8148 	beq.w	80039dc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800374c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 8141 	beq.w	80039dc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	60bb      	str	r3, [r7, #8]
 800376e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800377a:	2b00      	cmp	r3, #0
 800377c:	f000 80b6 	beq.w	80038ec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800378c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 8145 	beq.w	8003a20 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800379a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800379e:	429a      	cmp	r2, r3
 80037a0:	f080 813e 	bcs.w	8003a20 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	f000 8088 	beq.w	80038c8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	330c      	adds	r3, #12
 80037be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037c6:	e853 3f00 	ldrex	r3, [r3]
 80037ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80037ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80037d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	330c      	adds	r3, #12
 80037e0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80037e4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ec:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80037f0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80037f4:	e841 2300 	strex	r3, r2, [r1]
 80037f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80037fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1d9      	bne.n	80037b8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	3314      	adds	r3, #20
 800380a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800380e:	e853 3f00 	ldrex	r3, [r3]
 8003812:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003814:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003816:	f023 0301 	bic.w	r3, r3, #1
 800381a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	3314      	adds	r3, #20
 8003824:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003828:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800382c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003830:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003834:	e841 2300 	strex	r3, r2, [r1]
 8003838:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800383a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1e1      	bne.n	8003804 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	3314      	adds	r3, #20
 8003846:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003848:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800384a:	e853 3f00 	ldrex	r3, [r3]
 800384e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003850:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003852:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003856:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	3314      	adds	r3, #20
 8003860:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003864:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003866:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003868:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800386a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800386c:	e841 2300 	strex	r3, r2, [r1]
 8003870:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003872:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e3      	bne.n	8003840 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	330c      	adds	r3, #12
 800388c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003890:	e853 3f00 	ldrex	r3, [r3]
 8003894:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003898:	f023 0310 	bic.w	r3, r3, #16
 800389c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	330c      	adds	r3, #12
 80038a6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80038aa:	65ba      	str	r2, [r7, #88]	@ 0x58
 80038ac:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038b2:	e841 2300 	strex	r3, r2, [r1]
 80038b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80038b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1e3      	bne.n	8003886 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fd ff49 	bl	800175a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	b29b      	uxth	r3, r3
 80038dc:	4619      	mov	r1, r3
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f8b6 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038e4:	e09c      	b.n	8003a20 <HAL_UART_IRQHandler+0x518>
 80038e6:	bf00      	nop
 80038e8:	08003c4f 	.word	0x08003c4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003900:	b29b      	uxth	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	f000 808e 	beq.w	8003a24 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003908:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 8089 	beq.w	8003a24 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	330c      	adds	r3, #12
 8003918:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800391a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800391c:	e853 3f00 	ldrex	r3, [r3]
 8003920:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003924:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003928:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	330c      	adds	r3, #12
 8003932:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003936:	647a      	str	r2, [r7, #68]	@ 0x44
 8003938:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800393c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800393e:	e841 2300 	strex	r3, r2, [r1]
 8003942:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1e3      	bne.n	8003912 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	3314      	adds	r3, #20
 8003950:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003954:	e853 3f00 	ldrex	r3, [r3]
 8003958:	623b      	str	r3, [r7, #32]
   return(result);
 800395a:	6a3b      	ldr	r3, [r7, #32]
 800395c:	f023 0301 	bic.w	r3, r3, #1
 8003960:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	3314      	adds	r3, #20
 800396a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800396e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003970:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003976:	e841 2300 	strex	r3, r2, [r1]
 800397a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800397c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1e3      	bne.n	800394a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2220      	movs	r2, #32
 8003986:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	330c      	adds	r3, #12
 8003996:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	e853 3f00 	ldrex	r3, [r3]
 800399e:	60fb      	str	r3, [r7, #12]
   return(result);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f023 0310 	bic.w	r3, r3, #16
 80039a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	330c      	adds	r3, #12
 80039b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80039b4:	61fa      	str	r2, [r7, #28]
 80039b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b8:	69b9      	ldr	r1, [r7, #24]
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	e841 2300 	strex	r3, r2, [r1]
 80039c0:	617b      	str	r3, [r7, #20]
   return(result);
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1e3      	bne.n	8003990 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80039d2:	4619      	mov	r1, r3
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 f83b 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039da:	e023      	b.n	8003a24 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80039dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d009      	beq.n	80039fc <HAL_UART_IRQHandler+0x4f4>
 80039e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f93e 	bl	8003c76 <UART_Transmit_IT>
    return;
 80039fa:	e014      	b.n	8003a26 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00e      	beq.n	8003a26 <HAL_UART_IRQHandler+0x51e>
 8003a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d008      	beq.n	8003a26 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 f97d 	bl	8003d14 <UART_EndTransmit_IT>
    return;
 8003a1a:	e004      	b.n	8003a26 <HAL_UART_IRQHandler+0x51e>
    return;
 8003a1c:	bf00      	nop
 8003a1e:	e002      	b.n	8003a26 <HAL_UART_IRQHandler+0x51e>
      return;
 8003a20:	bf00      	nop
 8003a22:	e000      	b.n	8003a26 <HAL_UART_IRQHandler+0x51e>
      return;
 8003a24:	bf00      	nop
  }
}
 8003a26:	37e8      	adds	r7, #232	@ 0xe8
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc80      	pop	{r7}
 8003a3c:	4770      	bx	lr

08003a3e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b083      	sub	sp, #12
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr

08003a50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bc80      	pop	{r7}
 8003a64:	4770      	bx	lr

08003a66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b086      	sub	sp, #24
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	60f8      	str	r0, [r7, #12]
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	603b      	str	r3, [r7, #0]
 8003a72:	4613      	mov	r3, r2
 8003a74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a76:	e03b      	b.n	8003af0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a78:	6a3b      	ldr	r3, [r7, #32]
 8003a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a7e:	d037      	beq.n	8003af0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a80:	f7fd fd30 	bl	80014e4 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	6a3a      	ldr	r2, [r7, #32]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d302      	bcc.n	8003a96 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e03a      	b.n	8003b10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d023      	beq.n	8003af0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2b80      	cmp	r3, #128	@ 0x80
 8003aac:	d020      	beq.n	8003af0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2b40      	cmp	r3, #64	@ 0x40
 8003ab2:	d01d      	beq.n	8003af0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b08      	cmp	r3, #8
 8003ac0:	d116      	bne.n	8003af0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	617b      	str	r3, [r7, #20]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	617b      	str	r3, [r7, #20]
 8003ad6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f000 f856 	bl	8003b8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2208      	movs	r2, #8
 8003ae2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e00f      	b.n	8003b10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	4013      	ands	r3, r2
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	bf0c      	ite	eq
 8003b00:	2301      	moveq	r3, #1
 8003b02:	2300      	movne	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	461a      	mov	r2, r3
 8003b08:	79fb      	ldrb	r3, [r7, #7]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d0b4      	beq.n	8003a78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3718      	adds	r7, #24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	4613      	mov	r3, r2
 8003b24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	88fa      	ldrh	r2, [r7, #6]
 8003b30:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	88fa      	ldrh	r2, [r7, #6]
 8003b36:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2222      	movs	r2, #34	@ 0x22
 8003b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68da      	ldr	r2, [r3, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b5c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695a      	ldr	r2, [r3, #20]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f042 0201 	orr.w	r2, r2, #1
 8003b6c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68da      	ldr	r2, [r3, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f042 0220 	orr.w	r2, r2, #32
 8003b7c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3714      	adds	r7, #20
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr

08003b8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b095      	sub	sp, #84	@ 0x54
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	330c      	adds	r3, #12
 8003b98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b9c:	e853 3f00 	ldrex	r3, [r3]
 8003ba0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	330c      	adds	r3, #12
 8003bb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bb2:	643a      	str	r2, [r7, #64]	@ 0x40
 8003bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bba:	e841 2300 	strex	r3, r2, [r1]
 8003bbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1e5      	bne.n	8003b92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	3314      	adds	r3, #20
 8003bcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bce:	6a3b      	ldr	r3, [r7, #32]
 8003bd0:	e853 3f00 	ldrex	r3, [r3]
 8003bd4:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	f023 0301 	bic.w	r3, r3, #1
 8003bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	3314      	adds	r3, #20
 8003be4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003be6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003be8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bee:	e841 2300 	strex	r3, r2, [r1]
 8003bf2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1e5      	bne.n	8003bc6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d119      	bne.n	8003c36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	330c      	adds	r3, #12
 8003c08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	e853 3f00 	ldrex	r3, [r3]
 8003c10:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	f023 0310 	bic.w	r3, r3, #16
 8003c18:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	330c      	adds	r3, #12
 8003c20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c22:	61ba      	str	r2, [r7, #24]
 8003c24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c26:	6979      	ldr	r1, [r7, #20]
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	e841 2300 	strex	r3, r2, [r1]
 8003c2e:	613b      	str	r3, [r7, #16]
   return(result);
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1e5      	bne.n	8003c02 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2220      	movs	r2, #32
 8003c3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c44:	bf00      	nop
 8003c46:	3754      	adds	r7, #84	@ 0x54
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr

08003c4e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b084      	sub	sp, #16
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f7ff fee8 	bl	8003a3e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c6e:	bf00      	nop
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c76:	b480      	push	{r7}
 8003c78:	b085      	sub	sp, #20
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b21      	cmp	r3, #33	@ 0x21
 8003c88:	d13e      	bne.n	8003d08 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c92:	d114      	bne.n	8003cbe <UART_Transmit_IT+0x48>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d110      	bne.n	8003cbe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cb0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	1c9a      	adds	r2, r3, #2
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	621a      	str	r2, [r3, #32]
 8003cbc:	e008      	b.n	8003cd0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	1c59      	adds	r1, r3, #1
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6211      	str	r1, [r2, #32]
 8003cc8:	781a      	ldrb	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	4619      	mov	r1, r3
 8003cde:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10f      	bne.n	8003d04 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003cf2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68da      	ldr	r2, [r3, #12]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d02:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	e000      	b.n	8003d0a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d08:	2302      	movs	r3, #2
  }
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bc80      	pop	{r7}
 8003d12:	4770      	bx	lr

08003d14 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d2a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f7ff fe79 	bl	8003a2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b08c      	sub	sp, #48	@ 0x30
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b22      	cmp	r3, #34	@ 0x22
 8003d56:	f040 80ae 	bne.w	8003eb6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d62:	d117      	bne.n	8003d94 <UART_Receive_IT+0x50>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d113      	bne.n	8003d94 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d86:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8c:	1c9a      	adds	r2, r3, #2
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d92:	e026      	b.n	8003de2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003da6:	d007      	beq.n	8003db8 <UART_Receive_IT+0x74>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10a      	bne.n	8003dc6 <UART_Receive_IT+0x82>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d106      	bne.n	8003dc6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	b2da      	uxtb	r2, r3
 8003dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc2:	701a      	strb	r2, [r3, #0]
 8003dc4:	e008      	b.n	8003dd8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	4619      	mov	r1, r3
 8003df0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d15d      	bne.n	8003eb2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68da      	ldr	r2, [r3, #12]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 0220 	bic.w	r2, r2, #32
 8003e04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68da      	ldr	r2, [r3, #12]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695a      	ldr	r2, [r3, #20]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f022 0201 	bic.w	r2, r2, #1
 8003e24:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d135      	bne.n	8003ea8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	330c      	adds	r3, #12
 8003e48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	e853 3f00 	ldrex	r3, [r3]
 8003e50:	613b      	str	r3, [r7, #16]
   return(result);
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	f023 0310 	bic.w	r3, r3, #16
 8003e58:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	330c      	adds	r3, #12
 8003e60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e62:	623a      	str	r2, [r7, #32]
 8003e64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e66:	69f9      	ldr	r1, [r7, #28]
 8003e68:	6a3a      	ldr	r2, [r7, #32]
 8003e6a:	e841 2300 	strex	r3, r2, [r1]
 8003e6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1e5      	bne.n	8003e42 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0310 	and.w	r3, r3, #16
 8003e80:	2b10      	cmp	r3, #16
 8003e82:	d10a      	bne.n	8003e9a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e84:	2300      	movs	r3, #0
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	60fb      	str	r3, [r7, #12]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f7ff fdd5 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
 8003ea6:	e002      	b.n	8003eae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7fd f82f 	bl	8000f0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	e002      	b.n	8003eb8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	e000      	b.n	8003eb8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003eb6:	2302      	movs	r3, #2
  }
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3730      	adds	r7, #48	@ 0x30
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	689a      	ldr	r2, [r3, #8]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	695b      	ldr	r3, [r3, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003efa:	f023 030c 	bic.w	r3, r3, #12
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6812      	ldr	r2, [r2, #0]
 8003f02:	68b9      	ldr	r1, [r7, #8]
 8003f04:	430b      	orrs	r3, r1
 8003f06:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699a      	ldr	r2, [r3, #24]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a2c      	ldr	r2, [pc, #176]	@ (8003fd4 <UART_SetConfig+0x114>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d103      	bne.n	8003f30 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f28:	f7fe fef8 	bl	8002d1c <HAL_RCC_GetPCLK2Freq>
 8003f2c:	60f8      	str	r0, [r7, #12]
 8003f2e:	e002      	b.n	8003f36 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f30:	f7fe fee0 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8003f34:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4413      	add	r3, r2
 8003f3e:	009a      	lsls	r2, r3, #2
 8003f40:	441a      	add	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4c:	4a22      	ldr	r2, [pc, #136]	@ (8003fd8 <UART_SetConfig+0x118>)
 8003f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f52:	095b      	lsrs	r3, r3, #5
 8003f54:	0119      	lsls	r1, r3, #4
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	009a      	lsls	r2, r3, #2
 8003f60:	441a      	add	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003fd8 <UART_SetConfig+0x118>)
 8003f6e:	fba3 0302 	umull	r0, r3, r3, r2
 8003f72:	095b      	lsrs	r3, r3, #5
 8003f74:	2064      	movs	r0, #100	@ 0x64
 8003f76:	fb00 f303 	mul.w	r3, r0, r3
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	011b      	lsls	r3, r3, #4
 8003f7e:	3332      	adds	r3, #50	@ 0x32
 8003f80:	4a15      	ldr	r2, [pc, #84]	@ (8003fd8 <UART_SetConfig+0x118>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f8c:	4419      	add	r1, r3
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	4613      	mov	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	009a      	lsls	r2, r3, #2
 8003f98:	441a      	add	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd8 <UART_SetConfig+0x118>)
 8003fa6:	fba3 0302 	umull	r0, r3, r3, r2
 8003faa:	095b      	lsrs	r3, r3, #5
 8003fac:	2064      	movs	r0, #100	@ 0x64
 8003fae:	fb00 f303 	mul.w	r3, r0, r3
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	011b      	lsls	r3, r3, #4
 8003fb6:	3332      	adds	r3, #50	@ 0x32
 8003fb8:	4a07      	ldr	r2, [pc, #28]	@ (8003fd8 <UART_SetConfig+0x118>)
 8003fba:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbe:	095b      	lsrs	r3, r3, #5
 8003fc0:	f003 020f 	and.w	r2, r3, #15
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	440a      	add	r2, r1
 8003fca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003fcc:	bf00      	nop
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40013800 	.word	0x40013800
 8003fd8:	51eb851f 	.word	0x51eb851f

08003fdc <std>:
 8003fdc:	2300      	movs	r3, #0
 8003fde:	b510      	push	{r4, lr}
 8003fe0:	4604      	mov	r4, r0
 8003fe2:	e9c0 3300 	strd	r3, r3, [r0]
 8003fe6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fea:	6083      	str	r3, [r0, #8]
 8003fec:	8181      	strh	r1, [r0, #12]
 8003fee:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ff0:	81c2      	strh	r2, [r0, #14]
 8003ff2:	6183      	str	r3, [r0, #24]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	2208      	movs	r2, #8
 8003ff8:	305c      	adds	r0, #92	@ 0x5c
 8003ffa:	f000 f954 	bl	80042a6 <memset>
 8003ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8004034 <std+0x58>)
 8004000:	6224      	str	r4, [r4, #32]
 8004002:	6263      	str	r3, [r4, #36]	@ 0x24
 8004004:	4b0c      	ldr	r3, [pc, #48]	@ (8004038 <std+0x5c>)
 8004006:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004008:	4b0c      	ldr	r3, [pc, #48]	@ (800403c <std+0x60>)
 800400a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800400c:	4b0c      	ldr	r3, [pc, #48]	@ (8004040 <std+0x64>)
 800400e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004010:	4b0c      	ldr	r3, [pc, #48]	@ (8004044 <std+0x68>)
 8004012:	429c      	cmp	r4, r3
 8004014:	d006      	beq.n	8004024 <std+0x48>
 8004016:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800401a:	4294      	cmp	r4, r2
 800401c:	d002      	beq.n	8004024 <std+0x48>
 800401e:	33d0      	adds	r3, #208	@ 0xd0
 8004020:	429c      	cmp	r4, r3
 8004022:	d105      	bne.n	8004030 <std+0x54>
 8004024:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800402c:	f000 ba22 	b.w	8004474 <__retarget_lock_init_recursive>
 8004030:	bd10      	pop	{r4, pc}
 8004032:	bf00      	nop
 8004034:	0800421d 	.word	0x0800421d
 8004038:	08004243 	.word	0x08004243
 800403c:	0800427b 	.word	0x0800427b
 8004040:	0800429f 	.word	0x0800429f
 8004044:	200001dc 	.word	0x200001dc

08004048 <stdio_exit_handler>:
 8004048:	4a02      	ldr	r2, [pc, #8]	@ (8004054 <stdio_exit_handler+0xc>)
 800404a:	4903      	ldr	r1, [pc, #12]	@ (8004058 <stdio_exit_handler+0x10>)
 800404c:	4803      	ldr	r0, [pc, #12]	@ (800405c <stdio_exit_handler+0x14>)
 800404e:	f000 b869 	b.w	8004124 <_fwalk_sglue>
 8004052:	bf00      	nop
 8004054:	2000000c 	.word	0x2000000c
 8004058:	080053b5 	.word	0x080053b5
 800405c:	2000001c 	.word	0x2000001c

08004060 <cleanup_stdio>:
 8004060:	6841      	ldr	r1, [r0, #4]
 8004062:	4b0c      	ldr	r3, [pc, #48]	@ (8004094 <cleanup_stdio+0x34>)
 8004064:	b510      	push	{r4, lr}
 8004066:	4299      	cmp	r1, r3
 8004068:	4604      	mov	r4, r0
 800406a:	d001      	beq.n	8004070 <cleanup_stdio+0x10>
 800406c:	f001 f9a2 	bl	80053b4 <_fflush_r>
 8004070:	68a1      	ldr	r1, [r4, #8]
 8004072:	4b09      	ldr	r3, [pc, #36]	@ (8004098 <cleanup_stdio+0x38>)
 8004074:	4299      	cmp	r1, r3
 8004076:	d002      	beq.n	800407e <cleanup_stdio+0x1e>
 8004078:	4620      	mov	r0, r4
 800407a:	f001 f99b 	bl	80053b4 <_fflush_r>
 800407e:	68e1      	ldr	r1, [r4, #12]
 8004080:	4b06      	ldr	r3, [pc, #24]	@ (800409c <cleanup_stdio+0x3c>)
 8004082:	4299      	cmp	r1, r3
 8004084:	d004      	beq.n	8004090 <cleanup_stdio+0x30>
 8004086:	4620      	mov	r0, r4
 8004088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800408c:	f001 b992 	b.w	80053b4 <_fflush_r>
 8004090:	bd10      	pop	{r4, pc}
 8004092:	bf00      	nop
 8004094:	200001dc 	.word	0x200001dc
 8004098:	20000244 	.word	0x20000244
 800409c:	200002ac 	.word	0x200002ac

080040a0 <global_stdio_init.part.0>:
 80040a0:	b510      	push	{r4, lr}
 80040a2:	4b0b      	ldr	r3, [pc, #44]	@ (80040d0 <global_stdio_init.part.0+0x30>)
 80040a4:	4c0b      	ldr	r4, [pc, #44]	@ (80040d4 <global_stdio_init.part.0+0x34>)
 80040a6:	4a0c      	ldr	r2, [pc, #48]	@ (80040d8 <global_stdio_init.part.0+0x38>)
 80040a8:	4620      	mov	r0, r4
 80040aa:	601a      	str	r2, [r3, #0]
 80040ac:	2104      	movs	r1, #4
 80040ae:	2200      	movs	r2, #0
 80040b0:	f7ff ff94 	bl	8003fdc <std>
 80040b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80040b8:	2201      	movs	r2, #1
 80040ba:	2109      	movs	r1, #9
 80040bc:	f7ff ff8e 	bl	8003fdc <std>
 80040c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80040c4:	2202      	movs	r2, #2
 80040c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040ca:	2112      	movs	r1, #18
 80040cc:	f7ff bf86 	b.w	8003fdc <std>
 80040d0:	20000314 	.word	0x20000314
 80040d4:	200001dc 	.word	0x200001dc
 80040d8:	08004049 	.word	0x08004049

080040dc <__sfp_lock_acquire>:
 80040dc:	4801      	ldr	r0, [pc, #4]	@ (80040e4 <__sfp_lock_acquire+0x8>)
 80040de:	f000 b9ca 	b.w	8004476 <__retarget_lock_acquire_recursive>
 80040e2:	bf00      	nop
 80040e4:	2000031d 	.word	0x2000031d

080040e8 <__sfp_lock_release>:
 80040e8:	4801      	ldr	r0, [pc, #4]	@ (80040f0 <__sfp_lock_release+0x8>)
 80040ea:	f000 b9c5 	b.w	8004478 <__retarget_lock_release_recursive>
 80040ee:	bf00      	nop
 80040f0:	2000031d 	.word	0x2000031d

080040f4 <__sinit>:
 80040f4:	b510      	push	{r4, lr}
 80040f6:	4604      	mov	r4, r0
 80040f8:	f7ff fff0 	bl	80040dc <__sfp_lock_acquire>
 80040fc:	6a23      	ldr	r3, [r4, #32]
 80040fe:	b11b      	cbz	r3, 8004108 <__sinit+0x14>
 8004100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004104:	f7ff bff0 	b.w	80040e8 <__sfp_lock_release>
 8004108:	4b04      	ldr	r3, [pc, #16]	@ (800411c <__sinit+0x28>)
 800410a:	6223      	str	r3, [r4, #32]
 800410c:	4b04      	ldr	r3, [pc, #16]	@ (8004120 <__sinit+0x2c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1f5      	bne.n	8004100 <__sinit+0xc>
 8004114:	f7ff ffc4 	bl	80040a0 <global_stdio_init.part.0>
 8004118:	e7f2      	b.n	8004100 <__sinit+0xc>
 800411a:	bf00      	nop
 800411c:	08004061 	.word	0x08004061
 8004120:	20000314 	.word	0x20000314

08004124 <_fwalk_sglue>:
 8004124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004128:	4607      	mov	r7, r0
 800412a:	4688      	mov	r8, r1
 800412c:	4614      	mov	r4, r2
 800412e:	2600      	movs	r6, #0
 8004130:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004134:	f1b9 0901 	subs.w	r9, r9, #1
 8004138:	d505      	bpl.n	8004146 <_fwalk_sglue+0x22>
 800413a:	6824      	ldr	r4, [r4, #0]
 800413c:	2c00      	cmp	r4, #0
 800413e:	d1f7      	bne.n	8004130 <_fwalk_sglue+0xc>
 8004140:	4630      	mov	r0, r6
 8004142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004146:	89ab      	ldrh	r3, [r5, #12]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d907      	bls.n	800415c <_fwalk_sglue+0x38>
 800414c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004150:	3301      	adds	r3, #1
 8004152:	d003      	beq.n	800415c <_fwalk_sglue+0x38>
 8004154:	4629      	mov	r1, r5
 8004156:	4638      	mov	r0, r7
 8004158:	47c0      	blx	r8
 800415a:	4306      	orrs	r6, r0
 800415c:	3568      	adds	r5, #104	@ 0x68
 800415e:	e7e9      	b.n	8004134 <_fwalk_sglue+0x10>

08004160 <sniprintf>:
 8004160:	b40c      	push	{r2, r3}
 8004162:	b530      	push	{r4, r5, lr}
 8004164:	4b17      	ldr	r3, [pc, #92]	@ (80041c4 <sniprintf+0x64>)
 8004166:	1e0c      	subs	r4, r1, #0
 8004168:	681d      	ldr	r5, [r3, #0]
 800416a:	b09d      	sub	sp, #116	@ 0x74
 800416c:	da08      	bge.n	8004180 <sniprintf+0x20>
 800416e:	238b      	movs	r3, #139	@ 0x8b
 8004170:	f04f 30ff 	mov.w	r0, #4294967295
 8004174:	602b      	str	r3, [r5, #0]
 8004176:	b01d      	add	sp, #116	@ 0x74
 8004178:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800417c:	b002      	add	sp, #8
 800417e:	4770      	bx	lr
 8004180:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004184:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004188:	bf0c      	ite	eq
 800418a:	4623      	moveq	r3, r4
 800418c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004190:	9304      	str	r3, [sp, #16]
 8004192:	9307      	str	r3, [sp, #28]
 8004194:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004198:	9002      	str	r0, [sp, #8]
 800419a:	9006      	str	r0, [sp, #24]
 800419c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80041a0:	4628      	mov	r0, r5
 80041a2:	ab21      	add	r3, sp, #132	@ 0x84
 80041a4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80041a6:	a902      	add	r1, sp, #8
 80041a8:	9301      	str	r3, [sp, #4]
 80041aa:	f000 fadf 	bl	800476c <_svfiprintf_r>
 80041ae:	1c43      	adds	r3, r0, #1
 80041b0:	bfbc      	itt	lt
 80041b2:	238b      	movlt	r3, #139	@ 0x8b
 80041b4:	602b      	strlt	r3, [r5, #0]
 80041b6:	2c00      	cmp	r4, #0
 80041b8:	d0dd      	beq.n	8004176 <sniprintf+0x16>
 80041ba:	2200      	movs	r2, #0
 80041bc:	9b02      	ldr	r3, [sp, #8]
 80041be:	701a      	strb	r2, [r3, #0]
 80041c0:	e7d9      	b.n	8004176 <sniprintf+0x16>
 80041c2:	bf00      	nop
 80041c4:	20000018 	.word	0x20000018

080041c8 <siscanf>:
 80041c8:	b40e      	push	{r1, r2, r3}
 80041ca:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80041ce:	b530      	push	{r4, r5, lr}
 80041d0:	b09c      	sub	sp, #112	@ 0x70
 80041d2:	ac1f      	add	r4, sp, #124	@ 0x7c
 80041d4:	f854 5b04 	ldr.w	r5, [r4], #4
 80041d8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80041dc:	9002      	str	r0, [sp, #8]
 80041de:	9006      	str	r0, [sp, #24]
 80041e0:	f7fb ffb4 	bl	800014c <strlen>
 80041e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004214 <siscanf+0x4c>)
 80041e6:	9003      	str	r0, [sp, #12]
 80041e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041ea:	2300      	movs	r3, #0
 80041ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 80041ee:	9314      	str	r3, [sp, #80]	@ 0x50
 80041f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80041f4:	9007      	str	r0, [sp, #28]
 80041f6:	4808      	ldr	r0, [pc, #32]	@ (8004218 <siscanf+0x50>)
 80041f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80041fc:	462a      	mov	r2, r5
 80041fe:	4623      	mov	r3, r4
 8004200:	a902      	add	r1, sp, #8
 8004202:	6800      	ldr	r0, [r0, #0]
 8004204:	9401      	str	r4, [sp, #4]
 8004206:	f000 fc05 	bl	8004a14 <__ssvfiscanf_r>
 800420a:	b01c      	add	sp, #112	@ 0x70
 800420c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004210:	b003      	add	sp, #12
 8004212:	4770      	bx	lr
 8004214:	0800423f 	.word	0x0800423f
 8004218:	20000018 	.word	0x20000018

0800421c <__sread>:
 800421c:	b510      	push	{r4, lr}
 800421e:	460c      	mov	r4, r1
 8004220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004224:	f000 f8d8 	bl	80043d8 <_read_r>
 8004228:	2800      	cmp	r0, #0
 800422a:	bfab      	itete	ge
 800422c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800422e:	89a3      	ldrhlt	r3, [r4, #12]
 8004230:	181b      	addge	r3, r3, r0
 8004232:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004236:	bfac      	ite	ge
 8004238:	6563      	strge	r3, [r4, #84]	@ 0x54
 800423a:	81a3      	strhlt	r3, [r4, #12]
 800423c:	bd10      	pop	{r4, pc}

0800423e <__seofread>:
 800423e:	2000      	movs	r0, #0
 8004240:	4770      	bx	lr

08004242 <__swrite>:
 8004242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004246:	461f      	mov	r7, r3
 8004248:	898b      	ldrh	r3, [r1, #12]
 800424a:	4605      	mov	r5, r0
 800424c:	05db      	lsls	r3, r3, #23
 800424e:	460c      	mov	r4, r1
 8004250:	4616      	mov	r6, r2
 8004252:	d505      	bpl.n	8004260 <__swrite+0x1e>
 8004254:	2302      	movs	r3, #2
 8004256:	2200      	movs	r2, #0
 8004258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800425c:	f000 f8aa 	bl	80043b4 <_lseek_r>
 8004260:	89a3      	ldrh	r3, [r4, #12]
 8004262:	4632      	mov	r2, r6
 8004264:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004268:	81a3      	strh	r3, [r4, #12]
 800426a:	4628      	mov	r0, r5
 800426c:	463b      	mov	r3, r7
 800426e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004276:	f000 b8c1 	b.w	80043fc <_write_r>

0800427a <__sseek>:
 800427a:	b510      	push	{r4, lr}
 800427c:	460c      	mov	r4, r1
 800427e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004282:	f000 f897 	bl	80043b4 <_lseek_r>
 8004286:	1c43      	adds	r3, r0, #1
 8004288:	89a3      	ldrh	r3, [r4, #12]
 800428a:	bf15      	itete	ne
 800428c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800428e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004292:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004296:	81a3      	strheq	r3, [r4, #12]
 8004298:	bf18      	it	ne
 800429a:	81a3      	strhne	r3, [r4, #12]
 800429c:	bd10      	pop	{r4, pc}

0800429e <__sclose>:
 800429e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042a2:	f000 b877 	b.w	8004394 <_close_r>

080042a6 <memset>:
 80042a6:	4603      	mov	r3, r0
 80042a8:	4402      	add	r2, r0
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d100      	bne.n	80042b0 <memset+0xa>
 80042ae:	4770      	bx	lr
 80042b0:	f803 1b01 	strb.w	r1, [r3], #1
 80042b4:	e7f9      	b.n	80042aa <memset+0x4>

080042b6 <strncpy>:
 80042b6:	4603      	mov	r3, r0
 80042b8:	b510      	push	{r4, lr}
 80042ba:	3901      	subs	r1, #1
 80042bc:	b132      	cbz	r2, 80042cc <strncpy+0x16>
 80042be:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80042c2:	3a01      	subs	r2, #1
 80042c4:	f803 4b01 	strb.w	r4, [r3], #1
 80042c8:	2c00      	cmp	r4, #0
 80042ca:	d1f7      	bne.n	80042bc <strncpy+0x6>
 80042cc:	2100      	movs	r1, #0
 80042ce:	441a      	add	r2, r3
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d100      	bne.n	80042d6 <strncpy+0x20>
 80042d4:	bd10      	pop	{r4, pc}
 80042d6:	f803 1b01 	strb.w	r1, [r3], #1
 80042da:	e7f9      	b.n	80042d0 <strncpy+0x1a>

080042dc <strtok>:
 80042dc:	4b16      	ldr	r3, [pc, #88]	@ (8004338 <strtok+0x5c>)
 80042de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042e2:	681f      	ldr	r7, [r3, #0]
 80042e4:	4605      	mov	r5, r0
 80042e6:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80042e8:	460e      	mov	r6, r1
 80042ea:	b9ec      	cbnz	r4, 8004328 <strtok+0x4c>
 80042ec:	2050      	movs	r0, #80	@ 0x50
 80042ee:	f000 f92b 	bl	8004548 <malloc>
 80042f2:	4602      	mov	r2, r0
 80042f4:	6478      	str	r0, [r7, #68]	@ 0x44
 80042f6:	b920      	cbnz	r0, 8004302 <strtok+0x26>
 80042f8:	215b      	movs	r1, #91	@ 0x5b
 80042fa:	4b10      	ldr	r3, [pc, #64]	@ (800433c <strtok+0x60>)
 80042fc:	4810      	ldr	r0, [pc, #64]	@ (8004340 <strtok+0x64>)
 80042fe:	f000 f8bd 	bl	800447c <__assert_func>
 8004302:	e9c0 4400 	strd	r4, r4, [r0]
 8004306:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800430a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800430e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8004312:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8004316:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800431a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800431e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8004322:	6184      	str	r4, [r0, #24]
 8004324:	7704      	strb	r4, [r0, #28]
 8004326:	6244      	str	r4, [r0, #36]	@ 0x24
 8004328:	4631      	mov	r1, r6
 800432a:	4628      	mov	r0, r5
 800432c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800432e:	2301      	movs	r3, #1
 8004330:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004334:	f000 b806 	b.w	8004344 <__strtok_r>
 8004338:	20000018 	.word	0x20000018
 800433c:	08005ea2 	.word	0x08005ea2
 8004340:	08005eb9 	.word	0x08005eb9

08004344 <__strtok_r>:
 8004344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004346:	4604      	mov	r4, r0
 8004348:	b908      	cbnz	r0, 800434e <__strtok_r+0xa>
 800434a:	6814      	ldr	r4, [r2, #0]
 800434c:	b144      	cbz	r4, 8004360 <__strtok_r+0x1c>
 800434e:	460f      	mov	r7, r1
 8004350:	4620      	mov	r0, r4
 8004352:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004356:	f817 6b01 	ldrb.w	r6, [r7], #1
 800435a:	b91e      	cbnz	r6, 8004364 <__strtok_r+0x20>
 800435c:	b965      	cbnz	r5, 8004378 <__strtok_r+0x34>
 800435e:	6015      	str	r5, [r2, #0]
 8004360:	2000      	movs	r0, #0
 8004362:	e005      	b.n	8004370 <__strtok_r+0x2c>
 8004364:	42b5      	cmp	r5, r6
 8004366:	d1f6      	bne.n	8004356 <__strtok_r+0x12>
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1f0      	bne.n	800434e <__strtok_r+0xa>
 800436c:	6014      	str	r4, [r2, #0]
 800436e:	7003      	strb	r3, [r0, #0]
 8004370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004372:	461c      	mov	r4, r3
 8004374:	e00c      	b.n	8004390 <__strtok_r+0x4c>
 8004376:	b915      	cbnz	r5, 800437e <__strtok_r+0x3a>
 8004378:	460e      	mov	r6, r1
 800437a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800437e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004382:	42ab      	cmp	r3, r5
 8004384:	d1f7      	bne.n	8004376 <__strtok_r+0x32>
 8004386:	2b00      	cmp	r3, #0
 8004388:	d0f3      	beq.n	8004372 <__strtok_r+0x2e>
 800438a:	2300      	movs	r3, #0
 800438c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004390:	6014      	str	r4, [r2, #0]
 8004392:	e7ed      	b.n	8004370 <__strtok_r+0x2c>

08004394 <_close_r>:
 8004394:	b538      	push	{r3, r4, r5, lr}
 8004396:	2300      	movs	r3, #0
 8004398:	4d05      	ldr	r5, [pc, #20]	@ (80043b0 <_close_r+0x1c>)
 800439a:	4604      	mov	r4, r0
 800439c:	4608      	mov	r0, r1
 800439e:	602b      	str	r3, [r5, #0]
 80043a0:	f7fc ff7f 	bl	80012a2 <_close>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	d102      	bne.n	80043ae <_close_r+0x1a>
 80043a8:	682b      	ldr	r3, [r5, #0]
 80043aa:	b103      	cbz	r3, 80043ae <_close_r+0x1a>
 80043ac:	6023      	str	r3, [r4, #0]
 80043ae:	bd38      	pop	{r3, r4, r5, pc}
 80043b0:	20000318 	.word	0x20000318

080043b4 <_lseek_r>:
 80043b4:	b538      	push	{r3, r4, r5, lr}
 80043b6:	4604      	mov	r4, r0
 80043b8:	4608      	mov	r0, r1
 80043ba:	4611      	mov	r1, r2
 80043bc:	2200      	movs	r2, #0
 80043be:	4d05      	ldr	r5, [pc, #20]	@ (80043d4 <_lseek_r+0x20>)
 80043c0:	602a      	str	r2, [r5, #0]
 80043c2:	461a      	mov	r2, r3
 80043c4:	f7fc ff91 	bl	80012ea <_lseek>
 80043c8:	1c43      	adds	r3, r0, #1
 80043ca:	d102      	bne.n	80043d2 <_lseek_r+0x1e>
 80043cc:	682b      	ldr	r3, [r5, #0]
 80043ce:	b103      	cbz	r3, 80043d2 <_lseek_r+0x1e>
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	bd38      	pop	{r3, r4, r5, pc}
 80043d4:	20000318 	.word	0x20000318

080043d8 <_read_r>:
 80043d8:	b538      	push	{r3, r4, r5, lr}
 80043da:	4604      	mov	r4, r0
 80043dc:	4608      	mov	r0, r1
 80043de:	4611      	mov	r1, r2
 80043e0:	2200      	movs	r2, #0
 80043e2:	4d05      	ldr	r5, [pc, #20]	@ (80043f8 <_read_r+0x20>)
 80043e4:	602a      	str	r2, [r5, #0]
 80043e6:	461a      	mov	r2, r3
 80043e8:	f7fc ff22 	bl	8001230 <_read>
 80043ec:	1c43      	adds	r3, r0, #1
 80043ee:	d102      	bne.n	80043f6 <_read_r+0x1e>
 80043f0:	682b      	ldr	r3, [r5, #0]
 80043f2:	b103      	cbz	r3, 80043f6 <_read_r+0x1e>
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	bd38      	pop	{r3, r4, r5, pc}
 80043f8:	20000318 	.word	0x20000318

080043fc <_write_r>:
 80043fc:	b538      	push	{r3, r4, r5, lr}
 80043fe:	4604      	mov	r4, r0
 8004400:	4608      	mov	r0, r1
 8004402:	4611      	mov	r1, r2
 8004404:	2200      	movs	r2, #0
 8004406:	4d05      	ldr	r5, [pc, #20]	@ (800441c <_write_r+0x20>)
 8004408:	602a      	str	r2, [r5, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	f7fc ff2d 	bl	800126a <_write>
 8004410:	1c43      	adds	r3, r0, #1
 8004412:	d102      	bne.n	800441a <_write_r+0x1e>
 8004414:	682b      	ldr	r3, [r5, #0]
 8004416:	b103      	cbz	r3, 800441a <_write_r+0x1e>
 8004418:	6023      	str	r3, [r4, #0]
 800441a:	bd38      	pop	{r3, r4, r5, pc}
 800441c:	20000318 	.word	0x20000318

08004420 <__errno>:
 8004420:	4b01      	ldr	r3, [pc, #4]	@ (8004428 <__errno+0x8>)
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	20000018 	.word	0x20000018

0800442c <__libc_init_array>:
 800442c:	b570      	push	{r4, r5, r6, lr}
 800442e:	2600      	movs	r6, #0
 8004430:	4d0c      	ldr	r5, [pc, #48]	@ (8004464 <__libc_init_array+0x38>)
 8004432:	4c0d      	ldr	r4, [pc, #52]	@ (8004468 <__libc_init_array+0x3c>)
 8004434:	1b64      	subs	r4, r4, r5
 8004436:	10a4      	asrs	r4, r4, #2
 8004438:	42a6      	cmp	r6, r4
 800443a:	d109      	bne.n	8004450 <__libc_init_array+0x24>
 800443c:	f001 fc72 	bl	8005d24 <_init>
 8004440:	2600      	movs	r6, #0
 8004442:	4d0a      	ldr	r5, [pc, #40]	@ (800446c <__libc_init_array+0x40>)
 8004444:	4c0a      	ldr	r4, [pc, #40]	@ (8004470 <__libc_init_array+0x44>)
 8004446:	1b64      	subs	r4, r4, r5
 8004448:	10a4      	asrs	r4, r4, #2
 800444a:	42a6      	cmp	r6, r4
 800444c:	d105      	bne.n	800445a <__libc_init_array+0x2e>
 800444e:	bd70      	pop	{r4, r5, r6, pc}
 8004450:	f855 3b04 	ldr.w	r3, [r5], #4
 8004454:	4798      	blx	r3
 8004456:	3601      	adds	r6, #1
 8004458:	e7ee      	b.n	8004438 <__libc_init_array+0xc>
 800445a:	f855 3b04 	ldr.w	r3, [r5], #4
 800445e:	4798      	blx	r3
 8004460:	3601      	adds	r6, #1
 8004462:	e7f2      	b.n	800444a <__libc_init_array+0x1e>
 8004464:	080060a8 	.word	0x080060a8
 8004468:	080060a8 	.word	0x080060a8
 800446c:	080060a8 	.word	0x080060a8
 8004470:	080060ac 	.word	0x080060ac

08004474 <__retarget_lock_init_recursive>:
 8004474:	4770      	bx	lr

08004476 <__retarget_lock_acquire_recursive>:
 8004476:	4770      	bx	lr

08004478 <__retarget_lock_release_recursive>:
 8004478:	4770      	bx	lr
	...

0800447c <__assert_func>:
 800447c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800447e:	4614      	mov	r4, r2
 8004480:	461a      	mov	r2, r3
 8004482:	4b09      	ldr	r3, [pc, #36]	@ (80044a8 <__assert_func+0x2c>)
 8004484:	4605      	mov	r5, r0
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68d8      	ldr	r0, [r3, #12]
 800448a:	b954      	cbnz	r4, 80044a2 <__assert_func+0x26>
 800448c:	4b07      	ldr	r3, [pc, #28]	@ (80044ac <__assert_func+0x30>)
 800448e:	461c      	mov	r4, r3
 8004490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004494:	9100      	str	r1, [sp, #0]
 8004496:	462b      	mov	r3, r5
 8004498:	4905      	ldr	r1, [pc, #20]	@ (80044b0 <__assert_func+0x34>)
 800449a:	f000 ffb3 	bl	8005404 <fiprintf>
 800449e:	f001 f87b 	bl	8005598 <abort>
 80044a2:	4b04      	ldr	r3, [pc, #16]	@ (80044b4 <__assert_func+0x38>)
 80044a4:	e7f4      	b.n	8004490 <__assert_func+0x14>
 80044a6:	bf00      	nop
 80044a8:	20000018 	.word	0x20000018
 80044ac:	08005f4e 	.word	0x08005f4e
 80044b0:	08005f20 	.word	0x08005f20
 80044b4:	08005f13 	.word	0x08005f13

080044b8 <_free_r>:
 80044b8:	b538      	push	{r3, r4, r5, lr}
 80044ba:	4605      	mov	r5, r0
 80044bc:	2900      	cmp	r1, #0
 80044be:	d040      	beq.n	8004542 <_free_r+0x8a>
 80044c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044c4:	1f0c      	subs	r4, r1, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bfb8      	it	lt
 80044ca:	18e4      	addlt	r4, r4, r3
 80044cc:	f000 f8e6 	bl	800469c <__malloc_lock>
 80044d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004544 <_free_r+0x8c>)
 80044d2:	6813      	ldr	r3, [r2, #0]
 80044d4:	b933      	cbnz	r3, 80044e4 <_free_r+0x2c>
 80044d6:	6063      	str	r3, [r4, #4]
 80044d8:	6014      	str	r4, [r2, #0]
 80044da:	4628      	mov	r0, r5
 80044dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044e0:	f000 b8e2 	b.w	80046a8 <__malloc_unlock>
 80044e4:	42a3      	cmp	r3, r4
 80044e6:	d908      	bls.n	80044fa <_free_r+0x42>
 80044e8:	6820      	ldr	r0, [r4, #0]
 80044ea:	1821      	adds	r1, r4, r0
 80044ec:	428b      	cmp	r3, r1
 80044ee:	bf01      	itttt	eq
 80044f0:	6819      	ldreq	r1, [r3, #0]
 80044f2:	685b      	ldreq	r3, [r3, #4]
 80044f4:	1809      	addeq	r1, r1, r0
 80044f6:	6021      	streq	r1, [r4, #0]
 80044f8:	e7ed      	b.n	80044d6 <_free_r+0x1e>
 80044fa:	461a      	mov	r2, r3
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	b10b      	cbz	r3, 8004504 <_free_r+0x4c>
 8004500:	42a3      	cmp	r3, r4
 8004502:	d9fa      	bls.n	80044fa <_free_r+0x42>
 8004504:	6811      	ldr	r1, [r2, #0]
 8004506:	1850      	adds	r0, r2, r1
 8004508:	42a0      	cmp	r0, r4
 800450a:	d10b      	bne.n	8004524 <_free_r+0x6c>
 800450c:	6820      	ldr	r0, [r4, #0]
 800450e:	4401      	add	r1, r0
 8004510:	1850      	adds	r0, r2, r1
 8004512:	4283      	cmp	r3, r0
 8004514:	6011      	str	r1, [r2, #0]
 8004516:	d1e0      	bne.n	80044da <_free_r+0x22>
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	4408      	add	r0, r1
 800451e:	6010      	str	r0, [r2, #0]
 8004520:	6053      	str	r3, [r2, #4]
 8004522:	e7da      	b.n	80044da <_free_r+0x22>
 8004524:	d902      	bls.n	800452c <_free_r+0x74>
 8004526:	230c      	movs	r3, #12
 8004528:	602b      	str	r3, [r5, #0]
 800452a:	e7d6      	b.n	80044da <_free_r+0x22>
 800452c:	6820      	ldr	r0, [r4, #0]
 800452e:	1821      	adds	r1, r4, r0
 8004530:	428b      	cmp	r3, r1
 8004532:	bf01      	itttt	eq
 8004534:	6819      	ldreq	r1, [r3, #0]
 8004536:	685b      	ldreq	r3, [r3, #4]
 8004538:	1809      	addeq	r1, r1, r0
 800453a:	6021      	streq	r1, [r4, #0]
 800453c:	6063      	str	r3, [r4, #4]
 800453e:	6054      	str	r4, [r2, #4]
 8004540:	e7cb      	b.n	80044da <_free_r+0x22>
 8004542:	bd38      	pop	{r3, r4, r5, pc}
 8004544:	20000324 	.word	0x20000324

08004548 <malloc>:
 8004548:	4b02      	ldr	r3, [pc, #8]	@ (8004554 <malloc+0xc>)
 800454a:	4601      	mov	r1, r0
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	f000 b825 	b.w	800459c <_malloc_r>
 8004552:	bf00      	nop
 8004554:	20000018 	.word	0x20000018

08004558 <sbrk_aligned>:
 8004558:	b570      	push	{r4, r5, r6, lr}
 800455a:	4e0f      	ldr	r6, [pc, #60]	@ (8004598 <sbrk_aligned+0x40>)
 800455c:	460c      	mov	r4, r1
 800455e:	6831      	ldr	r1, [r6, #0]
 8004560:	4605      	mov	r5, r0
 8004562:	b911      	cbnz	r1, 800456a <sbrk_aligned+0x12>
 8004564:	f000 ffec 	bl	8005540 <_sbrk_r>
 8004568:	6030      	str	r0, [r6, #0]
 800456a:	4621      	mov	r1, r4
 800456c:	4628      	mov	r0, r5
 800456e:	f000 ffe7 	bl	8005540 <_sbrk_r>
 8004572:	1c43      	adds	r3, r0, #1
 8004574:	d103      	bne.n	800457e <sbrk_aligned+0x26>
 8004576:	f04f 34ff 	mov.w	r4, #4294967295
 800457a:	4620      	mov	r0, r4
 800457c:	bd70      	pop	{r4, r5, r6, pc}
 800457e:	1cc4      	adds	r4, r0, #3
 8004580:	f024 0403 	bic.w	r4, r4, #3
 8004584:	42a0      	cmp	r0, r4
 8004586:	d0f8      	beq.n	800457a <sbrk_aligned+0x22>
 8004588:	1a21      	subs	r1, r4, r0
 800458a:	4628      	mov	r0, r5
 800458c:	f000 ffd8 	bl	8005540 <_sbrk_r>
 8004590:	3001      	adds	r0, #1
 8004592:	d1f2      	bne.n	800457a <sbrk_aligned+0x22>
 8004594:	e7ef      	b.n	8004576 <sbrk_aligned+0x1e>
 8004596:	bf00      	nop
 8004598:	20000320 	.word	0x20000320

0800459c <_malloc_r>:
 800459c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045a0:	1ccd      	adds	r5, r1, #3
 80045a2:	f025 0503 	bic.w	r5, r5, #3
 80045a6:	3508      	adds	r5, #8
 80045a8:	2d0c      	cmp	r5, #12
 80045aa:	bf38      	it	cc
 80045ac:	250c      	movcc	r5, #12
 80045ae:	2d00      	cmp	r5, #0
 80045b0:	4606      	mov	r6, r0
 80045b2:	db01      	blt.n	80045b8 <_malloc_r+0x1c>
 80045b4:	42a9      	cmp	r1, r5
 80045b6:	d904      	bls.n	80045c2 <_malloc_r+0x26>
 80045b8:	230c      	movs	r3, #12
 80045ba:	6033      	str	r3, [r6, #0]
 80045bc:	2000      	movs	r0, #0
 80045be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004698 <_malloc_r+0xfc>
 80045c6:	f000 f869 	bl	800469c <__malloc_lock>
 80045ca:	f8d8 3000 	ldr.w	r3, [r8]
 80045ce:	461c      	mov	r4, r3
 80045d0:	bb44      	cbnz	r4, 8004624 <_malloc_r+0x88>
 80045d2:	4629      	mov	r1, r5
 80045d4:	4630      	mov	r0, r6
 80045d6:	f7ff ffbf 	bl	8004558 <sbrk_aligned>
 80045da:	1c43      	adds	r3, r0, #1
 80045dc:	4604      	mov	r4, r0
 80045de:	d158      	bne.n	8004692 <_malloc_r+0xf6>
 80045e0:	f8d8 4000 	ldr.w	r4, [r8]
 80045e4:	4627      	mov	r7, r4
 80045e6:	2f00      	cmp	r7, #0
 80045e8:	d143      	bne.n	8004672 <_malloc_r+0xd6>
 80045ea:	2c00      	cmp	r4, #0
 80045ec:	d04b      	beq.n	8004686 <_malloc_r+0xea>
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	4639      	mov	r1, r7
 80045f2:	4630      	mov	r0, r6
 80045f4:	eb04 0903 	add.w	r9, r4, r3
 80045f8:	f000 ffa2 	bl	8005540 <_sbrk_r>
 80045fc:	4581      	cmp	r9, r0
 80045fe:	d142      	bne.n	8004686 <_malloc_r+0xea>
 8004600:	6821      	ldr	r1, [r4, #0]
 8004602:	4630      	mov	r0, r6
 8004604:	1a6d      	subs	r5, r5, r1
 8004606:	4629      	mov	r1, r5
 8004608:	f7ff ffa6 	bl	8004558 <sbrk_aligned>
 800460c:	3001      	adds	r0, #1
 800460e:	d03a      	beq.n	8004686 <_malloc_r+0xea>
 8004610:	6823      	ldr	r3, [r4, #0]
 8004612:	442b      	add	r3, r5
 8004614:	6023      	str	r3, [r4, #0]
 8004616:	f8d8 3000 	ldr.w	r3, [r8]
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	bb62      	cbnz	r2, 8004678 <_malloc_r+0xdc>
 800461e:	f8c8 7000 	str.w	r7, [r8]
 8004622:	e00f      	b.n	8004644 <_malloc_r+0xa8>
 8004624:	6822      	ldr	r2, [r4, #0]
 8004626:	1b52      	subs	r2, r2, r5
 8004628:	d420      	bmi.n	800466c <_malloc_r+0xd0>
 800462a:	2a0b      	cmp	r2, #11
 800462c:	d917      	bls.n	800465e <_malloc_r+0xc2>
 800462e:	1961      	adds	r1, r4, r5
 8004630:	42a3      	cmp	r3, r4
 8004632:	6025      	str	r5, [r4, #0]
 8004634:	bf18      	it	ne
 8004636:	6059      	strne	r1, [r3, #4]
 8004638:	6863      	ldr	r3, [r4, #4]
 800463a:	bf08      	it	eq
 800463c:	f8c8 1000 	streq.w	r1, [r8]
 8004640:	5162      	str	r2, [r4, r5]
 8004642:	604b      	str	r3, [r1, #4]
 8004644:	4630      	mov	r0, r6
 8004646:	f000 f82f 	bl	80046a8 <__malloc_unlock>
 800464a:	f104 000b 	add.w	r0, r4, #11
 800464e:	1d23      	adds	r3, r4, #4
 8004650:	f020 0007 	bic.w	r0, r0, #7
 8004654:	1ac2      	subs	r2, r0, r3
 8004656:	bf1c      	itt	ne
 8004658:	1a1b      	subne	r3, r3, r0
 800465a:	50a3      	strne	r3, [r4, r2]
 800465c:	e7af      	b.n	80045be <_malloc_r+0x22>
 800465e:	6862      	ldr	r2, [r4, #4]
 8004660:	42a3      	cmp	r3, r4
 8004662:	bf0c      	ite	eq
 8004664:	f8c8 2000 	streq.w	r2, [r8]
 8004668:	605a      	strne	r2, [r3, #4]
 800466a:	e7eb      	b.n	8004644 <_malloc_r+0xa8>
 800466c:	4623      	mov	r3, r4
 800466e:	6864      	ldr	r4, [r4, #4]
 8004670:	e7ae      	b.n	80045d0 <_malloc_r+0x34>
 8004672:	463c      	mov	r4, r7
 8004674:	687f      	ldr	r7, [r7, #4]
 8004676:	e7b6      	b.n	80045e6 <_malloc_r+0x4a>
 8004678:	461a      	mov	r2, r3
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	42a3      	cmp	r3, r4
 800467e:	d1fb      	bne.n	8004678 <_malloc_r+0xdc>
 8004680:	2300      	movs	r3, #0
 8004682:	6053      	str	r3, [r2, #4]
 8004684:	e7de      	b.n	8004644 <_malloc_r+0xa8>
 8004686:	230c      	movs	r3, #12
 8004688:	4630      	mov	r0, r6
 800468a:	6033      	str	r3, [r6, #0]
 800468c:	f000 f80c 	bl	80046a8 <__malloc_unlock>
 8004690:	e794      	b.n	80045bc <_malloc_r+0x20>
 8004692:	6005      	str	r5, [r0, #0]
 8004694:	e7d6      	b.n	8004644 <_malloc_r+0xa8>
 8004696:	bf00      	nop
 8004698:	20000324 	.word	0x20000324

0800469c <__malloc_lock>:
 800469c:	4801      	ldr	r0, [pc, #4]	@ (80046a4 <__malloc_lock+0x8>)
 800469e:	f7ff beea 	b.w	8004476 <__retarget_lock_acquire_recursive>
 80046a2:	bf00      	nop
 80046a4:	2000031c 	.word	0x2000031c

080046a8 <__malloc_unlock>:
 80046a8:	4801      	ldr	r0, [pc, #4]	@ (80046b0 <__malloc_unlock+0x8>)
 80046aa:	f7ff bee5 	b.w	8004478 <__retarget_lock_release_recursive>
 80046ae:	bf00      	nop
 80046b0:	2000031c 	.word	0x2000031c

080046b4 <__ssputs_r>:
 80046b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046b8:	461f      	mov	r7, r3
 80046ba:	688e      	ldr	r6, [r1, #8]
 80046bc:	4682      	mov	sl, r0
 80046be:	42be      	cmp	r6, r7
 80046c0:	460c      	mov	r4, r1
 80046c2:	4690      	mov	r8, r2
 80046c4:	680b      	ldr	r3, [r1, #0]
 80046c6:	d82d      	bhi.n	8004724 <__ssputs_r+0x70>
 80046c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80046d0:	d026      	beq.n	8004720 <__ssputs_r+0x6c>
 80046d2:	6965      	ldr	r5, [r4, #20]
 80046d4:	6909      	ldr	r1, [r1, #16]
 80046d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046da:	eba3 0901 	sub.w	r9, r3, r1
 80046de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046e2:	1c7b      	adds	r3, r7, #1
 80046e4:	444b      	add	r3, r9
 80046e6:	106d      	asrs	r5, r5, #1
 80046e8:	429d      	cmp	r5, r3
 80046ea:	bf38      	it	cc
 80046ec:	461d      	movcc	r5, r3
 80046ee:	0553      	lsls	r3, r2, #21
 80046f0:	d527      	bpl.n	8004742 <__ssputs_r+0x8e>
 80046f2:	4629      	mov	r1, r5
 80046f4:	f7ff ff52 	bl	800459c <_malloc_r>
 80046f8:	4606      	mov	r6, r0
 80046fa:	b360      	cbz	r0, 8004756 <__ssputs_r+0xa2>
 80046fc:	464a      	mov	r2, r9
 80046fe:	6921      	ldr	r1, [r4, #16]
 8004700:	f000 ff3c 	bl	800557c <memcpy>
 8004704:	89a3      	ldrh	r3, [r4, #12]
 8004706:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800470a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800470e:	81a3      	strh	r3, [r4, #12]
 8004710:	6126      	str	r6, [r4, #16]
 8004712:	444e      	add	r6, r9
 8004714:	6026      	str	r6, [r4, #0]
 8004716:	463e      	mov	r6, r7
 8004718:	6165      	str	r5, [r4, #20]
 800471a:	eba5 0509 	sub.w	r5, r5, r9
 800471e:	60a5      	str	r5, [r4, #8]
 8004720:	42be      	cmp	r6, r7
 8004722:	d900      	bls.n	8004726 <__ssputs_r+0x72>
 8004724:	463e      	mov	r6, r7
 8004726:	4632      	mov	r2, r6
 8004728:	4641      	mov	r1, r8
 800472a:	6820      	ldr	r0, [r4, #0]
 800472c:	f000 feed 	bl	800550a <memmove>
 8004730:	2000      	movs	r0, #0
 8004732:	68a3      	ldr	r3, [r4, #8]
 8004734:	1b9b      	subs	r3, r3, r6
 8004736:	60a3      	str	r3, [r4, #8]
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	4433      	add	r3, r6
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004742:	462a      	mov	r2, r5
 8004744:	f000 ff2f 	bl	80055a6 <_realloc_r>
 8004748:	4606      	mov	r6, r0
 800474a:	2800      	cmp	r0, #0
 800474c:	d1e0      	bne.n	8004710 <__ssputs_r+0x5c>
 800474e:	4650      	mov	r0, sl
 8004750:	6921      	ldr	r1, [r4, #16]
 8004752:	f7ff feb1 	bl	80044b8 <_free_r>
 8004756:	230c      	movs	r3, #12
 8004758:	f8ca 3000 	str.w	r3, [sl]
 800475c:	89a3      	ldrh	r3, [r4, #12]
 800475e:	f04f 30ff 	mov.w	r0, #4294967295
 8004762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004766:	81a3      	strh	r3, [r4, #12]
 8004768:	e7e9      	b.n	800473e <__ssputs_r+0x8a>
	...

0800476c <_svfiprintf_r>:
 800476c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004770:	4698      	mov	r8, r3
 8004772:	898b      	ldrh	r3, [r1, #12]
 8004774:	4607      	mov	r7, r0
 8004776:	061b      	lsls	r3, r3, #24
 8004778:	460d      	mov	r5, r1
 800477a:	4614      	mov	r4, r2
 800477c:	b09d      	sub	sp, #116	@ 0x74
 800477e:	d510      	bpl.n	80047a2 <_svfiprintf_r+0x36>
 8004780:	690b      	ldr	r3, [r1, #16]
 8004782:	b973      	cbnz	r3, 80047a2 <_svfiprintf_r+0x36>
 8004784:	2140      	movs	r1, #64	@ 0x40
 8004786:	f7ff ff09 	bl	800459c <_malloc_r>
 800478a:	6028      	str	r0, [r5, #0]
 800478c:	6128      	str	r0, [r5, #16]
 800478e:	b930      	cbnz	r0, 800479e <_svfiprintf_r+0x32>
 8004790:	230c      	movs	r3, #12
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	f04f 30ff 	mov.w	r0, #4294967295
 8004798:	b01d      	add	sp, #116	@ 0x74
 800479a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800479e:	2340      	movs	r3, #64	@ 0x40
 80047a0:	616b      	str	r3, [r5, #20]
 80047a2:	2300      	movs	r3, #0
 80047a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80047a6:	2320      	movs	r3, #32
 80047a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80047ac:	2330      	movs	r3, #48	@ 0x30
 80047ae:	f04f 0901 	mov.w	r9, #1
 80047b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80047b6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004950 <_svfiprintf_r+0x1e4>
 80047ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80047be:	4623      	mov	r3, r4
 80047c0:	469a      	mov	sl, r3
 80047c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047c6:	b10a      	cbz	r2, 80047cc <_svfiprintf_r+0x60>
 80047c8:	2a25      	cmp	r2, #37	@ 0x25
 80047ca:	d1f9      	bne.n	80047c0 <_svfiprintf_r+0x54>
 80047cc:	ebba 0b04 	subs.w	fp, sl, r4
 80047d0:	d00b      	beq.n	80047ea <_svfiprintf_r+0x7e>
 80047d2:	465b      	mov	r3, fp
 80047d4:	4622      	mov	r2, r4
 80047d6:	4629      	mov	r1, r5
 80047d8:	4638      	mov	r0, r7
 80047da:	f7ff ff6b 	bl	80046b4 <__ssputs_r>
 80047de:	3001      	adds	r0, #1
 80047e0:	f000 80a7 	beq.w	8004932 <_svfiprintf_r+0x1c6>
 80047e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047e6:	445a      	add	r2, fp
 80047e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80047ea:	f89a 3000 	ldrb.w	r3, [sl]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f000 809f 	beq.w	8004932 <_svfiprintf_r+0x1c6>
 80047f4:	2300      	movs	r3, #0
 80047f6:	f04f 32ff 	mov.w	r2, #4294967295
 80047fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047fe:	f10a 0a01 	add.w	sl, sl, #1
 8004802:	9304      	str	r3, [sp, #16]
 8004804:	9307      	str	r3, [sp, #28]
 8004806:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800480a:	931a      	str	r3, [sp, #104]	@ 0x68
 800480c:	4654      	mov	r4, sl
 800480e:	2205      	movs	r2, #5
 8004810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004814:	484e      	ldr	r0, [pc, #312]	@ (8004950 <_svfiprintf_r+0x1e4>)
 8004816:	f000 fea3 	bl	8005560 <memchr>
 800481a:	9a04      	ldr	r2, [sp, #16]
 800481c:	b9d8      	cbnz	r0, 8004856 <_svfiprintf_r+0xea>
 800481e:	06d0      	lsls	r0, r2, #27
 8004820:	bf44      	itt	mi
 8004822:	2320      	movmi	r3, #32
 8004824:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004828:	0711      	lsls	r1, r2, #28
 800482a:	bf44      	itt	mi
 800482c:	232b      	movmi	r3, #43	@ 0x2b
 800482e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004832:	f89a 3000 	ldrb.w	r3, [sl]
 8004836:	2b2a      	cmp	r3, #42	@ 0x2a
 8004838:	d015      	beq.n	8004866 <_svfiprintf_r+0xfa>
 800483a:	4654      	mov	r4, sl
 800483c:	2000      	movs	r0, #0
 800483e:	f04f 0c0a 	mov.w	ip, #10
 8004842:	9a07      	ldr	r2, [sp, #28]
 8004844:	4621      	mov	r1, r4
 8004846:	f811 3b01 	ldrb.w	r3, [r1], #1
 800484a:	3b30      	subs	r3, #48	@ 0x30
 800484c:	2b09      	cmp	r3, #9
 800484e:	d94b      	bls.n	80048e8 <_svfiprintf_r+0x17c>
 8004850:	b1b0      	cbz	r0, 8004880 <_svfiprintf_r+0x114>
 8004852:	9207      	str	r2, [sp, #28]
 8004854:	e014      	b.n	8004880 <_svfiprintf_r+0x114>
 8004856:	eba0 0308 	sub.w	r3, r0, r8
 800485a:	fa09 f303 	lsl.w	r3, r9, r3
 800485e:	4313      	orrs	r3, r2
 8004860:	46a2      	mov	sl, r4
 8004862:	9304      	str	r3, [sp, #16]
 8004864:	e7d2      	b.n	800480c <_svfiprintf_r+0xa0>
 8004866:	9b03      	ldr	r3, [sp, #12]
 8004868:	1d19      	adds	r1, r3, #4
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	9103      	str	r1, [sp, #12]
 800486e:	2b00      	cmp	r3, #0
 8004870:	bfbb      	ittet	lt
 8004872:	425b      	neglt	r3, r3
 8004874:	f042 0202 	orrlt.w	r2, r2, #2
 8004878:	9307      	strge	r3, [sp, #28]
 800487a:	9307      	strlt	r3, [sp, #28]
 800487c:	bfb8      	it	lt
 800487e:	9204      	strlt	r2, [sp, #16]
 8004880:	7823      	ldrb	r3, [r4, #0]
 8004882:	2b2e      	cmp	r3, #46	@ 0x2e
 8004884:	d10a      	bne.n	800489c <_svfiprintf_r+0x130>
 8004886:	7863      	ldrb	r3, [r4, #1]
 8004888:	2b2a      	cmp	r3, #42	@ 0x2a
 800488a:	d132      	bne.n	80048f2 <_svfiprintf_r+0x186>
 800488c:	9b03      	ldr	r3, [sp, #12]
 800488e:	3402      	adds	r4, #2
 8004890:	1d1a      	adds	r2, r3, #4
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	9203      	str	r2, [sp, #12]
 8004896:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800489a:	9305      	str	r3, [sp, #20]
 800489c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004954 <_svfiprintf_r+0x1e8>
 80048a0:	2203      	movs	r2, #3
 80048a2:	4650      	mov	r0, sl
 80048a4:	7821      	ldrb	r1, [r4, #0]
 80048a6:	f000 fe5b 	bl	8005560 <memchr>
 80048aa:	b138      	cbz	r0, 80048bc <_svfiprintf_r+0x150>
 80048ac:	2240      	movs	r2, #64	@ 0x40
 80048ae:	9b04      	ldr	r3, [sp, #16]
 80048b0:	eba0 000a 	sub.w	r0, r0, sl
 80048b4:	4082      	lsls	r2, r0
 80048b6:	4313      	orrs	r3, r2
 80048b8:	3401      	adds	r4, #1
 80048ba:	9304      	str	r3, [sp, #16]
 80048bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048c0:	2206      	movs	r2, #6
 80048c2:	4825      	ldr	r0, [pc, #148]	@ (8004958 <_svfiprintf_r+0x1ec>)
 80048c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80048c8:	f000 fe4a 	bl	8005560 <memchr>
 80048cc:	2800      	cmp	r0, #0
 80048ce:	d036      	beq.n	800493e <_svfiprintf_r+0x1d2>
 80048d0:	4b22      	ldr	r3, [pc, #136]	@ (800495c <_svfiprintf_r+0x1f0>)
 80048d2:	bb1b      	cbnz	r3, 800491c <_svfiprintf_r+0x1b0>
 80048d4:	9b03      	ldr	r3, [sp, #12]
 80048d6:	3307      	adds	r3, #7
 80048d8:	f023 0307 	bic.w	r3, r3, #7
 80048dc:	3308      	adds	r3, #8
 80048de:	9303      	str	r3, [sp, #12]
 80048e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048e2:	4433      	add	r3, r6
 80048e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80048e6:	e76a      	b.n	80047be <_svfiprintf_r+0x52>
 80048e8:	460c      	mov	r4, r1
 80048ea:	2001      	movs	r0, #1
 80048ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80048f0:	e7a8      	b.n	8004844 <_svfiprintf_r+0xd8>
 80048f2:	2300      	movs	r3, #0
 80048f4:	f04f 0c0a 	mov.w	ip, #10
 80048f8:	4619      	mov	r1, r3
 80048fa:	3401      	adds	r4, #1
 80048fc:	9305      	str	r3, [sp, #20]
 80048fe:	4620      	mov	r0, r4
 8004900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004904:	3a30      	subs	r2, #48	@ 0x30
 8004906:	2a09      	cmp	r2, #9
 8004908:	d903      	bls.n	8004912 <_svfiprintf_r+0x1a6>
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0c6      	beq.n	800489c <_svfiprintf_r+0x130>
 800490e:	9105      	str	r1, [sp, #20]
 8004910:	e7c4      	b.n	800489c <_svfiprintf_r+0x130>
 8004912:	4604      	mov	r4, r0
 8004914:	2301      	movs	r3, #1
 8004916:	fb0c 2101 	mla	r1, ip, r1, r2
 800491a:	e7f0      	b.n	80048fe <_svfiprintf_r+0x192>
 800491c:	ab03      	add	r3, sp, #12
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	462a      	mov	r2, r5
 8004922:	4638      	mov	r0, r7
 8004924:	4b0e      	ldr	r3, [pc, #56]	@ (8004960 <_svfiprintf_r+0x1f4>)
 8004926:	a904      	add	r1, sp, #16
 8004928:	f3af 8000 	nop.w
 800492c:	1c42      	adds	r2, r0, #1
 800492e:	4606      	mov	r6, r0
 8004930:	d1d6      	bne.n	80048e0 <_svfiprintf_r+0x174>
 8004932:	89ab      	ldrh	r3, [r5, #12]
 8004934:	065b      	lsls	r3, r3, #25
 8004936:	f53f af2d 	bmi.w	8004794 <_svfiprintf_r+0x28>
 800493a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800493c:	e72c      	b.n	8004798 <_svfiprintf_r+0x2c>
 800493e:	ab03      	add	r3, sp, #12
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	462a      	mov	r2, r5
 8004944:	4638      	mov	r0, r7
 8004946:	4b06      	ldr	r3, [pc, #24]	@ (8004960 <_svfiprintf_r+0x1f4>)
 8004948:	a904      	add	r1, sp, #16
 800494a:	f000 fa47 	bl	8004ddc <_printf_i>
 800494e:	e7ed      	b.n	800492c <_svfiprintf_r+0x1c0>
 8004950:	08005f4f 	.word	0x08005f4f
 8004954:	08005f55 	.word	0x08005f55
 8004958:	08005f59 	.word	0x08005f59
 800495c:	00000000 	.word	0x00000000
 8004960:	080046b5 	.word	0x080046b5

08004964 <_sungetc_r>:
 8004964:	b538      	push	{r3, r4, r5, lr}
 8004966:	1c4b      	adds	r3, r1, #1
 8004968:	4614      	mov	r4, r2
 800496a:	d103      	bne.n	8004974 <_sungetc_r+0x10>
 800496c:	f04f 35ff 	mov.w	r5, #4294967295
 8004970:	4628      	mov	r0, r5
 8004972:	bd38      	pop	{r3, r4, r5, pc}
 8004974:	8993      	ldrh	r3, [r2, #12]
 8004976:	b2cd      	uxtb	r5, r1
 8004978:	f023 0320 	bic.w	r3, r3, #32
 800497c:	8193      	strh	r3, [r2, #12]
 800497e:	6853      	ldr	r3, [r2, #4]
 8004980:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004982:	b18a      	cbz	r2, 80049a8 <_sungetc_r+0x44>
 8004984:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004986:	429a      	cmp	r2, r3
 8004988:	dd08      	ble.n	800499c <_sungetc_r+0x38>
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	1e5a      	subs	r2, r3, #1
 800498e:	6022      	str	r2, [r4, #0]
 8004990:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004994:	6863      	ldr	r3, [r4, #4]
 8004996:	3301      	adds	r3, #1
 8004998:	6063      	str	r3, [r4, #4]
 800499a:	e7e9      	b.n	8004970 <_sungetc_r+0xc>
 800499c:	4621      	mov	r1, r4
 800499e:	f000 fd7c 	bl	800549a <__submore>
 80049a2:	2800      	cmp	r0, #0
 80049a4:	d0f1      	beq.n	800498a <_sungetc_r+0x26>
 80049a6:	e7e1      	b.n	800496c <_sungetc_r+0x8>
 80049a8:	6921      	ldr	r1, [r4, #16]
 80049aa:	6822      	ldr	r2, [r4, #0]
 80049ac:	b141      	cbz	r1, 80049c0 <_sungetc_r+0x5c>
 80049ae:	4291      	cmp	r1, r2
 80049b0:	d206      	bcs.n	80049c0 <_sungetc_r+0x5c>
 80049b2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80049b6:	42a9      	cmp	r1, r5
 80049b8:	d102      	bne.n	80049c0 <_sungetc_r+0x5c>
 80049ba:	3a01      	subs	r2, #1
 80049bc:	6022      	str	r2, [r4, #0]
 80049be:	e7ea      	b.n	8004996 <_sungetc_r+0x32>
 80049c0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80049c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80049ca:	2303      	movs	r3, #3
 80049cc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80049ce:	4623      	mov	r3, r4
 80049d0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	2301      	movs	r3, #1
 80049d8:	e7de      	b.n	8004998 <_sungetc_r+0x34>

080049da <__ssrefill_r>:
 80049da:	b510      	push	{r4, lr}
 80049dc:	460c      	mov	r4, r1
 80049de:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80049e0:	b169      	cbz	r1, 80049fe <__ssrefill_r+0x24>
 80049e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049e6:	4299      	cmp	r1, r3
 80049e8:	d001      	beq.n	80049ee <__ssrefill_r+0x14>
 80049ea:	f7ff fd65 	bl	80044b8 <_free_r>
 80049ee:	2000      	movs	r0, #0
 80049f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049f2:	6360      	str	r0, [r4, #52]	@ 0x34
 80049f4:	6063      	str	r3, [r4, #4]
 80049f6:	b113      	cbz	r3, 80049fe <__ssrefill_r+0x24>
 80049f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80049fa:	6023      	str	r3, [r4, #0]
 80049fc:	bd10      	pop	{r4, pc}
 80049fe:	6923      	ldr	r3, [r4, #16]
 8004a00:	f04f 30ff 	mov.w	r0, #4294967295
 8004a04:	6023      	str	r3, [r4, #0]
 8004a06:	2300      	movs	r3, #0
 8004a08:	6063      	str	r3, [r4, #4]
 8004a0a:	89a3      	ldrh	r3, [r4, #12]
 8004a0c:	f043 0320 	orr.w	r3, r3, #32
 8004a10:	81a3      	strh	r3, [r4, #12]
 8004a12:	e7f3      	b.n	80049fc <__ssrefill_r+0x22>

08004a14 <__ssvfiscanf_r>:
 8004a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a18:	460c      	mov	r4, r1
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	4606      	mov	r6, r0
 8004a1e:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8004a22:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8004a26:	49aa      	ldr	r1, [pc, #680]	@ (8004cd0 <__ssvfiscanf_r+0x2bc>)
 8004a28:	f10d 0804 	add.w	r8, sp, #4
 8004a2c:	91a0      	str	r1, [sp, #640]	@ 0x280
 8004a2e:	49a9      	ldr	r1, [pc, #676]	@ (8004cd4 <__ssvfiscanf_r+0x2c0>)
 8004a30:	4fa9      	ldr	r7, [pc, #676]	@ (8004cd8 <__ssvfiscanf_r+0x2c4>)
 8004a32:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8004a36:	91a1      	str	r1, [sp, #644]	@ 0x284
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	7813      	ldrb	r3, [r2, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f000 8159 	beq.w	8004cf4 <__ssvfiscanf_r+0x2e0>
 8004a42:	5cf9      	ldrb	r1, [r7, r3]
 8004a44:	1c55      	adds	r5, r2, #1
 8004a46:	f011 0108 	ands.w	r1, r1, #8
 8004a4a:	d019      	beq.n	8004a80 <__ssvfiscanf_r+0x6c>
 8004a4c:	6863      	ldr	r3, [r4, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	dd0f      	ble.n	8004a72 <__ssvfiscanf_r+0x5e>
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	781a      	ldrb	r2, [r3, #0]
 8004a56:	5cba      	ldrb	r2, [r7, r2]
 8004a58:	0712      	lsls	r2, r2, #28
 8004a5a:	d401      	bmi.n	8004a60 <__ssvfiscanf_r+0x4c>
 8004a5c:	462a      	mov	r2, r5
 8004a5e:	e7ec      	b.n	8004a3a <__ssvfiscanf_r+0x26>
 8004a60:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004a62:	3301      	adds	r3, #1
 8004a64:	3201      	adds	r2, #1
 8004a66:	9245      	str	r2, [sp, #276]	@ 0x114
 8004a68:	6862      	ldr	r2, [r4, #4]
 8004a6a:	6023      	str	r3, [r4, #0]
 8004a6c:	3a01      	subs	r2, #1
 8004a6e:	6062      	str	r2, [r4, #4]
 8004a70:	e7ec      	b.n	8004a4c <__ssvfiscanf_r+0x38>
 8004a72:	4621      	mov	r1, r4
 8004a74:	4630      	mov	r0, r6
 8004a76:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004a78:	4798      	blx	r3
 8004a7a:	2800      	cmp	r0, #0
 8004a7c:	d0e9      	beq.n	8004a52 <__ssvfiscanf_r+0x3e>
 8004a7e:	e7ed      	b.n	8004a5c <__ssvfiscanf_r+0x48>
 8004a80:	2b25      	cmp	r3, #37	@ 0x25
 8004a82:	d012      	beq.n	8004aaa <__ssvfiscanf_r+0x96>
 8004a84:	4699      	mov	r9, r3
 8004a86:	6863      	ldr	r3, [r4, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f340 8094 	ble.w	8004bb6 <__ssvfiscanf_r+0x1a2>
 8004a8e:	6822      	ldr	r2, [r4, #0]
 8004a90:	7813      	ldrb	r3, [r2, #0]
 8004a92:	454b      	cmp	r3, r9
 8004a94:	f040 812e 	bne.w	8004cf4 <__ssvfiscanf_r+0x2e0>
 8004a98:	6863      	ldr	r3, [r4, #4]
 8004a9a:	3201      	adds	r2, #1
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	6063      	str	r3, [r4, #4]
 8004aa0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8004aa2:	6022      	str	r2, [r4, #0]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	9345      	str	r3, [sp, #276]	@ 0x114
 8004aa8:	e7d8      	b.n	8004a5c <__ssvfiscanf_r+0x48>
 8004aaa:	9141      	str	r1, [sp, #260]	@ 0x104
 8004aac:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004aae:	7853      	ldrb	r3, [r2, #1]
 8004ab0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ab2:	bf04      	itt	eq
 8004ab4:	2310      	moveq	r3, #16
 8004ab6:	1c95      	addeq	r5, r2, #2
 8004ab8:	f04f 020a 	mov.w	r2, #10
 8004abc:	bf08      	it	eq
 8004abe:	9341      	streq	r3, [sp, #260]	@ 0x104
 8004ac0:	46a9      	mov	r9, r5
 8004ac2:	f819 1b01 	ldrb.w	r1, [r9], #1
 8004ac6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8004aca:	2b09      	cmp	r3, #9
 8004acc:	d91e      	bls.n	8004b0c <__ssvfiscanf_r+0xf8>
 8004ace:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8004cdc <__ssvfiscanf_r+0x2c8>
 8004ad2:	2203      	movs	r2, #3
 8004ad4:	4650      	mov	r0, sl
 8004ad6:	f000 fd43 	bl	8005560 <memchr>
 8004ada:	b138      	cbz	r0, 8004aec <__ssvfiscanf_r+0xd8>
 8004adc:	2301      	movs	r3, #1
 8004ade:	464d      	mov	r5, r9
 8004ae0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004ae2:	eba0 000a 	sub.w	r0, r0, sl
 8004ae6:	4083      	lsls	r3, r0
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	9341      	str	r3, [sp, #260]	@ 0x104
 8004aec:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004af0:	2b78      	cmp	r3, #120	@ 0x78
 8004af2:	d806      	bhi.n	8004b02 <__ssvfiscanf_r+0xee>
 8004af4:	2b57      	cmp	r3, #87	@ 0x57
 8004af6:	d810      	bhi.n	8004b1a <__ssvfiscanf_r+0x106>
 8004af8:	2b25      	cmp	r3, #37	@ 0x25
 8004afa:	d0c3      	beq.n	8004a84 <__ssvfiscanf_r+0x70>
 8004afc:	d856      	bhi.n	8004bac <__ssvfiscanf_r+0x198>
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d064      	beq.n	8004bcc <__ssvfiscanf_r+0x1b8>
 8004b02:	2303      	movs	r3, #3
 8004b04:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004b06:	230a      	movs	r3, #10
 8004b08:	9342      	str	r3, [sp, #264]	@ 0x108
 8004b0a:	e077      	b.n	8004bfc <__ssvfiscanf_r+0x1e8>
 8004b0c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8004b0e:	464d      	mov	r5, r9
 8004b10:	fb02 1103 	mla	r1, r2, r3, r1
 8004b14:	3930      	subs	r1, #48	@ 0x30
 8004b16:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004b18:	e7d2      	b.n	8004ac0 <__ssvfiscanf_r+0xac>
 8004b1a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8004b1e:	2a20      	cmp	r2, #32
 8004b20:	d8ef      	bhi.n	8004b02 <__ssvfiscanf_r+0xee>
 8004b22:	a101      	add	r1, pc, #4	@ (adr r1, 8004b28 <__ssvfiscanf_r+0x114>)
 8004b24:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004b28:	08004bdb 	.word	0x08004bdb
 8004b2c:	08004b03 	.word	0x08004b03
 8004b30:	08004b03 	.word	0x08004b03
 8004b34:	08004c35 	.word	0x08004c35
 8004b38:	08004b03 	.word	0x08004b03
 8004b3c:	08004b03 	.word	0x08004b03
 8004b40:	08004b03 	.word	0x08004b03
 8004b44:	08004b03 	.word	0x08004b03
 8004b48:	08004b03 	.word	0x08004b03
 8004b4c:	08004b03 	.word	0x08004b03
 8004b50:	08004b03 	.word	0x08004b03
 8004b54:	08004c4b 	.word	0x08004c4b
 8004b58:	08004c31 	.word	0x08004c31
 8004b5c:	08004bb3 	.word	0x08004bb3
 8004b60:	08004bb3 	.word	0x08004bb3
 8004b64:	08004bb3 	.word	0x08004bb3
 8004b68:	08004b03 	.word	0x08004b03
 8004b6c:	08004bed 	.word	0x08004bed
 8004b70:	08004b03 	.word	0x08004b03
 8004b74:	08004b03 	.word	0x08004b03
 8004b78:	08004b03 	.word	0x08004b03
 8004b7c:	08004b03 	.word	0x08004b03
 8004b80:	08004c5b 	.word	0x08004c5b
 8004b84:	08004bf5 	.word	0x08004bf5
 8004b88:	08004bd3 	.word	0x08004bd3
 8004b8c:	08004b03 	.word	0x08004b03
 8004b90:	08004b03 	.word	0x08004b03
 8004b94:	08004c57 	.word	0x08004c57
 8004b98:	08004b03 	.word	0x08004b03
 8004b9c:	08004c31 	.word	0x08004c31
 8004ba0:	08004b03 	.word	0x08004b03
 8004ba4:	08004b03 	.word	0x08004b03
 8004ba8:	08004bdb 	.word	0x08004bdb
 8004bac:	3b45      	subs	r3, #69	@ 0x45
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d8a7      	bhi.n	8004b02 <__ssvfiscanf_r+0xee>
 8004bb2:	2305      	movs	r3, #5
 8004bb4:	e021      	b.n	8004bfa <__ssvfiscanf_r+0x1e6>
 8004bb6:	4621      	mov	r1, r4
 8004bb8:	4630      	mov	r0, r6
 8004bba:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004bbc:	4798      	blx	r3
 8004bbe:	2800      	cmp	r0, #0
 8004bc0:	f43f af65 	beq.w	8004a8e <__ssvfiscanf_r+0x7a>
 8004bc4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	f040 808c 	bne.w	8004ce4 <__ssvfiscanf_r+0x2d0>
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd0:	e08c      	b.n	8004cec <__ssvfiscanf_r+0x2d8>
 8004bd2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004bd4:	f042 0220 	orr.w	r2, r2, #32
 8004bd8:	9241      	str	r2, [sp, #260]	@ 0x104
 8004bda:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004bdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004be0:	9241      	str	r2, [sp, #260]	@ 0x104
 8004be2:	2210      	movs	r2, #16
 8004be4:	2b6e      	cmp	r3, #110	@ 0x6e
 8004be6:	9242      	str	r2, [sp, #264]	@ 0x108
 8004be8:	d902      	bls.n	8004bf0 <__ssvfiscanf_r+0x1dc>
 8004bea:	e005      	b.n	8004bf8 <__ssvfiscanf_r+0x1e4>
 8004bec:	2300      	movs	r3, #0
 8004bee:	9342      	str	r3, [sp, #264]	@ 0x108
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e002      	b.n	8004bfa <__ssvfiscanf_r+0x1e6>
 8004bf4:	2308      	movs	r3, #8
 8004bf6:	9342      	str	r3, [sp, #264]	@ 0x108
 8004bf8:	2304      	movs	r3, #4
 8004bfa:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004bfc:	6863      	ldr	r3, [r4, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	dd39      	ble.n	8004c76 <__ssvfiscanf_r+0x262>
 8004c02:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004c04:	0659      	lsls	r1, r3, #25
 8004c06:	d404      	bmi.n	8004c12 <__ssvfiscanf_r+0x1fe>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	781a      	ldrb	r2, [r3, #0]
 8004c0c:	5cba      	ldrb	r2, [r7, r2]
 8004c0e:	0712      	lsls	r2, r2, #28
 8004c10:	d438      	bmi.n	8004c84 <__ssvfiscanf_r+0x270>
 8004c12:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	dc47      	bgt.n	8004ca8 <__ssvfiscanf_r+0x294>
 8004c18:	466b      	mov	r3, sp
 8004c1a:	4622      	mov	r2, r4
 8004c1c:	4630      	mov	r0, r6
 8004c1e:	a941      	add	r1, sp, #260	@ 0x104
 8004c20:	f000 f9fc 	bl	800501c <_scanf_chars>
 8004c24:	2801      	cmp	r0, #1
 8004c26:	d065      	beq.n	8004cf4 <__ssvfiscanf_r+0x2e0>
 8004c28:	2802      	cmp	r0, #2
 8004c2a:	f47f af17 	bne.w	8004a5c <__ssvfiscanf_r+0x48>
 8004c2e:	e7c9      	b.n	8004bc4 <__ssvfiscanf_r+0x1b0>
 8004c30:	220a      	movs	r2, #10
 8004c32:	e7d7      	b.n	8004be4 <__ssvfiscanf_r+0x1d0>
 8004c34:	4629      	mov	r1, r5
 8004c36:	4640      	mov	r0, r8
 8004c38:	f000 fbf6 	bl	8005428 <__sccl>
 8004c3c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004c3e:	4605      	mov	r5, r0
 8004c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c44:	9341      	str	r3, [sp, #260]	@ 0x104
 8004c46:	2301      	movs	r3, #1
 8004c48:	e7d7      	b.n	8004bfa <__ssvfiscanf_r+0x1e6>
 8004c4a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004c4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c50:	9341      	str	r3, [sp, #260]	@ 0x104
 8004c52:	2300      	movs	r3, #0
 8004c54:	e7d1      	b.n	8004bfa <__ssvfiscanf_r+0x1e6>
 8004c56:	2302      	movs	r3, #2
 8004c58:	e7cf      	b.n	8004bfa <__ssvfiscanf_r+0x1e6>
 8004c5a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8004c5c:	06c3      	lsls	r3, r0, #27
 8004c5e:	f53f aefd 	bmi.w	8004a5c <__ssvfiscanf_r+0x48>
 8004c62:	9b00      	ldr	r3, [sp, #0]
 8004c64:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004c66:	1d19      	adds	r1, r3, #4
 8004c68:	9100      	str	r1, [sp, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	07c0      	lsls	r0, r0, #31
 8004c6e:	bf4c      	ite	mi
 8004c70:	801a      	strhmi	r2, [r3, #0]
 8004c72:	601a      	strpl	r2, [r3, #0]
 8004c74:	e6f2      	b.n	8004a5c <__ssvfiscanf_r+0x48>
 8004c76:	4621      	mov	r1, r4
 8004c78:	4630      	mov	r0, r6
 8004c7a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004c7c:	4798      	blx	r3
 8004c7e:	2800      	cmp	r0, #0
 8004c80:	d0bf      	beq.n	8004c02 <__ssvfiscanf_r+0x1ee>
 8004c82:	e79f      	b.n	8004bc4 <__ssvfiscanf_r+0x1b0>
 8004c84:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004c86:	3201      	adds	r2, #1
 8004c88:	9245      	str	r2, [sp, #276]	@ 0x114
 8004c8a:	6862      	ldr	r2, [r4, #4]
 8004c8c:	3a01      	subs	r2, #1
 8004c8e:	2a00      	cmp	r2, #0
 8004c90:	6062      	str	r2, [r4, #4]
 8004c92:	dd02      	ble.n	8004c9a <__ssvfiscanf_r+0x286>
 8004c94:	3301      	adds	r3, #1
 8004c96:	6023      	str	r3, [r4, #0]
 8004c98:	e7b6      	b.n	8004c08 <__ssvfiscanf_r+0x1f4>
 8004c9a:	4621      	mov	r1, r4
 8004c9c:	4630      	mov	r0, r6
 8004c9e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004ca0:	4798      	blx	r3
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	d0b0      	beq.n	8004c08 <__ssvfiscanf_r+0x1f4>
 8004ca6:	e78d      	b.n	8004bc4 <__ssvfiscanf_r+0x1b0>
 8004ca8:	2b04      	cmp	r3, #4
 8004caa:	dc06      	bgt.n	8004cba <__ssvfiscanf_r+0x2a6>
 8004cac:	466b      	mov	r3, sp
 8004cae:	4622      	mov	r2, r4
 8004cb0:	4630      	mov	r0, r6
 8004cb2:	a941      	add	r1, sp, #260	@ 0x104
 8004cb4:	f000 fa0c 	bl	80050d0 <_scanf_i>
 8004cb8:	e7b4      	b.n	8004c24 <__ssvfiscanf_r+0x210>
 8004cba:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <__ssvfiscanf_r+0x2cc>)
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f43f aecd 	beq.w	8004a5c <__ssvfiscanf_r+0x48>
 8004cc2:	466b      	mov	r3, sp
 8004cc4:	4622      	mov	r2, r4
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	a941      	add	r1, sp, #260	@ 0x104
 8004cca:	f3af 8000 	nop.w
 8004cce:	e7a9      	b.n	8004c24 <__ssvfiscanf_r+0x210>
 8004cd0:	08004965 	.word	0x08004965
 8004cd4:	080049db 	.word	0x080049db
 8004cd8:	08005f9e 	.word	0x08005f9e
 8004cdc:	08005f55 	.word	0x08005f55
 8004ce0:	00000000 	.word	0x00000000
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	065b      	lsls	r3, r3, #25
 8004ce8:	f53f af70 	bmi.w	8004bcc <__ssvfiscanf_r+0x1b8>
 8004cec:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8004cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cf4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004cf6:	e7f9      	b.n	8004cec <__ssvfiscanf_r+0x2d8>

08004cf8 <_printf_common>:
 8004cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cfc:	4616      	mov	r6, r2
 8004cfe:	4698      	mov	r8, r3
 8004d00:	688a      	ldr	r2, [r1, #8]
 8004d02:	690b      	ldr	r3, [r1, #16]
 8004d04:	4607      	mov	r7, r0
 8004d06:	4293      	cmp	r3, r2
 8004d08:	bfb8      	it	lt
 8004d0a:	4613      	movlt	r3, r2
 8004d0c:	6033      	str	r3, [r6, #0]
 8004d0e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d12:	460c      	mov	r4, r1
 8004d14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d18:	b10a      	cbz	r2, 8004d1e <_printf_common+0x26>
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	6033      	str	r3, [r6, #0]
 8004d1e:	6823      	ldr	r3, [r4, #0]
 8004d20:	0699      	lsls	r1, r3, #26
 8004d22:	bf42      	ittt	mi
 8004d24:	6833      	ldrmi	r3, [r6, #0]
 8004d26:	3302      	addmi	r3, #2
 8004d28:	6033      	strmi	r3, [r6, #0]
 8004d2a:	6825      	ldr	r5, [r4, #0]
 8004d2c:	f015 0506 	ands.w	r5, r5, #6
 8004d30:	d106      	bne.n	8004d40 <_printf_common+0x48>
 8004d32:	f104 0a19 	add.w	sl, r4, #25
 8004d36:	68e3      	ldr	r3, [r4, #12]
 8004d38:	6832      	ldr	r2, [r6, #0]
 8004d3a:	1a9b      	subs	r3, r3, r2
 8004d3c:	42ab      	cmp	r3, r5
 8004d3e:	dc2b      	bgt.n	8004d98 <_printf_common+0xa0>
 8004d40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d44:	6822      	ldr	r2, [r4, #0]
 8004d46:	3b00      	subs	r3, #0
 8004d48:	bf18      	it	ne
 8004d4a:	2301      	movne	r3, #1
 8004d4c:	0692      	lsls	r2, r2, #26
 8004d4e:	d430      	bmi.n	8004db2 <_printf_common+0xba>
 8004d50:	4641      	mov	r1, r8
 8004d52:	4638      	mov	r0, r7
 8004d54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d58:	47c8      	blx	r9
 8004d5a:	3001      	adds	r0, #1
 8004d5c:	d023      	beq.n	8004da6 <_printf_common+0xae>
 8004d5e:	6823      	ldr	r3, [r4, #0]
 8004d60:	6922      	ldr	r2, [r4, #16]
 8004d62:	f003 0306 	and.w	r3, r3, #6
 8004d66:	2b04      	cmp	r3, #4
 8004d68:	bf14      	ite	ne
 8004d6a:	2500      	movne	r5, #0
 8004d6c:	6833      	ldreq	r3, [r6, #0]
 8004d6e:	f04f 0600 	mov.w	r6, #0
 8004d72:	bf08      	it	eq
 8004d74:	68e5      	ldreq	r5, [r4, #12]
 8004d76:	f104 041a 	add.w	r4, r4, #26
 8004d7a:	bf08      	it	eq
 8004d7c:	1aed      	subeq	r5, r5, r3
 8004d7e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004d82:	bf08      	it	eq
 8004d84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	bfc4      	itt	gt
 8004d8c:	1a9b      	subgt	r3, r3, r2
 8004d8e:	18ed      	addgt	r5, r5, r3
 8004d90:	42b5      	cmp	r5, r6
 8004d92:	d11a      	bne.n	8004dca <_printf_common+0xd2>
 8004d94:	2000      	movs	r0, #0
 8004d96:	e008      	b.n	8004daa <_printf_common+0xb2>
 8004d98:	2301      	movs	r3, #1
 8004d9a:	4652      	mov	r2, sl
 8004d9c:	4641      	mov	r1, r8
 8004d9e:	4638      	mov	r0, r7
 8004da0:	47c8      	blx	r9
 8004da2:	3001      	adds	r0, #1
 8004da4:	d103      	bne.n	8004dae <_printf_common+0xb6>
 8004da6:	f04f 30ff 	mov.w	r0, #4294967295
 8004daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dae:	3501      	adds	r5, #1
 8004db0:	e7c1      	b.n	8004d36 <_printf_common+0x3e>
 8004db2:	2030      	movs	r0, #48	@ 0x30
 8004db4:	18e1      	adds	r1, r4, r3
 8004db6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004dc0:	4422      	add	r2, r4
 8004dc2:	3302      	adds	r3, #2
 8004dc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004dc8:	e7c2      	b.n	8004d50 <_printf_common+0x58>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	4622      	mov	r2, r4
 8004dce:	4641      	mov	r1, r8
 8004dd0:	4638      	mov	r0, r7
 8004dd2:	47c8      	blx	r9
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	d0e6      	beq.n	8004da6 <_printf_common+0xae>
 8004dd8:	3601      	adds	r6, #1
 8004dda:	e7d9      	b.n	8004d90 <_printf_common+0x98>

08004ddc <_printf_i>:
 8004ddc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004de0:	7e0f      	ldrb	r7, [r1, #24]
 8004de2:	4691      	mov	r9, r2
 8004de4:	2f78      	cmp	r7, #120	@ 0x78
 8004de6:	4680      	mov	r8, r0
 8004de8:	460c      	mov	r4, r1
 8004dea:	469a      	mov	sl, r3
 8004dec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004dee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004df2:	d807      	bhi.n	8004e04 <_printf_i+0x28>
 8004df4:	2f62      	cmp	r7, #98	@ 0x62
 8004df6:	d80a      	bhi.n	8004e0e <_printf_i+0x32>
 8004df8:	2f00      	cmp	r7, #0
 8004dfa:	f000 80d3 	beq.w	8004fa4 <_printf_i+0x1c8>
 8004dfe:	2f58      	cmp	r7, #88	@ 0x58
 8004e00:	f000 80ba 	beq.w	8004f78 <_printf_i+0x19c>
 8004e04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e0c:	e03a      	b.n	8004e84 <_printf_i+0xa8>
 8004e0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e12:	2b15      	cmp	r3, #21
 8004e14:	d8f6      	bhi.n	8004e04 <_printf_i+0x28>
 8004e16:	a101      	add	r1, pc, #4	@ (adr r1, 8004e1c <_printf_i+0x40>)
 8004e18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e1c:	08004e75 	.word	0x08004e75
 8004e20:	08004e89 	.word	0x08004e89
 8004e24:	08004e05 	.word	0x08004e05
 8004e28:	08004e05 	.word	0x08004e05
 8004e2c:	08004e05 	.word	0x08004e05
 8004e30:	08004e05 	.word	0x08004e05
 8004e34:	08004e89 	.word	0x08004e89
 8004e38:	08004e05 	.word	0x08004e05
 8004e3c:	08004e05 	.word	0x08004e05
 8004e40:	08004e05 	.word	0x08004e05
 8004e44:	08004e05 	.word	0x08004e05
 8004e48:	08004f8b 	.word	0x08004f8b
 8004e4c:	08004eb3 	.word	0x08004eb3
 8004e50:	08004f45 	.word	0x08004f45
 8004e54:	08004e05 	.word	0x08004e05
 8004e58:	08004e05 	.word	0x08004e05
 8004e5c:	08004fad 	.word	0x08004fad
 8004e60:	08004e05 	.word	0x08004e05
 8004e64:	08004eb3 	.word	0x08004eb3
 8004e68:	08004e05 	.word	0x08004e05
 8004e6c:	08004e05 	.word	0x08004e05
 8004e70:	08004f4d 	.word	0x08004f4d
 8004e74:	6833      	ldr	r3, [r6, #0]
 8004e76:	1d1a      	adds	r2, r3, #4
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6032      	str	r2, [r6, #0]
 8004e7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e84:	2301      	movs	r3, #1
 8004e86:	e09e      	b.n	8004fc6 <_printf_i+0x1ea>
 8004e88:	6833      	ldr	r3, [r6, #0]
 8004e8a:	6820      	ldr	r0, [r4, #0]
 8004e8c:	1d19      	adds	r1, r3, #4
 8004e8e:	6031      	str	r1, [r6, #0]
 8004e90:	0606      	lsls	r6, r0, #24
 8004e92:	d501      	bpl.n	8004e98 <_printf_i+0xbc>
 8004e94:	681d      	ldr	r5, [r3, #0]
 8004e96:	e003      	b.n	8004ea0 <_printf_i+0xc4>
 8004e98:	0645      	lsls	r5, r0, #25
 8004e9a:	d5fb      	bpl.n	8004e94 <_printf_i+0xb8>
 8004e9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ea0:	2d00      	cmp	r5, #0
 8004ea2:	da03      	bge.n	8004eac <_printf_i+0xd0>
 8004ea4:	232d      	movs	r3, #45	@ 0x2d
 8004ea6:	426d      	negs	r5, r5
 8004ea8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004eac:	230a      	movs	r3, #10
 8004eae:	4859      	ldr	r0, [pc, #356]	@ (8005014 <_printf_i+0x238>)
 8004eb0:	e011      	b.n	8004ed6 <_printf_i+0xfa>
 8004eb2:	6821      	ldr	r1, [r4, #0]
 8004eb4:	6833      	ldr	r3, [r6, #0]
 8004eb6:	0608      	lsls	r0, r1, #24
 8004eb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ebc:	d402      	bmi.n	8004ec4 <_printf_i+0xe8>
 8004ebe:	0649      	lsls	r1, r1, #25
 8004ec0:	bf48      	it	mi
 8004ec2:	b2ad      	uxthmi	r5, r5
 8004ec4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ec6:	6033      	str	r3, [r6, #0]
 8004ec8:	bf14      	ite	ne
 8004eca:	230a      	movne	r3, #10
 8004ecc:	2308      	moveq	r3, #8
 8004ece:	4851      	ldr	r0, [pc, #324]	@ (8005014 <_printf_i+0x238>)
 8004ed0:	2100      	movs	r1, #0
 8004ed2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ed6:	6866      	ldr	r6, [r4, #4]
 8004ed8:	2e00      	cmp	r6, #0
 8004eda:	bfa8      	it	ge
 8004edc:	6821      	ldrge	r1, [r4, #0]
 8004ede:	60a6      	str	r6, [r4, #8]
 8004ee0:	bfa4      	itt	ge
 8004ee2:	f021 0104 	bicge.w	r1, r1, #4
 8004ee6:	6021      	strge	r1, [r4, #0]
 8004ee8:	b90d      	cbnz	r5, 8004eee <_printf_i+0x112>
 8004eea:	2e00      	cmp	r6, #0
 8004eec:	d04b      	beq.n	8004f86 <_printf_i+0x1aa>
 8004eee:	4616      	mov	r6, r2
 8004ef0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ef4:	fb03 5711 	mls	r7, r3, r1, r5
 8004ef8:	5dc7      	ldrb	r7, [r0, r7]
 8004efa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004efe:	462f      	mov	r7, r5
 8004f00:	42bb      	cmp	r3, r7
 8004f02:	460d      	mov	r5, r1
 8004f04:	d9f4      	bls.n	8004ef0 <_printf_i+0x114>
 8004f06:	2b08      	cmp	r3, #8
 8004f08:	d10b      	bne.n	8004f22 <_printf_i+0x146>
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	07df      	lsls	r7, r3, #31
 8004f0e:	d508      	bpl.n	8004f22 <_printf_i+0x146>
 8004f10:	6923      	ldr	r3, [r4, #16]
 8004f12:	6861      	ldr	r1, [r4, #4]
 8004f14:	4299      	cmp	r1, r3
 8004f16:	bfde      	ittt	le
 8004f18:	2330      	movle	r3, #48	@ 0x30
 8004f1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f22:	1b92      	subs	r2, r2, r6
 8004f24:	6122      	str	r2, [r4, #16]
 8004f26:	464b      	mov	r3, r9
 8004f28:	4621      	mov	r1, r4
 8004f2a:	4640      	mov	r0, r8
 8004f2c:	f8cd a000 	str.w	sl, [sp]
 8004f30:	aa03      	add	r2, sp, #12
 8004f32:	f7ff fee1 	bl	8004cf8 <_printf_common>
 8004f36:	3001      	adds	r0, #1
 8004f38:	d14a      	bne.n	8004fd0 <_printf_i+0x1f4>
 8004f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f3e:	b004      	add	sp, #16
 8004f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	f043 0320 	orr.w	r3, r3, #32
 8004f4a:	6023      	str	r3, [r4, #0]
 8004f4c:	2778      	movs	r7, #120	@ 0x78
 8004f4e:	4832      	ldr	r0, [pc, #200]	@ (8005018 <_printf_i+0x23c>)
 8004f50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f54:	6823      	ldr	r3, [r4, #0]
 8004f56:	6831      	ldr	r1, [r6, #0]
 8004f58:	061f      	lsls	r7, r3, #24
 8004f5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f5e:	d402      	bmi.n	8004f66 <_printf_i+0x18a>
 8004f60:	065f      	lsls	r7, r3, #25
 8004f62:	bf48      	it	mi
 8004f64:	b2ad      	uxthmi	r5, r5
 8004f66:	6031      	str	r1, [r6, #0]
 8004f68:	07d9      	lsls	r1, r3, #31
 8004f6a:	bf44      	itt	mi
 8004f6c:	f043 0320 	orrmi.w	r3, r3, #32
 8004f70:	6023      	strmi	r3, [r4, #0]
 8004f72:	b11d      	cbz	r5, 8004f7c <_printf_i+0x1a0>
 8004f74:	2310      	movs	r3, #16
 8004f76:	e7ab      	b.n	8004ed0 <_printf_i+0xf4>
 8004f78:	4826      	ldr	r0, [pc, #152]	@ (8005014 <_printf_i+0x238>)
 8004f7a:	e7e9      	b.n	8004f50 <_printf_i+0x174>
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	f023 0320 	bic.w	r3, r3, #32
 8004f82:	6023      	str	r3, [r4, #0]
 8004f84:	e7f6      	b.n	8004f74 <_printf_i+0x198>
 8004f86:	4616      	mov	r6, r2
 8004f88:	e7bd      	b.n	8004f06 <_printf_i+0x12a>
 8004f8a:	6833      	ldr	r3, [r6, #0]
 8004f8c:	6825      	ldr	r5, [r4, #0]
 8004f8e:	1d18      	adds	r0, r3, #4
 8004f90:	6961      	ldr	r1, [r4, #20]
 8004f92:	6030      	str	r0, [r6, #0]
 8004f94:	062e      	lsls	r6, r5, #24
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	d501      	bpl.n	8004f9e <_printf_i+0x1c2>
 8004f9a:	6019      	str	r1, [r3, #0]
 8004f9c:	e002      	b.n	8004fa4 <_printf_i+0x1c8>
 8004f9e:	0668      	lsls	r0, r5, #25
 8004fa0:	d5fb      	bpl.n	8004f9a <_printf_i+0x1be>
 8004fa2:	8019      	strh	r1, [r3, #0]
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	4616      	mov	r6, r2
 8004fa8:	6123      	str	r3, [r4, #16]
 8004faa:	e7bc      	b.n	8004f26 <_printf_i+0x14a>
 8004fac:	6833      	ldr	r3, [r6, #0]
 8004fae:	2100      	movs	r1, #0
 8004fb0:	1d1a      	adds	r2, r3, #4
 8004fb2:	6032      	str	r2, [r6, #0]
 8004fb4:	681e      	ldr	r6, [r3, #0]
 8004fb6:	6862      	ldr	r2, [r4, #4]
 8004fb8:	4630      	mov	r0, r6
 8004fba:	f000 fad1 	bl	8005560 <memchr>
 8004fbe:	b108      	cbz	r0, 8004fc4 <_printf_i+0x1e8>
 8004fc0:	1b80      	subs	r0, r0, r6
 8004fc2:	6060      	str	r0, [r4, #4]
 8004fc4:	6863      	ldr	r3, [r4, #4]
 8004fc6:	6123      	str	r3, [r4, #16]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fce:	e7aa      	b.n	8004f26 <_printf_i+0x14a>
 8004fd0:	4632      	mov	r2, r6
 8004fd2:	4649      	mov	r1, r9
 8004fd4:	4640      	mov	r0, r8
 8004fd6:	6923      	ldr	r3, [r4, #16]
 8004fd8:	47d0      	blx	sl
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d0ad      	beq.n	8004f3a <_printf_i+0x15e>
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	079b      	lsls	r3, r3, #30
 8004fe2:	d413      	bmi.n	800500c <_printf_i+0x230>
 8004fe4:	68e0      	ldr	r0, [r4, #12]
 8004fe6:	9b03      	ldr	r3, [sp, #12]
 8004fe8:	4298      	cmp	r0, r3
 8004fea:	bfb8      	it	lt
 8004fec:	4618      	movlt	r0, r3
 8004fee:	e7a6      	b.n	8004f3e <_printf_i+0x162>
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	4632      	mov	r2, r6
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	4640      	mov	r0, r8
 8004ff8:	47d0      	blx	sl
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d09d      	beq.n	8004f3a <_printf_i+0x15e>
 8004ffe:	3501      	adds	r5, #1
 8005000:	68e3      	ldr	r3, [r4, #12]
 8005002:	9903      	ldr	r1, [sp, #12]
 8005004:	1a5b      	subs	r3, r3, r1
 8005006:	42ab      	cmp	r3, r5
 8005008:	dcf2      	bgt.n	8004ff0 <_printf_i+0x214>
 800500a:	e7eb      	b.n	8004fe4 <_printf_i+0x208>
 800500c:	2500      	movs	r5, #0
 800500e:	f104 0619 	add.w	r6, r4, #25
 8005012:	e7f5      	b.n	8005000 <_printf_i+0x224>
 8005014:	08005f60 	.word	0x08005f60
 8005018:	08005f71 	.word	0x08005f71

0800501c <_scanf_chars>:
 800501c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005020:	4615      	mov	r5, r2
 8005022:	688a      	ldr	r2, [r1, #8]
 8005024:	4680      	mov	r8, r0
 8005026:	460c      	mov	r4, r1
 8005028:	b932      	cbnz	r2, 8005038 <_scanf_chars+0x1c>
 800502a:	698a      	ldr	r2, [r1, #24]
 800502c:	2a00      	cmp	r2, #0
 800502e:	bf14      	ite	ne
 8005030:	f04f 32ff 	movne.w	r2, #4294967295
 8005034:	2201      	moveq	r2, #1
 8005036:	608a      	str	r2, [r1, #8]
 8005038:	2700      	movs	r7, #0
 800503a:	6822      	ldr	r2, [r4, #0]
 800503c:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80050cc <_scanf_chars+0xb0>
 8005040:	06d1      	lsls	r1, r2, #27
 8005042:	bf5f      	itttt	pl
 8005044:	681a      	ldrpl	r2, [r3, #0]
 8005046:	1d11      	addpl	r1, r2, #4
 8005048:	6019      	strpl	r1, [r3, #0]
 800504a:	6816      	ldrpl	r6, [r2, #0]
 800504c:	69a0      	ldr	r0, [r4, #24]
 800504e:	b188      	cbz	r0, 8005074 <_scanf_chars+0x58>
 8005050:	2801      	cmp	r0, #1
 8005052:	d107      	bne.n	8005064 <_scanf_chars+0x48>
 8005054:	682b      	ldr	r3, [r5, #0]
 8005056:	781a      	ldrb	r2, [r3, #0]
 8005058:	6963      	ldr	r3, [r4, #20]
 800505a:	5c9b      	ldrb	r3, [r3, r2]
 800505c:	b953      	cbnz	r3, 8005074 <_scanf_chars+0x58>
 800505e:	2f00      	cmp	r7, #0
 8005060:	d031      	beq.n	80050c6 <_scanf_chars+0xaa>
 8005062:	e022      	b.n	80050aa <_scanf_chars+0x8e>
 8005064:	2802      	cmp	r0, #2
 8005066:	d120      	bne.n	80050aa <_scanf_chars+0x8e>
 8005068:	682b      	ldr	r3, [r5, #0]
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005070:	071b      	lsls	r3, r3, #28
 8005072:	d41a      	bmi.n	80050aa <_scanf_chars+0x8e>
 8005074:	6823      	ldr	r3, [r4, #0]
 8005076:	3701      	adds	r7, #1
 8005078:	06da      	lsls	r2, r3, #27
 800507a:	bf5e      	ittt	pl
 800507c:	682b      	ldrpl	r3, [r5, #0]
 800507e:	781b      	ldrbpl	r3, [r3, #0]
 8005080:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005084:	682a      	ldr	r2, [r5, #0]
 8005086:	686b      	ldr	r3, [r5, #4]
 8005088:	3201      	adds	r2, #1
 800508a:	602a      	str	r2, [r5, #0]
 800508c:	68a2      	ldr	r2, [r4, #8]
 800508e:	3b01      	subs	r3, #1
 8005090:	3a01      	subs	r2, #1
 8005092:	606b      	str	r3, [r5, #4]
 8005094:	60a2      	str	r2, [r4, #8]
 8005096:	b142      	cbz	r2, 80050aa <_scanf_chars+0x8e>
 8005098:	2b00      	cmp	r3, #0
 800509a:	dcd7      	bgt.n	800504c <_scanf_chars+0x30>
 800509c:	4629      	mov	r1, r5
 800509e:	4640      	mov	r0, r8
 80050a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80050a4:	4798      	blx	r3
 80050a6:	2800      	cmp	r0, #0
 80050a8:	d0d0      	beq.n	800504c <_scanf_chars+0x30>
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	f013 0310 	ands.w	r3, r3, #16
 80050b0:	d105      	bne.n	80050be <_scanf_chars+0xa2>
 80050b2:	68e2      	ldr	r2, [r4, #12]
 80050b4:	3201      	adds	r2, #1
 80050b6:	60e2      	str	r2, [r4, #12]
 80050b8:	69a2      	ldr	r2, [r4, #24]
 80050ba:	b102      	cbz	r2, 80050be <_scanf_chars+0xa2>
 80050bc:	7033      	strb	r3, [r6, #0]
 80050be:	2000      	movs	r0, #0
 80050c0:	6923      	ldr	r3, [r4, #16]
 80050c2:	443b      	add	r3, r7
 80050c4:	6123      	str	r3, [r4, #16]
 80050c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ca:	bf00      	nop
 80050cc:	08005f9e 	.word	0x08005f9e

080050d0 <_scanf_i>:
 80050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d4:	460c      	mov	r4, r1
 80050d6:	4698      	mov	r8, r3
 80050d8:	4b72      	ldr	r3, [pc, #456]	@ (80052a4 <_scanf_i+0x1d4>)
 80050da:	b087      	sub	sp, #28
 80050dc:	4682      	mov	sl, r0
 80050de:	4616      	mov	r6, r2
 80050e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80050e4:	ab03      	add	r3, sp, #12
 80050e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80050ea:	4b6f      	ldr	r3, [pc, #444]	@ (80052a8 <_scanf_i+0x1d8>)
 80050ec:	69a1      	ldr	r1, [r4, #24]
 80050ee:	4a6f      	ldr	r2, [pc, #444]	@ (80052ac <_scanf_i+0x1dc>)
 80050f0:	4627      	mov	r7, r4
 80050f2:	2903      	cmp	r1, #3
 80050f4:	bf08      	it	eq
 80050f6:	461a      	moveq	r2, r3
 80050f8:	68a3      	ldr	r3, [r4, #8]
 80050fa:	9201      	str	r2, [sp, #4]
 80050fc:	1e5a      	subs	r2, r3, #1
 80050fe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005102:	bf81      	itttt	hi
 8005104:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005108:	eb03 0905 	addhi.w	r9, r3, r5
 800510c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005110:	60a3      	strhi	r3, [r4, #8]
 8005112:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005116:	bf98      	it	ls
 8005118:	f04f 0900 	movls.w	r9, #0
 800511c:	463d      	mov	r5, r7
 800511e:	f04f 0b00 	mov.w	fp, #0
 8005122:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8005126:	6023      	str	r3, [r4, #0]
 8005128:	6831      	ldr	r1, [r6, #0]
 800512a:	ab03      	add	r3, sp, #12
 800512c:	2202      	movs	r2, #2
 800512e:	7809      	ldrb	r1, [r1, #0]
 8005130:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005134:	f000 fa14 	bl	8005560 <memchr>
 8005138:	b328      	cbz	r0, 8005186 <_scanf_i+0xb6>
 800513a:	f1bb 0f01 	cmp.w	fp, #1
 800513e:	d159      	bne.n	80051f4 <_scanf_i+0x124>
 8005140:	6862      	ldr	r2, [r4, #4]
 8005142:	b92a      	cbnz	r2, 8005150 <_scanf_i+0x80>
 8005144:	2108      	movs	r1, #8
 8005146:	6822      	ldr	r2, [r4, #0]
 8005148:	6061      	str	r1, [r4, #4]
 800514a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800514e:	6022      	str	r2, [r4, #0]
 8005150:	6822      	ldr	r2, [r4, #0]
 8005152:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8005156:	6022      	str	r2, [r4, #0]
 8005158:	68a2      	ldr	r2, [r4, #8]
 800515a:	1e51      	subs	r1, r2, #1
 800515c:	60a1      	str	r1, [r4, #8]
 800515e:	b192      	cbz	r2, 8005186 <_scanf_i+0xb6>
 8005160:	6832      	ldr	r2, [r6, #0]
 8005162:	1c51      	adds	r1, r2, #1
 8005164:	6031      	str	r1, [r6, #0]
 8005166:	7812      	ldrb	r2, [r2, #0]
 8005168:	f805 2b01 	strb.w	r2, [r5], #1
 800516c:	6872      	ldr	r2, [r6, #4]
 800516e:	3a01      	subs	r2, #1
 8005170:	2a00      	cmp	r2, #0
 8005172:	6072      	str	r2, [r6, #4]
 8005174:	dc07      	bgt.n	8005186 <_scanf_i+0xb6>
 8005176:	4631      	mov	r1, r6
 8005178:	4650      	mov	r0, sl
 800517a:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800517e:	4790      	blx	r2
 8005180:	2800      	cmp	r0, #0
 8005182:	f040 8085 	bne.w	8005290 <_scanf_i+0x1c0>
 8005186:	f10b 0b01 	add.w	fp, fp, #1
 800518a:	f1bb 0f03 	cmp.w	fp, #3
 800518e:	d1cb      	bne.n	8005128 <_scanf_i+0x58>
 8005190:	6863      	ldr	r3, [r4, #4]
 8005192:	b90b      	cbnz	r3, 8005198 <_scanf_i+0xc8>
 8005194:	230a      	movs	r3, #10
 8005196:	6063      	str	r3, [r4, #4]
 8005198:	6863      	ldr	r3, [r4, #4]
 800519a:	4945      	ldr	r1, [pc, #276]	@ (80052b0 <_scanf_i+0x1e0>)
 800519c:	6960      	ldr	r0, [r4, #20]
 800519e:	1ac9      	subs	r1, r1, r3
 80051a0:	f000 f942 	bl	8005428 <__sccl>
 80051a4:	f04f 0b00 	mov.w	fp, #0
 80051a8:	68a3      	ldr	r3, [r4, #8]
 80051aa:	6822      	ldr	r2, [r4, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d03d      	beq.n	800522c <_scanf_i+0x15c>
 80051b0:	6831      	ldr	r1, [r6, #0]
 80051b2:	6960      	ldr	r0, [r4, #20]
 80051b4:	f891 c000 	ldrb.w	ip, [r1]
 80051b8:	f810 000c 	ldrb.w	r0, [r0, ip]
 80051bc:	2800      	cmp	r0, #0
 80051be:	d035      	beq.n	800522c <_scanf_i+0x15c>
 80051c0:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80051c4:	d124      	bne.n	8005210 <_scanf_i+0x140>
 80051c6:	0510      	lsls	r0, r2, #20
 80051c8:	d522      	bpl.n	8005210 <_scanf_i+0x140>
 80051ca:	f10b 0b01 	add.w	fp, fp, #1
 80051ce:	f1b9 0f00 	cmp.w	r9, #0
 80051d2:	d003      	beq.n	80051dc <_scanf_i+0x10c>
 80051d4:	3301      	adds	r3, #1
 80051d6:	f109 39ff 	add.w	r9, r9, #4294967295
 80051da:	60a3      	str	r3, [r4, #8]
 80051dc:	6873      	ldr	r3, [r6, #4]
 80051de:	3b01      	subs	r3, #1
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	6073      	str	r3, [r6, #4]
 80051e4:	dd1b      	ble.n	800521e <_scanf_i+0x14e>
 80051e6:	6833      	ldr	r3, [r6, #0]
 80051e8:	3301      	adds	r3, #1
 80051ea:	6033      	str	r3, [r6, #0]
 80051ec:	68a3      	ldr	r3, [r4, #8]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	60a3      	str	r3, [r4, #8]
 80051f2:	e7d9      	b.n	80051a8 <_scanf_i+0xd8>
 80051f4:	f1bb 0f02 	cmp.w	fp, #2
 80051f8:	d1ae      	bne.n	8005158 <_scanf_i+0x88>
 80051fa:	6822      	ldr	r2, [r4, #0]
 80051fc:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8005200:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8005204:	d1bf      	bne.n	8005186 <_scanf_i+0xb6>
 8005206:	2110      	movs	r1, #16
 8005208:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800520c:	6061      	str	r1, [r4, #4]
 800520e:	e7a2      	b.n	8005156 <_scanf_i+0x86>
 8005210:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8005214:	6022      	str	r2, [r4, #0]
 8005216:	780b      	ldrb	r3, [r1, #0]
 8005218:	f805 3b01 	strb.w	r3, [r5], #1
 800521c:	e7de      	b.n	80051dc <_scanf_i+0x10c>
 800521e:	4631      	mov	r1, r6
 8005220:	4650      	mov	r0, sl
 8005222:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005226:	4798      	blx	r3
 8005228:	2800      	cmp	r0, #0
 800522a:	d0df      	beq.n	80051ec <_scanf_i+0x11c>
 800522c:	6823      	ldr	r3, [r4, #0]
 800522e:	05d9      	lsls	r1, r3, #23
 8005230:	d50d      	bpl.n	800524e <_scanf_i+0x17e>
 8005232:	42bd      	cmp	r5, r7
 8005234:	d909      	bls.n	800524a <_scanf_i+0x17a>
 8005236:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800523a:	4632      	mov	r2, r6
 800523c:	4650      	mov	r0, sl
 800523e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005242:	f105 39ff 	add.w	r9, r5, #4294967295
 8005246:	4798      	blx	r3
 8005248:	464d      	mov	r5, r9
 800524a:	42bd      	cmp	r5, r7
 800524c:	d028      	beq.n	80052a0 <_scanf_i+0x1d0>
 800524e:	6822      	ldr	r2, [r4, #0]
 8005250:	f012 0210 	ands.w	r2, r2, #16
 8005254:	d113      	bne.n	800527e <_scanf_i+0x1ae>
 8005256:	702a      	strb	r2, [r5, #0]
 8005258:	4639      	mov	r1, r7
 800525a:	6863      	ldr	r3, [r4, #4]
 800525c:	4650      	mov	r0, sl
 800525e:	9e01      	ldr	r6, [sp, #4]
 8005260:	47b0      	blx	r6
 8005262:	f8d8 3000 	ldr.w	r3, [r8]
 8005266:	6821      	ldr	r1, [r4, #0]
 8005268:	1d1a      	adds	r2, r3, #4
 800526a:	f8c8 2000 	str.w	r2, [r8]
 800526e:	f011 0f20 	tst.w	r1, #32
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	d00f      	beq.n	8005296 <_scanf_i+0x1c6>
 8005276:	6018      	str	r0, [r3, #0]
 8005278:	68e3      	ldr	r3, [r4, #12]
 800527a:	3301      	adds	r3, #1
 800527c:	60e3      	str	r3, [r4, #12]
 800527e:	2000      	movs	r0, #0
 8005280:	6923      	ldr	r3, [r4, #16]
 8005282:	1bed      	subs	r5, r5, r7
 8005284:	445d      	add	r5, fp
 8005286:	442b      	add	r3, r5
 8005288:	6123      	str	r3, [r4, #16]
 800528a:	b007      	add	sp, #28
 800528c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005290:	f04f 0b00 	mov.w	fp, #0
 8005294:	e7ca      	b.n	800522c <_scanf_i+0x15c>
 8005296:	07ca      	lsls	r2, r1, #31
 8005298:	bf4c      	ite	mi
 800529a:	8018      	strhmi	r0, [r3, #0]
 800529c:	6018      	strpl	r0, [r3, #0]
 800529e:	e7eb      	b.n	8005278 <_scanf_i+0x1a8>
 80052a0:	2001      	movs	r0, #1
 80052a2:	e7f2      	b.n	800528a <_scanf_i+0x1ba>
 80052a4:	08005e6c 	.word	0x08005e6c
 80052a8:	080056f9 	.word	0x080056f9
 80052ac:	080057d9 	.word	0x080057d9
 80052b0:	08005f92 	.word	0x08005f92

080052b4 <__sflush_r>:
 80052b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ba:	0716      	lsls	r6, r2, #28
 80052bc:	4605      	mov	r5, r0
 80052be:	460c      	mov	r4, r1
 80052c0:	d454      	bmi.n	800536c <__sflush_r+0xb8>
 80052c2:	684b      	ldr	r3, [r1, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	dc02      	bgt.n	80052ce <__sflush_r+0x1a>
 80052c8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	dd48      	ble.n	8005360 <__sflush_r+0xac>
 80052ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052d0:	2e00      	cmp	r6, #0
 80052d2:	d045      	beq.n	8005360 <__sflush_r+0xac>
 80052d4:	2300      	movs	r3, #0
 80052d6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052da:	682f      	ldr	r7, [r5, #0]
 80052dc:	6a21      	ldr	r1, [r4, #32]
 80052de:	602b      	str	r3, [r5, #0]
 80052e0:	d030      	beq.n	8005344 <__sflush_r+0x90>
 80052e2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052e4:	89a3      	ldrh	r3, [r4, #12]
 80052e6:	0759      	lsls	r1, r3, #29
 80052e8:	d505      	bpl.n	80052f6 <__sflush_r+0x42>
 80052ea:	6863      	ldr	r3, [r4, #4]
 80052ec:	1ad2      	subs	r2, r2, r3
 80052ee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052f0:	b10b      	cbz	r3, 80052f6 <__sflush_r+0x42>
 80052f2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052f4:	1ad2      	subs	r2, r2, r3
 80052f6:	2300      	movs	r3, #0
 80052f8:	4628      	mov	r0, r5
 80052fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052fc:	6a21      	ldr	r1, [r4, #32]
 80052fe:	47b0      	blx	r6
 8005300:	1c43      	adds	r3, r0, #1
 8005302:	89a3      	ldrh	r3, [r4, #12]
 8005304:	d106      	bne.n	8005314 <__sflush_r+0x60>
 8005306:	6829      	ldr	r1, [r5, #0]
 8005308:	291d      	cmp	r1, #29
 800530a:	d82b      	bhi.n	8005364 <__sflush_r+0xb0>
 800530c:	4a28      	ldr	r2, [pc, #160]	@ (80053b0 <__sflush_r+0xfc>)
 800530e:	410a      	asrs	r2, r1
 8005310:	07d6      	lsls	r6, r2, #31
 8005312:	d427      	bmi.n	8005364 <__sflush_r+0xb0>
 8005314:	2200      	movs	r2, #0
 8005316:	6062      	str	r2, [r4, #4]
 8005318:	6922      	ldr	r2, [r4, #16]
 800531a:	04d9      	lsls	r1, r3, #19
 800531c:	6022      	str	r2, [r4, #0]
 800531e:	d504      	bpl.n	800532a <__sflush_r+0x76>
 8005320:	1c42      	adds	r2, r0, #1
 8005322:	d101      	bne.n	8005328 <__sflush_r+0x74>
 8005324:	682b      	ldr	r3, [r5, #0]
 8005326:	b903      	cbnz	r3, 800532a <__sflush_r+0x76>
 8005328:	6560      	str	r0, [r4, #84]	@ 0x54
 800532a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800532c:	602f      	str	r7, [r5, #0]
 800532e:	b1b9      	cbz	r1, 8005360 <__sflush_r+0xac>
 8005330:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005334:	4299      	cmp	r1, r3
 8005336:	d002      	beq.n	800533e <__sflush_r+0x8a>
 8005338:	4628      	mov	r0, r5
 800533a:	f7ff f8bd 	bl	80044b8 <_free_r>
 800533e:	2300      	movs	r3, #0
 8005340:	6363      	str	r3, [r4, #52]	@ 0x34
 8005342:	e00d      	b.n	8005360 <__sflush_r+0xac>
 8005344:	2301      	movs	r3, #1
 8005346:	4628      	mov	r0, r5
 8005348:	47b0      	blx	r6
 800534a:	4602      	mov	r2, r0
 800534c:	1c50      	adds	r0, r2, #1
 800534e:	d1c9      	bne.n	80052e4 <__sflush_r+0x30>
 8005350:	682b      	ldr	r3, [r5, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d0c6      	beq.n	80052e4 <__sflush_r+0x30>
 8005356:	2b1d      	cmp	r3, #29
 8005358:	d001      	beq.n	800535e <__sflush_r+0xaa>
 800535a:	2b16      	cmp	r3, #22
 800535c:	d11d      	bne.n	800539a <__sflush_r+0xe6>
 800535e:	602f      	str	r7, [r5, #0]
 8005360:	2000      	movs	r0, #0
 8005362:	e021      	b.n	80053a8 <__sflush_r+0xf4>
 8005364:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005368:	b21b      	sxth	r3, r3
 800536a:	e01a      	b.n	80053a2 <__sflush_r+0xee>
 800536c:	690f      	ldr	r7, [r1, #16]
 800536e:	2f00      	cmp	r7, #0
 8005370:	d0f6      	beq.n	8005360 <__sflush_r+0xac>
 8005372:	0793      	lsls	r3, r2, #30
 8005374:	bf18      	it	ne
 8005376:	2300      	movne	r3, #0
 8005378:	680e      	ldr	r6, [r1, #0]
 800537a:	bf08      	it	eq
 800537c:	694b      	ldreq	r3, [r1, #20]
 800537e:	1bf6      	subs	r6, r6, r7
 8005380:	600f      	str	r7, [r1, #0]
 8005382:	608b      	str	r3, [r1, #8]
 8005384:	2e00      	cmp	r6, #0
 8005386:	ddeb      	ble.n	8005360 <__sflush_r+0xac>
 8005388:	4633      	mov	r3, r6
 800538a:	463a      	mov	r2, r7
 800538c:	4628      	mov	r0, r5
 800538e:	6a21      	ldr	r1, [r4, #32]
 8005390:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005394:	47e0      	blx	ip
 8005396:	2800      	cmp	r0, #0
 8005398:	dc07      	bgt.n	80053aa <__sflush_r+0xf6>
 800539a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800539e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053a2:	f04f 30ff 	mov.w	r0, #4294967295
 80053a6:	81a3      	strh	r3, [r4, #12]
 80053a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053aa:	4407      	add	r7, r0
 80053ac:	1a36      	subs	r6, r6, r0
 80053ae:	e7e9      	b.n	8005384 <__sflush_r+0xd0>
 80053b0:	dfbffffe 	.word	0xdfbffffe

080053b4 <_fflush_r>:
 80053b4:	b538      	push	{r3, r4, r5, lr}
 80053b6:	690b      	ldr	r3, [r1, #16]
 80053b8:	4605      	mov	r5, r0
 80053ba:	460c      	mov	r4, r1
 80053bc:	b913      	cbnz	r3, 80053c4 <_fflush_r+0x10>
 80053be:	2500      	movs	r5, #0
 80053c0:	4628      	mov	r0, r5
 80053c2:	bd38      	pop	{r3, r4, r5, pc}
 80053c4:	b118      	cbz	r0, 80053ce <_fflush_r+0x1a>
 80053c6:	6a03      	ldr	r3, [r0, #32]
 80053c8:	b90b      	cbnz	r3, 80053ce <_fflush_r+0x1a>
 80053ca:	f7fe fe93 	bl	80040f4 <__sinit>
 80053ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d0f3      	beq.n	80053be <_fflush_r+0xa>
 80053d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053d8:	07d0      	lsls	r0, r2, #31
 80053da:	d404      	bmi.n	80053e6 <_fflush_r+0x32>
 80053dc:	0599      	lsls	r1, r3, #22
 80053de:	d402      	bmi.n	80053e6 <_fflush_r+0x32>
 80053e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053e2:	f7ff f848 	bl	8004476 <__retarget_lock_acquire_recursive>
 80053e6:	4628      	mov	r0, r5
 80053e8:	4621      	mov	r1, r4
 80053ea:	f7ff ff63 	bl	80052b4 <__sflush_r>
 80053ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053f0:	4605      	mov	r5, r0
 80053f2:	07da      	lsls	r2, r3, #31
 80053f4:	d4e4      	bmi.n	80053c0 <_fflush_r+0xc>
 80053f6:	89a3      	ldrh	r3, [r4, #12]
 80053f8:	059b      	lsls	r3, r3, #22
 80053fa:	d4e1      	bmi.n	80053c0 <_fflush_r+0xc>
 80053fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053fe:	f7ff f83b 	bl	8004478 <__retarget_lock_release_recursive>
 8005402:	e7dd      	b.n	80053c0 <_fflush_r+0xc>

08005404 <fiprintf>:
 8005404:	b40e      	push	{r1, r2, r3}
 8005406:	b503      	push	{r0, r1, lr}
 8005408:	4601      	mov	r1, r0
 800540a:	ab03      	add	r3, sp, #12
 800540c:	4805      	ldr	r0, [pc, #20]	@ (8005424 <fiprintf+0x20>)
 800540e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005412:	6800      	ldr	r0, [r0, #0]
 8005414:	9301      	str	r3, [sp, #4]
 8005416:	f000 fa09 	bl	800582c <_vfiprintf_r>
 800541a:	b002      	add	sp, #8
 800541c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005420:	b003      	add	sp, #12
 8005422:	4770      	bx	lr
 8005424:	20000018 	.word	0x20000018

08005428 <__sccl>:
 8005428:	b570      	push	{r4, r5, r6, lr}
 800542a:	780b      	ldrb	r3, [r1, #0]
 800542c:	4604      	mov	r4, r0
 800542e:	2b5e      	cmp	r3, #94	@ 0x5e
 8005430:	bf0b      	itete	eq
 8005432:	784b      	ldrbeq	r3, [r1, #1]
 8005434:	1c4a      	addne	r2, r1, #1
 8005436:	1c8a      	addeq	r2, r1, #2
 8005438:	2100      	movne	r1, #0
 800543a:	bf08      	it	eq
 800543c:	2101      	moveq	r1, #1
 800543e:	3801      	subs	r0, #1
 8005440:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8005444:	f800 1f01 	strb.w	r1, [r0, #1]!
 8005448:	42a8      	cmp	r0, r5
 800544a:	d1fb      	bne.n	8005444 <__sccl+0x1c>
 800544c:	b90b      	cbnz	r3, 8005452 <__sccl+0x2a>
 800544e:	1e50      	subs	r0, r2, #1
 8005450:	bd70      	pop	{r4, r5, r6, pc}
 8005452:	f081 0101 	eor.w	r1, r1, #1
 8005456:	4610      	mov	r0, r2
 8005458:	54e1      	strb	r1, [r4, r3]
 800545a:	4602      	mov	r2, r0
 800545c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005460:	2d2d      	cmp	r5, #45	@ 0x2d
 8005462:	d005      	beq.n	8005470 <__sccl+0x48>
 8005464:	2d5d      	cmp	r5, #93	@ 0x5d
 8005466:	d016      	beq.n	8005496 <__sccl+0x6e>
 8005468:	2d00      	cmp	r5, #0
 800546a:	d0f1      	beq.n	8005450 <__sccl+0x28>
 800546c:	462b      	mov	r3, r5
 800546e:	e7f2      	b.n	8005456 <__sccl+0x2e>
 8005470:	7846      	ldrb	r6, [r0, #1]
 8005472:	2e5d      	cmp	r6, #93	@ 0x5d
 8005474:	d0fa      	beq.n	800546c <__sccl+0x44>
 8005476:	42b3      	cmp	r3, r6
 8005478:	dcf8      	bgt.n	800546c <__sccl+0x44>
 800547a:	461a      	mov	r2, r3
 800547c:	3002      	adds	r0, #2
 800547e:	3201      	adds	r2, #1
 8005480:	4296      	cmp	r6, r2
 8005482:	54a1      	strb	r1, [r4, r2]
 8005484:	dcfb      	bgt.n	800547e <__sccl+0x56>
 8005486:	1af2      	subs	r2, r6, r3
 8005488:	3a01      	subs	r2, #1
 800548a:	42b3      	cmp	r3, r6
 800548c:	bfa8      	it	ge
 800548e:	2200      	movge	r2, #0
 8005490:	1c5d      	adds	r5, r3, #1
 8005492:	18ab      	adds	r3, r5, r2
 8005494:	e7e1      	b.n	800545a <__sccl+0x32>
 8005496:	4610      	mov	r0, r2
 8005498:	e7da      	b.n	8005450 <__sccl+0x28>

0800549a <__submore>:
 800549a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800549e:	460c      	mov	r4, r1
 80054a0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80054a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80054a6:	4299      	cmp	r1, r3
 80054a8:	d11b      	bne.n	80054e2 <__submore+0x48>
 80054aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80054ae:	f7ff f875 	bl	800459c <_malloc_r>
 80054b2:	b918      	cbnz	r0, 80054bc <__submore+0x22>
 80054b4:	f04f 30ff 	mov.w	r0, #4294967295
 80054b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054c0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80054c2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80054c6:	6360      	str	r0, [r4, #52]	@ 0x34
 80054c8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80054cc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80054d0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80054d4:	7043      	strb	r3, [r0, #1]
 80054d6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80054da:	7003      	strb	r3, [r0, #0]
 80054dc:	6020      	str	r0, [r4, #0]
 80054de:	2000      	movs	r0, #0
 80054e0:	e7ea      	b.n	80054b8 <__submore+0x1e>
 80054e2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80054e4:	0077      	lsls	r7, r6, #1
 80054e6:	463a      	mov	r2, r7
 80054e8:	f000 f85d 	bl	80055a6 <_realloc_r>
 80054ec:	4605      	mov	r5, r0
 80054ee:	2800      	cmp	r0, #0
 80054f0:	d0e0      	beq.n	80054b4 <__submore+0x1a>
 80054f2:	eb00 0806 	add.w	r8, r0, r6
 80054f6:	4601      	mov	r1, r0
 80054f8:	4632      	mov	r2, r6
 80054fa:	4640      	mov	r0, r8
 80054fc:	f000 f83e 	bl	800557c <memcpy>
 8005500:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8005504:	f8c4 8000 	str.w	r8, [r4]
 8005508:	e7e9      	b.n	80054de <__submore+0x44>

0800550a <memmove>:
 800550a:	4288      	cmp	r0, r1
 800550c:	b510      	push	{r4, lr}
 800550e:	eb01 0402 	add.w	r4, r1, r2
 8005512:	d902      	bls.n	800551a <memmove+0x10>
 8005514:	4284      	cmp	r4, r0
 8005516:	4623      	mov	r3, r4
 8005518:	d807      	bhi.n	800552a <memmove+0x20>
 800551a:	1e43      	subs	r3, r0, #1
 800551c:	42a1      	cmp	r1, r4
 800551e:	d008      	beq.n	8005532 <memmove+0x28>
 8005520:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005524:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005528:	e7f8      	b.n	800551c <memmove+0x12>
 800552a:	4601      	mov	r1, r0
 800552c:	4402      	add	r2, r0
 800552e:	428a      	cmp	r2, r1
 8005530:	d100      	bne.n	8005534 <memmove+0x2a>
 8005532:	bd10      	pop	{r4, pc}
 8005534:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005538:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800553c:	e7f7      	b.n	800552e <memmove+0x24>
	...

08005540 <_sbrk_r>:
 8005540:	b538      	push	{r3, r4, r5, lr}
 8005542:	2300      	movs	r3, #0
 8005544:	4d05      	ldr	r5, [pc, #20]	@ (800555c <_sbrk_r+0x1c>)
 8005546:	4604      	mov	r4, r0
 8005548:	4608      	mov	r0, r1
 800554a:	602b      	str	r3, [r5, #0]
 800554c:	f7fb feda 	bl	8001304 <_sbrk>
 8005550:	1c43      	adds	r3, r0, #1
 8005552:	d102      	bne.n	800555a <_sbrk_r+0x1a>
 8005554:	682b      	ldr	r3, [r5, #0]
 8005556:	b103      	cbz	r3, 800555a <_sbrk_r+0x1a>
 8005558:	6023      	str	r3, [r4, #0]
 800555a:	bd38      	pop	{r3, r4, r5, pc}
 800555c:	20000318 	.word	0x20000318

08005560 <memchr>:
 8005560:	4603      	mov	r3, r0
 8005562:	b510      	push	{r4, lr}
 8005564:	b2c9      	uxtb	r1, r1
 8005566:	4402      	add	r2, r0
 8005568:	4293      	cmp	r3, r2
 800556a:	4618      	mov	r0, r3
 800556c:	d101      	bne.n	8005572 <memchr+0x12>
 800556e:	2000      	movs	r0, #0
 8005570:	e003      	b.n	800557a <memchr+0x1a>
 8005572:	7804      	ldrb	r4, [r0, #0]
 8005574:	3301      	adds	r3, #1
 8005576:	428c      	cmp	r4, r1
 8005578:	d1f6      	bne.n	8005568 <memchr+0x8>
 800557a:	bd10      	pop	{r4, pc}

0800557c <memcpy>:
 800557c:	440a      	add	r2, r1
 800557e:	4291      	cmp	r1, r2
 8005580:	f100 33ff 	add.w	r3, r0, #4294967295
 8005584:	d100      	bne.n	8005588 <memcpy+0xc>
 8005586:	4770      	bx	lr
 8005588:	b510      	push	{r4, lr}
 800558a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800558e:	4291      	cmp	r1, r2
 8005590:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005594:	d1f9      	bne.n	800558a <memcpy+0xe>
 8005596:	bd10      	pop	{r4, pc}

08005598 <abort>:
 8005598:	2006      	movs	r0, #6
 800559a:	b508      	push	{r3, lr}
 800559c:	f000 fb1a 	bl	8005bd4 <raise>
 80055a0:	2001      	movs	r0, #1
 80055a2:	f7fb fe3a 	bl	800121a <_exit>

080055a6 <_realloc_r>:
 80055a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055aa:	4680      	mov	r8, r0
 80055ac:	4615      	mov	r5, r2
 80055ae:	460c      	mov	r4, r1
 80055b0:	b921      	cbnz	r1, 80055bc <_realloc_r+0x16>
 80055b2:	4611      	mov	r1, r2
 80055b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055b8:	f7fe bff0 	b.w	800459c <_malloc_r>
 80055bc:	b92a      	cbnz	r2, 80055ca <_realloc_r+0x24>
 80055be:	f7fe ff7b 	bl	80044b8 <_free_r>
 80055c2:	2400      	movs	r4, #0
 80055c4:	4620      	mov	r0, r4
 80055c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055ca:	f000 fb1f 	bl	8005c0c <_malloc_usable_size_r>
 80055ce:	4285      	cmp	r5, r0
 80055d0:	4606      	mov	r6, r0
 80055d2:	d802      	bhi.n	80055da <_realloc_r+0x34>
 80055d4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80055d8:	d8f4      	bhi.n	80055c4 <_realloc_r+0x1e>
 80055da:	4629      	mov	r1, r5
 80055dc:	4640      	mov	r0, r8
 80055de:	f7fe ffdd 	bl	800459c <_malloc_r>
 80055e2:	4607      	mov	r7, r0
 80055e4:	2800      	cmp	r0, #0
 80055e6:	d0ec      	beq.n	80055c2 <_realloc_r+0x1c>
 80055e8:	42b5      	cmp	r5, r6
 80055ea:	462a      	mov	r2, r5
 80055ec:	4621      	mov	r1, r4
 80055ee:	bf28      	it	cs
 80055f0:	4632      	movcs	r2, r6
 80055f2:	f7ff ffc3 	bl	800557c <memcpy>
 80055f6:	4621      	mov	r1, r4
 80055f8:	4640      	mov	r0, r8
 80055fa:	f7fe ff5d 	bl	80044b8 <_free_r>
 80055fe:	463c      	mov	r4, r7
 8005600:	e7e0      	b.n	80055c4 <_realloc_r+0x1e>
	...

08005604 <_strtol_l.constprop.0>:
 8005604:	2b24      	cmp	r3, #36	@ 0x24
 8005606:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800560a:	4686      	mov	lr, r0
 800560c:	4690      	mov	r8, r2
 800560e:	d801      	bhi.n	8005614 <_strtol_l.constprop.0+0x10>
 8005610:	2b01      	cmp	r3, #1
 8005612:	d106      	bne.n	8005622 <_strtol_l.constprop.0+0x1e>
 8005614:	f7fe ff04 	bl	8004420 <__errno>
 8005618:	2316      	movs	r3, #22
 800561a:	6003      	str	r3, [r0, #0]
 800561c:	2000      	movs	r0, #0
 800561e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005622:	460d      	mov	r5, r1
 8005624:	4833      	ldr	r0, [pc, #204]	@ (80056f4 <_strtol_l.constprop.0+0xf0>)
 8005626:	462a      	mov	r2, r5
 8005628:	f815 4b01 	ldrb.w	r4, [r5], #1
 800562c:	5d06      	ldrb	r6, [r0, r4]
 800562e:	f016 0608 	ands.w	r6, r6, #8
 8005632:	d1f8      	bne.n	8005626 <_strtol_l.constprop.0+0x22>
 8005634:	2c2d      	cmp	r4, #45	@ 0x2d
 8005636:	d12d      	bne.n	8005694 <_strtol_l.constprop.0+0x90>
 8005638:	2601      	movs	r6, #1
 800563a:	782c      	ldrb	r4, [r5, #0]
 800563c:	1c95      	adds	r5, r2, #2
 800563e:	f033 0210 	bics.w	r2, r3, #16
 8005642:	d109      	bne.n	8005658 <_strtol_l.constprop.0+0x54>
 8005644:	2c30      	cmp	r4, #48	@ 0x30
 8005646:	d12a      	bne.n	800569e <_strtol_l.constprop.0+0x9a>
 8005648:	782a      	ldrb	r2, [r5, #0]
 800564a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800564e:	2a58      	cmp	r2, #88	@ 0x58
 8005650:	d125      	bne.n	800569e <_strtol_l.constprop.0+0x9a>
 8005652:	2310      	movs	r3, #16
 8005654:	786c      	ldrb	r4, [r5, #1]
 8005656:	3502      	adds	r5, #2
 8005658:	2200      	movs	r2, #0
 800565a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800565e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005662:	fbbc f9f3 	udiv	r9, ip, r3
 8005666:	4610      	mov	r0, r2
 8005668:	fb03 ca19 	mls	sl, r3, r9, ip
 800566c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005670:	2f09      	cmp	r7, #9
 8005672:	d81b      	bhi.n	80056ac <_strtol_l.constprop.0+0xa8>
 8005674:	463c      	mov	r4, r7
 8005676:	42a3      	cmp	r3, r4
 8005678:	dd27      	ble.n	80056ca <_strtol_l.constprop.0+0xc6>
 800567a:	1c57      	adds	r7, r2, #1
 800567c:	d007      	beq.n	800568e <_strtol_l.constprop.0+0x8a>
 800567e:	4581      	cmp	r9, r0
 8005680:	d320      	bcc.n	80056c4 <_strtol_l.constprop.0+0xc0>
 8005682:	d101      	bne.n	8005688 <_strtol_l.constprop.0+0x84>
 8005684:	45a2      	cmp	sl, r4
 8005686:	db1d      	blt.n	80056c4 <_strtol_l.constprop.0+0xc0>
 8005688:	2201      	movs	r2, #1
 800568a:	fb00 4003 	mla	r0, r0, r3, r4
 800568e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005692:	e7eb      	b.n	800566c <_strtol_l.constprop.0+0x68>
 8005694:	2c2b      	cmp	r4, #43	@ 0x2b
 8005696:	bf04      	itt	eq
 8005698:	782c      	ldrbeq	r4, [r5, #0]
 800569a:	1c95      	addeq	r5, r2, #2
 800569c:	e7cf      	b.n	800563e <_strtol_l.constprop.0+0x3a>
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1da      	bne.n	8005658 <_strtol_l.constprop.0+0x54>
 80056a2:	2c30      	cmp	r4, #48	@ 0x30
 80056a4:	bf0c      	ite	eq
 80056a6:	2308      	moveq	r3, #8
 80056a8:	230a      	movne	r3, #10
 80056aa:	e7d5      	b.n	8005658 <_strtol_l.constprop.0+0x54>
 80056ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80056b0:	2f19      	cmp	r7, #25
 80056b2:	d801      	bhi.n	80056b8 <_strtol_l.constprop.0+0xb4>
 80056b4:	3c37      	subs	r4, #55	@ 0x37
 80056b6:	e7de      	b.n	8005676 <_strtol_l.constprop.0+0x72>
 80056b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80056bc:	2f19      	cmp	r7, #25
 80056be:	d804      	bhi.n	80056ca <_strtol_l.constprop.0+0xc6>
 80056c0:	3c57      	subs	r4, #87	@ 0x57
 80056c2:	e7d8      	b.n	8005676 <_strtol_l.constprop.0+0x72>
 80056c4:	f04f 32ff 	mov.w	r2, #4294967295
 80056c8:	e7e1      	b.n	800568e <_strtol_l.constprop.0+0x8a>
 80056ca:	1c53      	adds	r3, r2, #1
 80056cc:	d108      	bne.n	80056e0 <_strtol_l.constprop.0+0xdc>
 80056ce:	2322      	movs	r3, #34	@ 0x22
 80056d0:	4660      	mov	r0, ip
 80056d2:	f8ce 3000 	str.w	r3, [lr]
 80056d6:	f1b8 0f00 	cmp.w	r8, #0
 80056da:	d0a0      	beq.n	800561e <_strtol_l.constprop.0+0x1a>
 80056dc:	1e69      	subs	r1, r5, #1
 80056de:	e006      	b.n	80056ee <_strtol_l.constprop.0+0xea>
 80056e0:	b106      	cbz	r6, 80056e4 <_strtol_l.constprop.0+0xe0>
 80056e2:	4240      	negs	r0, r0
 80056e4:	f1b8 0f00 	cmp.w	r8, #0
 80056e8:	d099      	beq.n	800561e <_strtol_l.constprop.0+0x1a>
 80056ea:	2a00      	cmp	r2, #0
 80056ec:	d1f6      	bne.n	80056dc <_strtol_l.constprop.0+0xd8>
 80056ee:	f8c8 1000 	str.w	r1, [r8]
 80056f2:	e794      	b.n	800561e <_strtol_l.constprop.0+0x1a>
 80056f4:	08005f9e 	.word	0x08005f9e

080056f8 <_strtol_r>:
 80056f8:	f7ff bf84 	b.w	8005604 <_strtol_l.constprop.0>

080056fc <_strtoul_l.constprop.0>:
 80056fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005700:	4686      	mov	lr, r0
 8005702:	460d      	mov	r5, r1
 8005704:	4e33      	ldr	r6, [pc, #204]	@ (80057d4 <_strtoul_l.constprop.0+0xd8>)
 8005706:	4628      	mov	r0, r5
 8005708:	f815 4b01 	ldrb.w	r4, [r5], #1
 800570c:	5d37      	ldrb	r7, [r6, r4]
 800570e:	f017 0708 	ands.w	r7, r7, #8
 8005712:	d1f8      	bne.n	8005706 <_strtoul_l.constprop.0+0xa>
 8005714:	2c2d      	cmp	r4, #45	@ 0x2d
 8005716:	d12f      	bne.n	8005778 <_strtoul_l.constprop.0+0x7c>
 8005718:	2701      	movs	r7, #1
 800571a:	782c      	ldrb	r4, [r5, #0]
 800571c:	1c85      	adds	r5, r0, #2
 800571e:	f033 0010 	bics.w	r0, r3, #16
 8005722:	d109      	bne.n	8005738 <_strtoul_l.constprop.0+0x3c>
 8005724:	2c30      	cmp	r4, #48	@ 0x30
 8005726:	d12c      	bne.n	8005782 <_strtoul_l.constprop.0+0x86>
 8005728:	7828      	ldrb	r0, [r5, #0]
 800572a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800572e:	2858      	cmp	r0, #88	@ 0x58
 8005730:	d127      	bne.n	8005782 <_strtoul_l.constprop.0+0x86>
 8005732:	2310      	movs	r3, #16
 8005734:	786c      	ldrb	r4, [r5, #1]
 8005736:	3502      	adds	r5, #2
 8005738:	f04f 38ff 	mov.w	r8, #4294967295
 800573c:	fbb8 f8f3 	udiv	r8, r8, r3
 8005740:	2600      	movs	r6, #0
 8005742:	fb03 f908 	mul.w	r9, r3, r8
 8005746:	4630      	mov	r0, r6
 8005748:	ea6f 0909 	mvn.w	r9, r9
 800574c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005750:	f1bc 0f09 	cmp.w	ip, #9
 8005754:	d81c      	bhi.n	8005790 <_strtoul_l.constprop.0+0x94>
 8005756:	4664      	mov	r4, ip
 8005758:	42a3      	cmp	r3, r4
 800575a:	dd2a      	ble.n	80057b2 <_strtoul_l.constprop.0+0xb6>
 800575c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005760:	d007      	beq.n	8005772 <_strtoul_l.constprop.0+0x76>
 8005762:	4580      	cmp	r8, r0
 8005764:	d322      	bcc.n	80057ac <_strtoul_l.constprop.0+0xb0>
 8005766:	d101      	bne.n	800576c <_strtoul_l.constprop.0+0x70>
 8005768:	45a1      	cmp	r9, r4
 800576a:	db1f      	blt.n	80057ac <_strtoul_l.constprop.0+0xb0>
 800576c:	2601      	movs	r6, #1
 800576e:	fb00 4003 	mla	r0, r0, r3, r4
 8005772:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005776:	e7e9      	b.n	800574c <_strtoul_l.constprop.0+0x50>
 8005778:	2c2b      	cmp	r4, #43	@ 0x2b
 800577a:	bf04      	itt	eq
 800577c:	782c      	ldrbeq	r4, [r5, #0]
 800577e:	1c85      	addeq	r5, r0, #2
 8005780:	e7cd      	b.n	800571e <_strtoul_l.constprop.0+0x22>
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1d8      	bne.n	8005738 <_strtoul_l.constprop.0+0x3c>
 8005786:	2c30      	cmp	r4, #48	@ 0x30
 8005788:	bf0c      	ite	eq
 800578a:	2308      	moveq	r3, #8
 800578c:	230a      	movne	r3, #10
 800578e:	e7d3      	b.n	8005738 <_strtoul_l.constprop.0+0x3c>
 8005790:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005794:	f1bc 0f19 	cmp.w	ip, #25
 8005798:	d801      	bhi.n	800579e <_strtoul_l.constprop.0+0xa2>
 800579a:	3c37      	subs	r4, #55	@ 0x37
 800579c:	e7dc      	b.n	8005758 <_strtoul_l.constprop.0+0x5c>
 800579e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80057a2:	f1bc 0f19 	cmp.w	ip, #25
 80057a6:	d804      	bhi.n	80057b2 <_strtoul_l.constprop.0+0xb6>
 80057a8:	3c57      	subs	r4, #87	@ 0x57
 80057aa:	e7d5      	b.n	8005758 <_strtoul_l.constprop.0+0x5c>
 80057ac:	f04f 36ff 	mov.w	r6, #4294967295
 80057b0:	e7df      	b.n	8005772 <_strtoul_l.constprop.0+0x76>
 80057b2:	1c73      	adds	r3, r6, #1
 80057b4:	d106      	bne.n	80057c4 <_strtoul_l.constprop.0+0xc8>
 80057b6:	2322      	movs	r3, #34	@ 0x22
 80057b8:	4630      	mov	r0, r6
 80057ba:	f8ce 3000 	str.w	r3, [lr]
 80057be:	b932      	cbnz	r2, 80057ce <_strtoul_l.constprop.0+0xd2>
 80057c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80057c4:	b107      	cbz	r7, 80057c8 <_strtoul_l.constprop.0+0xcc>
 80057c6:	4240      	negs	r0, r0
 80057c8:	2a00      	cmp	r2, #0
 80057ca:	d0f9      	beq.n	80057c0 <_strtoul_l.constprop.0+0xc4>
 80057cc:	b106      	cbz	r6, 80057d0 <_strtoul_l.constprop.0+0xd4>
 80057ce:	1e69      	subs	r1, r5, #1
 80057d0:	6011      	str	r1, [r2, #0]
 80057d2:	e7f5      	b.n	80057c0 <_strtoul_l.constprop.0+0xc4>
 80057d4:	08005f9e 	.word	0x08005f9e

080057d8 <_strtoul_r>:
 80057d8:	f7ff bf90 	b.w	80056fc <_strtoul_l.constprop.0>

080057dc <__sfputc_r>:
 80057dc:	6893      	ldr	r3, [r2, #8]
 80057de:	b410      	push	{r4}
 80057e0:	3b01      	subs	r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	6093      	str	r3, [r2, #8]
 80057e6:	da07      	bge.n	80057f8 <__sfputc_r+0x1c>
 80057e8:	6994      	ldr	r4, [r2, #24]
 80057ea:	42a3      	cmp	r3, r4
 80057ec:	db01      	blt.n	80057f2 <__sfputc_r+0x16>
 80057ee:	290a      	cmp	r1, #10
 80057f0:	d102      	bne.n	80057f8 <__sfputc_r+0x1c>
 80057f2:	bc10      	pop	{r4}
 80057f4:	f000 b932 	b.w	8005a5c <__swbuf_r>
 80057f8:	6813      	ldr	r3, [r2, #0]
 80057fa:	1c58      	adds	r0, r3, #1
 80057fc:	6010      	str	r0, [r2, #0]
 80057fe:	7019      	strb	r1, [r3, #0]
 8005800:	4608      	mov	r0, r1
 8005802:	bc10      	pop	{r4}
 8005804:	4770      	bx	lr

08005806 <__sfputs_r>:
 8005806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005808:	4606      	mov	r6, r0
 800580a:	460f      	mov	r7, r1
 800580c:	4614      	mov	r4, r2
 800580e:	18d5      	adds	r5, r2, r3
 8005810:	42ac      	cmp	r4, r5
 8005812:	d101      	bne.n	8005818 <__sfputs_r+0x12>
 8005814:	2000      	movs	r0, #0
 8005816:	e007      	b.n	8005828 <__sfputs_r+0x22>
 8005818:	463a      	mov	r2, r7
 800581a:	4630      	mov	r0, r6
 800581c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005820:	f7ff ffdc 	bl	80057dc <__sfputc_r>
 8005824:	1c43      	adds	r3, r0, #1
 8005826:	d1f3      	bne.n	8005810 <__sfputs_r+0xa>
 8005828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800582c <_vfiprintf_r>:
 800582c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005830:	460d      	mov	r5, r1
 8005832:	4614      	mov	r4, r2
 8005834:	4698      	mov	r8, r3
 8005836:	4606      	mov	r6, r0
 8005838:	b09d      	sub	sp, #116	@ 0x74
 800583a:	b118      	cbz	r0, 8005844 <_vfiprintf_r+0x18>
 800583c:	6a03      	ldr	r3, [r0, #32]
 800583e:	b90b      	cbnz	r3, 8005844 <_vfiprintf_r+0x18>
 8005840:	f7fe fc58 	bl	80040f4 <__sinit>
 8005844:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005846:	07d9      	lsls	r1, r3, #31
 8005848:	d405      	bmi.n	8005856 <_vfiprintf_r+0x2a>
 800584a:	89ab      	ldrh	r3, [r5, #12]
 800584c:	059a      	lsls	r2, r3, #22
 800584e:	d402      	bmi.n	8005856 <_vfiprintf_r+0x2a>
 8005850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005852:	f7fe fe10 	bl	8004476 <__retarget_lock_acquire_recursive>
 8005856:	89ab      	ldrh	r3, [r5, #12]
 8005858:	071b      	lsls	r3, r3, #28
 800585a:	d501      	bpl.n	8005860 <_vfiprintf_r+0x34>
 800585c:	692b      	ldr	r3, [r5, #16]
 800585e:	b99b      	cbnz	r3, 8005888 <_vfiprintf_r+0x5c>
 8005860:	4629      	mov	r1, r5
 8005862:	4630      	mov	r0, r6
 8005864:	f000 f938 	bl	8005ad8 <__swsetup_r>
 8005868:	b170      	cbz	r0, 8005888 <_vfiprintf_r+0x5c>
 800586a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800586c:	07dc      	lsls	r4, r3, #31
 800586e:	d504      	bpl.n	800587a <_vfiprintf_r+0x4e>
 8005870:	f04f 30ff 	mov.w	r0, #4294967295
 8005874:	b01d      	add	sp, #116	@ 0x74
 8005876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587a:	89ab      	ldrh	r3, [r5, #12]
 800587c:	0598      	lsls	r0, r3, #22
 800587e:	d4f7      	bmi.n	8005870 <_vfiprintf_r+0x44>
 8005880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005882:	f7fe fdf9 	bl	8004478 <__retarget_lock_release_recursive>
 8005886:	e7f3      	b.n	8005870 <_vfiprintf_r+0x44>
 8005888:	2300      	movs	r3, #0
 800588a:	9309      	str	r3, [sp, #36]	@ 0x24
 800588c:	2320      	movs	r3, #32
 800588e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005892:	2330      	movs	r3, #48	@ 0x30
 8005894:	f04f 0901 	mov.w	r9, #1
 8005898:	f8cd 800c 	str.w	r8, [sp, #12]
 800589c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005a48 <_vfiprintf_r+0x21c>
 80058a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058a4:	4623      	mov	r3, r4
 80058a6:	469a      	mov	sl, r3
 80058a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058ac:	b10a      	cbz	r2, 80058b2 <_vfiprintf_r+0x86>
 80058ae:	2a25      	cmp	r2, #37	@ 0x25
 80058b0:	d1f9      	bne.n	80058a6 <_vfiprintf_r+0x7a>
 80058b2:	ebba 0b04 	subs.w	fp, sl, r4
 80058b6:	d00b      	beq.n	80058d0 <_vfiprintf_r+0xa4>
 80058b8:	465b      	mov	r3, fp
 80058ba:	4622      	mov	r2, r4
 80058bc:	4629      	mov	r1, r5
 80058be:	4630      	mov	r0, r6
 80058c0:	f7ff ffa1 	bl	8005806 <__sfputs_r>
 80058c4:	3001      	adds	r0, #1
 80058c6:	f000 80a7 	beq.w	8005a18 <_vfiprintf_r+0x1ec>
 80058ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058cc:	445a      	add	r2, fp
 80058ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80058d0:	f89a 3000 	ldrb.w	r3, [sl]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f000 809f 	beq.w	8005a18 <_vfiprintf_r+0x1ec>
 80058da:	2300      	movs	r3, #0
 80058dc:	f04f 32ff 	mov.w	r2, #4294967295
 80058e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058e4:	f10a 0a01 	add.w	sl, sl, #1
 80058e8:	9304      	str	r3, [sp, #16]
 80058ea:	9307      	str	r3, [sp, #28]
 80058ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80058f2:	4654      	mov	r4, sl
 80058f4:	2205      	movs	r2, #5
 80058f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058fa:	4853      	ldr	r0, [pc, #332]	@ (8005a48 <_vfiprintf_r+0x21c>)
 80058fc:	f7ff fe30 	bl	8005560 <memchr>
 8005900:	9a04      	ldr	r2, [sp, #16]
 8005902:	b9d8      	cbnz	r0, 800593c <_vfiprintf_r+0x110>
 8005904:	06d1      	lsls	r1, r2, #27
 8005906:	bf44      	itt	mi
 8005908:	2320      	movmi	r3, #32
 800590a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800590e:	0713      	lsls	r3, r2, #28
 8005910:	bf44      	itt	mi
 8005912:	232b      	movmi	r3, #43	@ 0x2b
 8005914:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005918:	f89a 3000 	ldrb.w	r3, [sl]
 800591c:	2b2a      	cmp	r3, #42	@ 0x2a
 800591e:	d015      	beq.n	800594c <_vfiprintf_r+0x120>
 8005920:	4654      	mov	r4, sl
 8005922:	2000      	movs	r0, #0
 8005924:	f04f 0c0a 	mov.w	ip, #10
 8005928:	9a07      	ldr	r2, [sp, #28]
 800592a:	4621      	mov	r1, r4
 800592c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005930:	3b30      	subs	r3, #48	@ 0x30
 8005932:	2b09      	cmp	r3, #9
 8005934:	d94b      	bls.n	80059ce <_vfiprintf_r+0x1a2>
 8005936:	b1b0      	cbz	r0, 8005966 <_vfiprintf_r+0x13a>
 8005938:	9207      	str	r2, [sp, #28]
 800593a:	e014      	b.n	8005966 <_vfiprintf_r+0x13a>
 800593c:	eba0 0308 	sub.w	r3, r0, r8
 8005940:	fa09 f303 	lsl.w	r3, r9, r3
 8005944:	4313      	orrs	r3, r2
 8005946:	46a2      	mov	sl, r4
 8005948:	9304      	str	r3, [sp, #16]
 800594a:	e7d2      	b.n	80058f2 <_vfiprintf_r+0xc6>
 800594c:	9b03      	ldr	r3, [sp, #12]
 800594e:	1d19      	adds	r1, r3, #4
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	9103      	str	r1, [sp, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	bfbb      	ittet	lt
 8005958:	425b      	neglt	r3, r3
 800595a:	f042 0202 	orrlt.w	r2, r2, #2
 800595e:	9307      	strge	r3, [sp, #28]
 8005960:	9307      	strlt	r3, [sp, #28]
 8005962:	bfb8      	it	lt
 8005964:	9204      	strlt	r2, [sp, #16]
 8005966:	7823      	ldrb	r3, [r4, #0]
 8005968:	2b2e      	cmp	r3, #46	@ 0x2e
 800596a:	d10a      	bne.n	8005982 <_vfiprintf_r+0x156>
 800596c:	7863      	ldrb	r3, [r4, #1]
 800596e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005970:	d132      	bne.n	80059d8 <_vfiprintf_r+0x1ac>
 8005972:	9b03      	ldr	r3, [sp, #12]
 8005974:	3402      	adds	r4, #2
 8005976:	1d1a      	adds	r2, r3, #4
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	9203      	str	r2, [sp, #12]
 800597c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005980:	9305      	str	r3, [sp, #20]
 8005982:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005a4c <_vfiprintf_r+0x220>
 8005986:	2203      	movs	r2, #3
 8005988:	4650      	mov	r0, sl
 800598a:	7821      	ldrb	r1, [r4, #0]
 800598c:	f7ff fde8 	bl	8005560 <memchr>
 8005990:	b138      	cbz	r0, 80059a2 <_vfiprintf_r+0x176>
 8005992:	2240      	movs	r2, #64	@ 0x40
 8005994:	9b04      	ldr	r3, [sp, #16]
 8005996:	eba0 000a 	sub.w	r0, r0, sl
 800599a:	4082      	lsls	r2, r0
 800599c:	4313      	orrs	r3, r2
 800599e:	3401      	adds	r4, #1
 80059a0:	9304      	str	r3, [sp, #16]
 80059a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059a6:	2206      	movs	r2, #6
 80059a8:	4829      	ldr	r0, [pc, #164]	@ (8005a50 <_vfiprintf_r+0x224>)
 80059aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059ae:	f7ff fdd7 	bl	8005560 <memchr>
 80059b2:	2800      	cmp	r0, #0
 80059b4:	d03f      	beq.n	8005a36 <_vfiprintf_r+0x20a>
 80059b6:	4b27      	ldr	r3, [pc, #156]	@ (8005a54 <_vfiprintf_r+0x228>)
 80059b8:	bb1b      	cbnz	r3, 8005a02 <_vfiprintf_r+0x1d6>
 80059ba:	9b03      	ldr	r3, [sp, #12]
 80059bc:	3307      	adds	r3, #7
 80059be:	f023 0307 	bic.w	r3, r3, #7
 80059c2:	3308      	adds	r3, #8
 80059c4:	9303      	str	r3, [sp, #12]
 80059c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c8:	443b      	add	r3, r7
 80059ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80059cc:	e76a      	b.n	80058a4 <_vfiprintf_r+0x78>
 80059ce:	460c      	mov	r4, r1
 80059d0:	2001      	movs	r0, #1
 80059d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80059d6:	e7a8      	b.n	800592a <_vfiprintf_r+0xfe>
 80059d8:	2300      	movs	r3, #0
 80059da:	f04f 0c0a 	mov.w	ip, #10
 80059de:	4619      	mov	r1, r3
 80059e0:	3401      	adds	r4, #1
 80059e2:	9305      	str	r3, [sp, #20]
 80059e4:	4620      	mov	r0, r4
 80059e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059ea:	3a30      	subs	r2, #48	@ 0x30
 80059ec:	2a09      	cmp	r2, #9
 80059ee:	d903      	bls.n	80059f8 <_vfiprintf_r+0x1cc>
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d0c6      	beq.n	8005982 <_vfiprintf_r+0x156>
 80059f4:	9105      	str	r1, [sp, #20]
 80059f6:	e7c4      	b.n	8005982 <_vfiprintf_r+0x156>
 80059f8:	4604      	mov	r4, r0
 80059fa:	2301      	movs	r3, #1
 80059fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a00:	e7f0      	b.n	80059e4 <_vfiprintf_r+0x1b8>
 8005a02:	ab03      	add	r3, sp, #12
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	462a      	mov	r2, r5
 8005a08:	4630      	mov	r0, r6
 8005a0a:	4b13      	ldr	r3, [pc, #76]	@ (8005a58 <_vfiprintf_r+0x22c>)
 8005a0c:	a904      	add	r1, sp, #16
 8005a0e:	f3af 8000 	nop.w
 8005a12:	4607      	mov	r7, r0
 8005a14:	1c78      	adds	r0, r7, #1
 8005a16:	d1d6      	bne.n	80059c6 <_vfiprintf_r+0x19a>
 8005a18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a1a:	07d9      	lsls	r1, r3, #31
 8005a1c:	d405      	bmi.n	8005a2a <_vfiprintf_r+0x1fe>
 8005a1e:	89ab      	ldrh	r3, [r5, #12]
 8005a20:	059a      	lsls	r2, r3, #22
 8005a22:	d402      	bmi.n	8005a2a <_vfiprintf_r+0x1fe>
 8005a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a26:	f7fe fd27 	bl	8004478 <__retarget_lock_release_recursive>
 8005a2a:	89ab      	ldrh	r3, [r5, #12]
 8005a2c:	065b      	lsls	r3, r3, #25
 8005a2e:	f53f af1f 	bmi.w	8005870 <_vfiprintf_r+0x44>
 8005a32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a34:	e71e      	b.n	8005874 <_vfiprintf_r+0x48>
 8005a36:	ab03      	add	r3, sp, #12
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	462a      	mov	r2, r5
 8005a3c:	4630      	mov	r0, r6
 8005a3e:	4b06      	ldr	r3, [pc, #24]	@ (8005a58 <_vfiprintf_r+0x22c>)
 8005a40:	a904      	add	r1, sp, #16
 8005a42:	f7ff f9cb 	bl	8004ddc <_printf_i>
 8005a46:	e7e4      	b.n	8005a12 <_vfiprintf_r+0x1e6>
 8005a48:	08005f4f 	.word	0x08005f4f
 8005a4c:	08005f55 	.word	0x08005f55
 8005a50:	08005f59 	.word	0x08005f59
 8005a54:	00000000 	.word	0x00000000
 8005a58:	08005807 	.word	0x08005807

08005a5c <__swbuf_r>:
 8005a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a5e:	460e      	mov	r6, r1
 8005a60:	4614      	mov	r4, r2
 8005a62:	4605      	mov	r5, r0
 8005a64:	b118      	cbz	r0, 8005a6e <__swbuf_r+0x12>
 8005a66:	6a03      	ldr	r3, [r0, #32]
 8005a68:	b90b      	cbnz	r3, 8005a6e <__swbuf_r+0x12>
 8005a6a:	f7fe fb43 	bl	80040f4 <__sinit>
 8005a6e:	69a3      	ldr	r3, [r4, #24]
 8005a70:	60a3      	str	r3, [r4, #8]
 8005a72:	89a3      	ldrh	r3, [r4, #12]
 8005a74:	071a      	lsls	r2, r3, #28
 8005a76:	d501      	bpl.n	8005a7c <__swbuf_r+0x20>
 8005a78:	6923      	ldr	r3, [r4, #16]
 8005a7a:	b943      	cbnz	r3, 8005a8e <__swbuf_r+0x32>
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	4628      	mov	r0, r5
 8005a80:	f000 f82a 	bl	8005ad8 <__swsetup_r>
 8005a84:	b118      	cbz	r0, 8005a8e <__swbuf_r+0x32>
 8005a86:	f04f 37ff 	mov.w	r7, #4294967295
 8005a8a:	4638      	mov	r0, r7
 8005a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a8e:	6823      	ldr	r3, [r4, #0]
 8005a90:	6922      	ldr	r2, [r4, #16]
 8005a92:	b2f6      	uxtb	r6, r6
 8005a94:	1a98      	subs	r0, r3, r2
 8005a96:	6963      	ldr	r3, [r4, #20]
 8005a98:	4637      	mov	r7, r6
 8005a9a:	4283      	cmp	r3, r0
 8005a9c:	dc05      	bgt.n	8005aaa <__swbuf_r+0x4e>
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	f7ff fc87 	bl	80053b4 <_fflush_r>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d1ed      	bne.n	8005a86 <__swbuf_r+0x2a>
 8005aaa:	68a3      	ldr	r3, [r4, #8]
 8005aac:	3b01      	subs	r3, #1
 8005aae:	60a3      	str	r3, [r4, #8]
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	6022      	str	r2, [r4, #0]
 8005ab6:	701e      	strb	r6, [r3, #0]
 8005ab8:	6962      	ldr	r2, [r4, #20]
 8005aba:	1c43      	adds	r3, r0, #1
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d004      	beq.n	8005aca <__swbuf_r+0x6e>
 8005ac0:	89a3      	ldrh	r3, [r4, #12]
 8005ac2:	07db      	lsls	r3, r3, #31
 8005ac4:	d5e1      	bpl.n	8005a8a <__swbuf_r+0x2e>
 8005ac6:	2e0a      	cmp	r6, #10
 8005ac8:	d1df      	bne.n	8005a8a <__swbuf_r+0x2e>
 8005aca:	4621      	mov	r1, r4
 8005acc:	4628      	mov	r0, r5
 8005ace:	f7ff fc71 	bl	80053b4 <_fflush_r>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d0d9      	beq.n	8005a8a <__swbuf_r+0x2e>
 8005ad6:	e7d6      	b.n	8005a86 <__swbuf_r+0x2a>

08005ad8 <__swsetup_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4b29      	ldr	r3, [pc, #164]	@ (8005b80 <__swsetup_r+0xa8>)
 8005adc:	4605      	mov	r5, r0
 8005ade:	6818      	ldr	r0, [r3, #0]
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	b118      	cbz	r0, 8005aec <__swsetup_r+0x14>
 8005ae4:	6a03      	ldr	r3, [r0, #32]
 8005ae6:	b90b      	cbnz	r3, 8005aec <__swsetup_r+0x14>
 8005ae8:	f7fe fb04 	bl	80040f4 <__sinit>
 8005aec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005af0:	0719      	lsls	r1, r3, #28
 8005af2:	d422      	bmi.n	8005b3a <__swsetup_r+0x62>
 8005af4:	06da      	lsls	r2, r3, #27
 8005af6:	d407      	bmi.n	8005b08 <__swsetup_r+0x30>
 8005af8:	2209      	movs	r2, #9
 8005afa:	602a      	str	r2, [r5, #0]
 8005afc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b00:	f04f 30ff 	mov.w	r0, #4294967295
 8005b04:	81a3      	strh	r3, [r4, #12]
 8005b06:	e033      	b.n	8005b70 <__swsetup_r+0x98>
 8005b08:	0758      	lsls	r0, r3, #29
 8005b0a:	d512      	bpl.n	8005b32 <__swsetup_r+0x5a>
 8005b0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b0e:	b141      	cbz	r1, 8005b22 <__swsetup_r+0x4a>
 8005b10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b14:	4299      	cmp	r1, r3
 8005b16:	d002      	beq.n	8005b1e <__swsetup_r+0x46>
 8005b18:	4628      	mov	r0, r5
 8005b1a:	f7fe fccd 	bl	80044b8 <_free_r>
 8005b1e:	2300      	movs	r3, #0
 8005b20:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b22:	89a3      	ldrh	r3, [r4, #12]
 8005b24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b28:	81a3      	strh	r3, [r4, #12]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	6063      	str	r3, [r4, #4]
 8005b2e:	6923      	ldr	r3, [r4, #16]
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	89a3      	ldrh	r3, [r4, #12]
 8005b34:	f043 0308 	orr.w	r3, r3, #8
 8005b38:	81a3      	strh	r3, [r4, #12]
 8005b3a:	6923      	ldr	r3, [r4, #16]
 8005b3c:	b94b      	cbnz	r3, 8005b52 <__swsetup_r+0x7a>
 8005b3e:	89a3      	ldrh	r3, [r4, #12]
 8005b40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b48:	d003      	beq.n	8005b52 <__swsetup_r+0x7a>
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	f000 f88a 	bl	8005c66 <__smakebuf_r>
 8005b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b56:	f013 0201 	ands.w	r2, r3, #1
 8005b5a:	d00a      	beq.n	8005b72 <__swsetup_r+0x9a>
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	60a2      	str	r2, [r4, #8]
 8005b60:	6962      	ldr	r2, [r4, #20]
 8005b62:	4252      	negs	r2, r2
 8005b64:	61a2      	str	r2, [r4, #24]
 8005b66:	6922      	ldr	r2, [r4, #16]
 8005b68:	b942      	cbnz	r2, 8005b7c <__swsetup_r+0xa4>
 8005b6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b6e:	d1c5      	bne.n	8005afc <__swsetup_r+0x24>
 8005b70:	bd38      	pop	{r3, r4, r5, pc}
 8005b72:	0799      	lsls	r1, r3, #30
 8005b74:	bf58      	it	pl
 8005b76:	6962      	ldrpl	r2, [r4, #20]
 8005b78:	60a2      	str	r2, [r4, #8]
 8005b7a:	e7f4      	b.n	8005b66 <__swsetup_r+0x8e>
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	e7f7      	b.n	8005b70 <__swsetup_r+0x98>
 8005b80:	20000018 	.word	0x20000018

08005b84 <_raise_r>:
 8005b84:	291f      	cmp	r1, #31
 8005b86:	b538      	push	{r3, r4, r5, lr}
 8005b88:	4605      	mov	r5, r0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	d904      	bls.n	8005b98 <_raise_r+0x14>
 8005b8e:	2316      	movs	r3, #22
 8005b90:	6003      	str	r3, [r0, #0]
 8005b92:	f04f 30ff 	mov.w	r0, #4294967295
 8005b96:	bd38      	pop	{r3, r4, r5, pc}
 8005b98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005b9a:	b112      	cbz	r2, 8005ba2 <_raise_r+0x1e>
 8005b9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ba0:	b94b      	cbnz	r3, 8005bb6 <_raise_r+0x32>
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f000 f830 	bl	8005c08 <_getpid_r>
 8005ba8:	4622      	mov	r2, r4
 8005baa:	4601      	mov	r1, r0
 8005bac:	4628      	mov	r0, r5
 8005bae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bb2:	f000 b817 	b.w	8005be4 <_kill_r>
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d00a      	beq.n	8005bd0 <_raise_r+0x4c>
 8005bba:	1c59      	adds	r1, r3, #1
 8005bbc:	d103      	bne.n	8005bc6 <_raise_r+0x42>
 8005bbe:	2316      	movs	r3, #22
 8005bc0:	6003      	str	r3, [r0, #0]
 8005bc2:	2001      	movs	r0, #1
 8005bc4:	e7e7      	b.n	8005b96 <_raise_r+0x12>
 8005bc6:	2100      	movs	r1, #0
 8005bc8:	4620      	mov	r0, r4
 8005bca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005bce:	4798      	blx	r3
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	e7e0      	b.n	8005b96 <_raise_r+0x12>

08005bd4 <raise>:
 8005bd4:	4b02      	ldr	r3, [pc, #8]	@ (8005be0 <raise+0xc>)
 8005bd6:	4601      	mov	r1, r0
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	f7ff bfd3 	b.w	8005b84 <_raise_r>
 8005bde:	bf00      	nop
 8005be0:	20000018 	.word	0x20000018

08005be4 <_kill_r>:
 8005be4:	b538      	push	{r3, r4, r5, lr}
 8005be6:	2300      	movs	r3, #0
 8005be8:	4d06      	ldr	r5, [pc, #24]	@ (8005c04 <_kill_r+0x20>)
 8005bea:	4604      	mov	r4, r0
 8005bec:	4608      	mov	r0, r1
 8005bee:	4611      	mov	r1, r2
 8005bf0:	602b      	str	r3, [r5, #0]
 8005bf2:	f7fb fb02 	bl	80011fa <_kill>
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	d102      	bne.n	8005c00 <_kill_r+0x1c>
 8005bfa:	682b      	ldr	r3, [r5, #0]
 8005bfc:	b103      	cbz	r3, 8005c00 <_kill_r+0x1c>
 8005bfe:	6023      	str	r3, [r4, #0]
 8005c00:	bd38      	pop	{r3, r4, r5, pc}
 8005c02:	bf00      	nop
 8005c04:	20000318 	.word	0x20000318

08005c08 <_getpid_r>:
 8005c08:	f7fb baf0 	b.w	80011ec <_getpid>

08005c0c <_malloc_usable_size_r>:
 8005c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c10:	1f18      	subs	r0, r3, #4
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	bfbc      	itt	lt
 8005c16:	580b      	ldrlt	r3, [r1, r0]
 8005c18:	18c0      	addlt	r0, r0, r3
 8005c1a:	4770      	bx	lr

08005c1c <__swhatbuf_r>:
 8005c1c:	b570      	push	{r4, r5, r6, lr}
 8005c1e:	460c      	mov	r4, r1
 8005c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c24:	4615      	mov	r5, r2
 8005c26:	2900      	cmp	r1, #0
 8005c28:	461e      	mov	r6, r3
 8005c2a:	b096      	sub	sp, #88	@ 0x58
 8005c2c:	da0c      	bge.n	8005c48 <__swhatbuf_r+0x2c>
 8005c2e:	89a3      	ldrh	r3, [r4, #12]
 8005c30:	2100      	movs	r1, #0
 8005c32:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c36:	bf14      	ite	ne
 8005c38:	2340      	movne	r3, #64	@ 0x40
 8005c3a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c3e:	2000      	movs	r0, #0
 8005c40:	6031      	str	r1, [r6, #0]
 8005c42:	602b      	str	r3, [r5, #0]
 8005c44:	b016      	add	sp, #88	@ 0x58
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
 8005c48:	466a      	mov	r2, sp
 8005c4a:	f000 f849 	bl	8005ce0 <_fstat_r>
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	dbed      	blt.n	8005c2e <__swhatbuf_r+0x12>
 8005c52:	9901      	ldr	r1, [sp, #4]
 8005c54:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c58:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c5c:	4259      	negs	r1, r3
 8005c5e:	4159      	adcs	r1, r3
 8005c60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c64:	e7eb      	b.n	8005c3e <__swhatbuf_r+0x22>

08005c66 <__smakebuf_r>:
 8005c66:	898b      	ldrh	r3, [r1, #12]
 8005c68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c6a:	079d      	lsls	r5, r3, #30
 8005c6c:	4606      	mov	r6, r0
 8005c6e:	460c      	mov	r4, r1
 8005c70:	d507      	bpl.n	8005c82 <__smakebuf_r+0x1c>
 8005c72:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005c76:	6023      	str	r3, [r4, #0]
 8005c78:	6123      	str	r3, [r4, #16]
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	6163      	str	r3, [r4, #20]
 8005c7e:	b003      	add	sp, #12
 8005c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c82:	466a      	mov	r2, sp
 8005c84:	ab01      	add	r3, sp, #4
 8005c86:	f7ff ffc9 	bl	8005c1c <__swhatbuf_r>
 8005c8a:	9f00      	ldr	r7, [sp, #0]
 8005c8c:	4605      	mov	r5, r0
 8005c8e:	4639      	mov	r1, r7
 8005c90:	4630      	mov	r0, r6
 8005c92:	f7fe fc83 	bl	800459c <_malloc_r>
 8005c96:	b948      	cbnz	r0, 8005cac <__smakebuf_r+0x46>
 8005c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c9c:	059a      	lsls	r2, r3, #22
 8005c9e:	d4ee      	bmi.n	8005c7e <__smakebuf_r+0x18>
 8005ca0:	f023 0303 	bic.w	r3, r3, #3
 8005ca4:	f043 0302 	orr.w	r3, r3, #2
 8005ca8:	81a3      	strh	r3, [r4, #12]
 8005caa:	e7e2      	b.n	8005c72 <__smakebuf_r+0xc>
 8005cac:	89a3      	ldrh	r3, [r4, #12]
 8005cae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005cb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cb6:	81a3      	strh	r3, [r4, #12]
 8005cb8:	9b01      	ldr	r3, [sp, #4]
 8005cba:	6020      	str	r0, [r4, #0]
 8005cbc:	b15b      	cbz	r3, 8005cd6 <__smakebuf_r+0x70>
 8005cbe:	4630      	mov	r0, r6
 8005cc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cc4:	f000 f81e 	bl	8005d04 <_isatty_r>
 8005cc8:	b128      	cbz	r0, 8005cd6 <__smakebuf_r+0x70>
 8005cca:	89a3      	ldrh	r3, [r4, #12]
 8005ccc:	f023 0303 	bic.w	r3, r3, #3
 8005cd0:	f043 0301 	orr.w	r3, r3, #1
 8005cd4:	81a3      	strh	r3, [r4, #12]
 8005cd6:	89a3      	ldrh	r3, [r4, #12]
 8005cd8:	431d      	orrs	r5, r3
 8005cda:	81a5      	strh	r5, [r4, #12]
 8005cdc:	e7cf      	b.n	8005c7e <__smakebuf_r+0x18>
	...

08005ce0 <_fstat_r>:
 8005ce0:	b538      	push	{r3, r4, r5, lr}
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	4d06      	ldr	r5, [pc, #24]	@ (8005d00 <_fstat_r+0x20>)
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	4608      	mov	r0, r1
 8005cea:	4611      	mov	r1, r2
 8005cec:	602b      	str	r3, [r5, #0]
 8005cee:	f7fb fae3 	bl	80012b8 <_fstat>
 8005cf2:	1c43      	adds	r3, r0, #1
 8005cf4:	d102      	bne.n	8005cfc <_fstat_r+0x1c>
 8005cf6:	682b      	ldr	r3, [r5, #0]
 8005cf8:	b103      	cbz	r3, 8005cfc <_fstat_r+0x1c>
 8005cfa:	6023      	str	r3, [r4, #0]
 8005cfc:	bd38      	pop	{r3, r4, r5, pc}
 8005cfe:	bf00      	nop
 8005d00:	20000318 	.word	0x20000318

08005d04 <_isatty_r>:
 8005d04:	b538      	push	{r3, r4, r5, lr}
 8005d06:	2300      	movs	r3, #0
 8005d08:	4d05      	ldr	r5, [pc, #20]	@ (8005d20 <_isatty_r+0x1c>)
 8005d0a:	4604      	mov	r4, r0
 8005d0c:	4608      	mov	r0, r1
 8005d0e:	602b      	str	r3, [r5, #0]
 8005d10:	f7fb fae1 	bl	80012d6 <_isatty>
 8005d14:	1c43      	adds	r3, r0, #1
 8005d16:	d102      	bne.n	8005d1e <_isatty_r+0x1a>
 8005d18:	682b      	ldr	r3, [r5, #0]
 8005d1a:	b103      	cbz	r3, 8005d1e <_isatty_r+0x1a>
 8005d1c:	6023      	str	r3, [r4, #0]
 8005d1e:	bd38      	pop	{r3, r4, r5, pc}
 8005d20:	20000318 	.word	0x20000318

08005d24 <_init>:
 8005d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d26:	bf00      	nop
 8005d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d2a:	bc08      	pop	{r3}
 8005d2c:	469e      	mov	lr, r3
 8005d2e:	4770      	bx	lr

08005d30 <_fini>:
 8005d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d32:	bf00      	nop
 8005d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d36:	bc08      	pop	{r3}
 8005d38:	469e      	mov	lr, r3
 8005d3a:	4770      	bx	lr
