/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 248 192)
	(text "ultranet_demux" (rect 5 0 66 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "sample_data[23..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "sample_data[23..0]" (rect 21 43 96 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "frame_data[7..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "frame_data[7..0]" (rect 21 59 88 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "process_data" (rect 0 0 54 12)(font "Arial" ))
		(text "process_data" (rect 21 75 75 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 232 32)
		(output)
		(text "ch1_out[23..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "ch1_out[23..0]" (rect 156 27 211 39)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "ch2_out[23..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "ch2_out[23..0]" (rect 155 43 211 55)(font "Arial" ))
		(line (pt 232 48)(pt 216 48)(line_width 3))
	)
	(port
		(pt 232 64)
		(output)
		(text "ch3_out[23..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "ch3_out[23..0]" (rect 155 59 211 71)(font "Arial" ))
		(line (pt 232 64)(pt 216 64)(line_width 3))
	)
	(port
		(pt 232 80)
		(output)
		(text "ch4_out[23..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "ch4_out[23..0]" (rect 154 75 211 87)(font "Arial" ))
		(line (pt 232 80)(pt 216 80)(line_width 3))
	)
	(port
		(pt 232 96)
		(output)
		(text "ch5_out[23..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "ch5_out[23..0]" (rect 155 91 211 103)(font "Arial" ))
		(line (pt 232 96)(pt 216 96)(line_width 3))
	)
	(port
		(pt 232 112)
		(output)
		(text "ch6_out[23..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "ch6_out[23..0]" (rect 155 107 211 119)(font "Arial" ))
		(line (pt 232 112)(pt 216 112)(line_width 3))
	)
	(port
		(pt 232 128)
		(output)
		(text "ch7_out[23..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "ch7_out[23..0]" (rect 155 123 211 135)(font "Arial" ))
		(line (pt 232 128)(pt 216 128)(line_width 3))
	)
	(port
		(pt 232 144)
		(output)
		(text "ch8_out[23..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "ch8_out[23..0]" (rect 155 139 211 151)(font "Arial" ))
		(line (pt 232 144)(pt 216 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 160)(line_width 1))
	)
)
