Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 30 15:35:29 2024
| Host         : DESKTOP-751E0DS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DoubleSevenSegment_timing_summary_routed.rpt -pb DoubleSevenSegment_timing_summary_routed.pb -rpx DoubleSevenSegment_timing_summary_routed.rpx -warn_on_violation
| Design       : DoubleSevenSegment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.517        0.000                      0                   50        0.263        0.000                      0                   50        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.517        0.000                      0                   50        0.263        0.000                      0                   50        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.828ns (20.715%)  route 3.169ns (79.285%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.945     9.148    CKD/clkout
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    CKD/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.828ns (20.715%)  route 3.169ns (79.285%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.945     9.148    CKD/clkout
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    CKD/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.828ns (20.715%)  route 3.169ns (79.285%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.945     9.148    CKD/clkout
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    CKD/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.828ns (20.715%)  route 3.169ns (79.285%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.945     9.148    CKD/clkout
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    CKD/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.458%)  route 3.031ns (78.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.807     9.010    CKD/clkout
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513    14.854    CKD/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    CKD/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.458%)  route 3.031ns (78.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.807     9.010    CKD/clkout
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513    14.854    CKD/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[18]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    CKD/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.458%)  route 3.031ns (78.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.807     9.010    CKD/clkout
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513    14.854    CKD/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[19]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    CKD/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.458%)  route 3.031ns (78.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.807     9.010    CKD/clkout
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513    14.854    CKD/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[20]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    CKD/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.464%)  route 2.858ns (77.536%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.634     8.837    CKD/clkout
    SLICE_X63Y30         FDRE                                         r  CKD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    CKD/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CKD/count_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    CKD/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.464%)  route 2.858ns (77.536%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.686     6.294    CKD/count[16]
    SLICE_X62Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.418 f  CKD/count[0]_i_6/O
                         net (fo=1, routed)           1.037     7.455    CKD/count[0]_i_6_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.579 f  CKD/count[0]_i_2/O
                         net (fo=3, routed)           0.500     8.079    CKD/count[0]_i_2_n_0
    SLICE_X62Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.203 r  CKD/count[24]_i_1/O
                         net (fo=24, routed)          0.634     8.837    CKD/clkout
    SLICE_X63Y30         FDRE                                         r  CKD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    CKD/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CKD/count_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    CKD/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CKD/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.472    CKD/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  CKD/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CKD/count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.732    CKD/count[12]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  CKD/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    CKD/data0[12]
    SLICE_X63Y32         FDRE                                         r  CKD/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    CKD/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  CKD/count_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    CKD/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CKD/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CKD/count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.733    CKD/count[16]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  CKD/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.841    CKD/data0[16]
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    CKD/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CKD/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CKD/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.734    CKD/count[24]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  CKD/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.842    CKD/data0[24]
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[24]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    CKD/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CKD/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CKD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CKD/count_reg[4]/Q
                         net (fo=2, routed)           0.119     1.730    CKD/count[4]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  CKD/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.838    CKD/data0[4]
    SLICE_X63Y30         FDRE                                         r  CKD/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.983    CKD/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CKD/count_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    CKD/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CKD/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    CKD/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CKD/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CKD/count_reg[8]/Q
                         net (fo=2, routed)           0.119     1.731    CKD/count[8]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CKD/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.839    CKD/data0[8]
    SLICE_X63Y31         FDRE                                         r  CKD/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    CKD/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CKD/count_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    CKD/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CKD/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    CKD/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CKD/count_reg[20]/Q
                         net (fo=2, routed)           0.119     1.734    CKD/count[20]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  CKD/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.842    CKD/data0[20]
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    CKD/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CKD/count_reg[20]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    CKD/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CKD/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CKD/count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.730    CKD/count[13]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  CKD/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.845    CKD/data0[13]
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    CKD/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CKD/count_reg[13]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    CKD/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CKD/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CKD/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.731    CKD/count[21]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  CKD/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.846    CKD/data0[21]
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    CKD/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  CKD/count_reg[21]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    CKD/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CKD/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.471    CKD/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CKD/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CKD/count_reg[5]/Q
                         net (fo=2, routed)           0.116     1.728    CKD/count[5]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  CKD/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.843    CKD/data0[5]
    SLICE_X63Y31         FDRE                                         r  CKD/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    CKD/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CKD/count_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    CKD/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CKD/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CKD/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.472    CKD/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  CKD/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CKD/count_reg[9]/Q
                         net (fo=2, routed)           0.116     1.729    CKD/count[9]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  CKD/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.844    CKD/data0[9]
    SLICE_X63Y32         FDRE                                         r  CKD/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    CKD/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  CKD/count_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    CKD/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   CKD/clkout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   CKD/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y32   CKD/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y32   CKD/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y32   CKD/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y33   CKD/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y33   CKD/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y33   CKD/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y33   CKD/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/clkout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/clkout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/clkout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/clkout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   CKD/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   CKD/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.527ns  (logic 5.462ns (47.389%)  route 6.064ns (52.611%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           3.561     5.014    CKD/sw1_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.150     5.164 r  CKD/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.469     5.633    CKD/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.328     5.961 r  CKD/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.034     7.995    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.527 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.527    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.434ns  (logic 5.442ns (47.590%)  route 5.993ns (52.410%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           3.712     5.165    CKD/sw1_IBUF[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.150     5.315 r  CKD/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.452     5.768    CKD/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.328     6.096 r  CKD/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.828     7.924    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.434 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.434    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.431ns  (logic 5.230ns (45.752%)  route 6.201ns (54.248%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           3.561     5.014    CKD/sw1_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     5.138 r  CKD/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.832     5.970    CKD/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.094 r  CKD/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     7.902    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.431 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.431    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.398ns  (logic 5.205ns (45.668%)  route 6.193ns (54.332%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           3.671     5.124    CKD/sw1_IBUF[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.124     5.248 r  CKD/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.667     5.915    CKD/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.039 r  CKD/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     7.894    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.398 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.398    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.365ns  (logic 5.236ns (46.070%)  route 6.129ns (53.930%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           3.712     5.165    CKD/sw1_IBUF[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.124     5.289 r  CKD/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.594     5.884    CKD/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.008 r  CKD/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.822     7.830    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.365 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.365    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.136ns  (logic 5.473ns (49.147%)  route 5.663ns (50.853%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           3.551     5.004    CKD/sw1_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.152     5.156 r  CKD/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.286     5.442    CKD/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.348     5.790 r  CKD/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     7.616    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.136 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.136    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.888ns  (logic 5.236ns (48.093%)  route 5.652ns (51.907%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           3.551     5.004    CKD/sw1_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     5.128 r  CKD/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.426     5.554    CKD/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.678 r  CKD/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.353    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.888 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.888    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw2[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.301ns  (logic 1.468ns (44.486%)  route 1.832ns (55.514%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw2[2] (IN)
                         net (fo=0)                   0.000     0.000    sw2[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw2_IBUF[2]_inst/O
                         net (fo=7, routed)           1.422     1.640    CKD/sw2_IBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.685 r  CKD/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.095    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.301 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.301    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.347ns  (logic 1.499ns (44.802%)  route 1.847ns (55.198%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw2[2] (IN)
                         net (fo=0)                   0.000     0.000    sw2[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw2_IBUF[2]_inst/O
                         net (fo=7, routed)           1.507     1.725    CKD/sw2_IBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  CKD/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.110    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.347 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.347    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.351ns  (logic 1.500ns (44.761%)  route 1.851ns (55.239%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw2[1] (IN)
                         net (fo=0)                   0.000     0.000    sw2[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw2_IBUF[1]_inst/O
                         net (fo=7, routed)           1.460     1.694    CKD/sw2_IBUF[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  CKD/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.130    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.351 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.351    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.475ns (43.987%)  route 1.878ns (56.013%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw2[2] (IN)
                         net (fo=0)                   0.000     0.000    sw2[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw2_IBUF[2]_inst/O
                         net (fo=7, routed)           1.486     1.704    CKD/sw2_IBUF[2]
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  CKD/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.141    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.353 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.353    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.358ns  (logic 1.508ns (44.910%)  route 1.850ns (55.090%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw2[3] (IN)
                         net (fo=0)                   0.000     0.000    sw2[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw2_IBUF[3]_inst/O
                         net (fo=7, routed)           1.461     1.688    CKD/sw2_IBUF[3]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.733 r  CKD/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.122    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.358 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.358    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2[2]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.364ns  (logic 1.493ns (44.378%)  route 1.871ns (55.622%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw2[2] (IN)
                         net (fo=0)                   0.000     0.000    sw2[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw2_IBUF[2]_inst/O
                         net (fo=7, routed)           1.484     1.702    CKD/sw2_IBUF[2]
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  CKD/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.134    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.364 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.364    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.442ns  (logic 1.504ns (43.700%)  route 1.938ns (56.300%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw2[3] (IN)
                         net (fo=0)                   0.000     0.000    sw2[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw2_IBUF[3]_inst/O
                         net (fo=7, routed)           1.454     1.681    CKD/sw2_IBUF[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.726 r  CKD/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.210    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.442 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.442    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 4.463ns (52.180%)  route 4.091ns (47.820%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.587     7.191    CKD/an_OBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.148     7.339 r  CKD/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.469     7.808    CKD/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.328     8.136 r  CKD/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.034    10.170    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.701 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.701    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.461ns  (logic 4.233ns (50.033%)  route 4.228ns (49.967%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.587     7.191    CKD/an_OBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.315 r  CKD/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.832     8.146    CKD/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  CKD/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808    10.079    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.608 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.608    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.474ns (54.753%)  route 3.697ns (45.247%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.585     7.189    CKD/an_OBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.150     7.339 r  CKD/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.286     7.625    CKD/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.348     7.973 r  CKD/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     9.798    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.318 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.318    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.441ns (54.733%)  route 3.673ns (45.267%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.392     6.996    CKD/an_OBUF[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.146     7.142 r  CKD/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.452     7.594    CKD/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.328     7.922 r  CKD/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.828     9.750    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.261 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.261    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.239ns (52.670%)  route 3.809ns (47.330%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.392     6.996    CKD/an_OBUF[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.120 r  CKD/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.594     7.714    CKD/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.838 r  CKD/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.822     9.661    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.196 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.196    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 4.208ns (52.733%)  route 3.772ns (47.267%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.250     6.854    CKD/an_OBUF[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.978 r  CKD/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.667     7.645    CKD/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  CKD/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.623    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.128 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.128    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 4.240ns (53.492%)  route 3.686ns (46.508%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.585     7.189    CKD/an_OBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.313 r  CKD/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.426     7.739    CKD/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.863 r  CKD/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.537    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.073 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.073    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.331ns (56.856%)  route 3.287ns (43.144%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.250     6.854    CKD/an_OBUF[0]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.152     7.006 r  CKD/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.036     9.042    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723    12.765 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.765    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 3.959ns (68.288%)  route 1.838ns (31.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          1.838     7.442    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.945 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.945    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.345ns (76.881%)  route 0.404ns (23.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.404     2.016    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.220 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.220    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.398ns (64.614%)  route 0.766ns (35.386%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.373     1.985    CKD/an_OBUF[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.045     2.030 r  CKD/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.422    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.633 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.633    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.416ns (63.646%)  route 0.809ns (36.354%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.421     2.033    CKD/an_OBUF[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  CKD/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.465    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.695 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.695    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.422ns (60.368%)  route 0.934ns (39.632%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.593     2.204    CKD/an_OBUF[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.249 r  CKD/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.590    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.826 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.826    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.422ns (59.156%)  route 0.982ns (40.844%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.593     2.204    CKD/an_OBUF[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.249 r  CKD/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.638    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.874 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.874    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.392ns (56.622%)  route 1.066ns (43.378%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.655     2.266    CKD/an_OBUF[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.311 r  CKD/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.722    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.928 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.928    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.459ns (59.061%)  route 1.012ns (40.939%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.508     2.120    CKD/an_OBUF[0]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.045     2.165 r  CKD/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.668    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.273     3.941 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.941    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.407ns (55.537%)  route 1.126ns (44.463%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.735     2.347    CKD/an_OBUF[0]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     2.392 r  CKD/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.782    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.003 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.003    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CKD/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.418ns (54.413%)  route 1.188ns (45.587%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.470    CKD/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  CKD/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  CKD/clkout_reg/Q
                         net (fo=17, routed)          0.704     2.316    CKD/an_OBUF[0]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     2.361 r  CKD/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.844    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.077 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.077    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





