03:24:48 INFO  : Registering command handlers for SDK TCF services
03:24:48 INFO  : Launching XSCT server: xsct -n -interactive /home/josh/projects/ece1195/lab_2/lab_2.sdk/temp_xsdb_launch_script.tcl
03:24:49 INFO  : XSCT server has started successfully.
03:24:49 INFO  : Successfully done setting XSCT server connection channel  
03:24:50 INFO  : Successfully done setting SDK workspace  
03:24:50 INFO  : Processing command line option -hwspec /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper.hdf.
03:49:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1727336156000,  Project:1727334678000
03:49:37 INFO  : Project Lab_2_wrapper_hw_platform_0's source hardware specification located at /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:49:44 INFO  : Copied contents of /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper.hdf into /Lab_2_wrapper_hw_platform_0/system.hdf.
03:49:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:49:46 INFO  : 
03:49:47 INFO  : Updating hardware inferred compiler options for Lab_2.
03:49:47 INFO  : Clearing existing target manager status.
03:49:47 INFO  : Closing and re-opening the MSS file of ther project Lab_2_bsp
03:49:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:49:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:51:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
03:51:42 INFO  : 'jtag frequency' command is executed.
03:51:42 INFO  : Sourcing of '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
03:51:44 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
03:51:44 INFO  : Context for 'APU' is selected.
03:51:44 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
03:51:44 INFO  : 'configparams force-mem-access 1' command is executed.
03:51:44 INFO  : Context for 'APU' is selected.
03:51:44 INFO  : 'stop' command is executed.
03:51:44 INFO  : 'ps7_init' command is executed.
03:51:44 INFO  : 'ps7_post_config' command is executed.
03:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:44 INFO  : The application '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

03:51:44 INFO  : Memory regions updated for context APU
03:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:45 INFO  : 'con' command is executed.
03:51:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

03:51:45 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/lab_2/lab_2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lab_2.elf_on_local.tcl'
03:58:26 INFO  : Disconnected from the channel tcfchan#1.
03:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:58:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
03:58:27 INFO  : 'jtag frequency' command is executed.
03:58:27 INFO  : Sourcing of '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
03:58:29 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
03:58:29 INFO  : Context for 'APU' is selected.
03:58:30 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
03:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
03:58:30 INFO  : Context for 'APU' is selected.
03:58:30 INFO  : 'stop' command is executed.
03:58:30 INFO  : 'ps7_init' command is executed.
03:58:30 INFO  : 'ps7_post_config' command is executed.
03:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:30 INFO  : The application '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

03:58:30 INFO  : Memory regions updated for context APU
03:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:30 INFO  : 'con' command is executed.
03:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

03:58:30 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/lab_2/lab_2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lab_2.elf_on_local.tcl'
03:59:24 INFO  : Disconnected from the channel tcfchan#2.
03:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:59:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
03:59:25 INFO  : 'jtag frequency' command is executed.
03:59:25 INFO  : Sourcing of '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
03:59:27 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
03:59:27 INFO  : Context for 'APU' is selected.
03:59:27 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
03:59:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:59:27 INFO  : Context for 'APU' is selected.
03:59:27 INFO  : 'stop' command is executed.
03:59:27 INFO  : 'ps7_init' command is executed.
03:59:27 INFO  : 'ps7_post_config' command is executed.
03:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:28 INFO  : The application '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

03:59:28 INFO  : Memory regions updated for context APU
03:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:28 INFO  : 'con' command is executed.
03:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

03:59:28 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/lab_2/lab_2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lab_2.elf_on_local.tcl'
04:07:24 INFO  : Disconnected from the channel tcfchan#3.
04:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:07:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
04:07:25 INFO  : 'jtag frequency' command is executed.
04:07:25 INFO  : Sourcing of '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
04:07:28 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
04:07:28 INFO  : Context for 'APU' is selected.
04:07:28 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
04:07:28 INFO  : 'configparams force-mem-access 1' command is executed.
04:07:28 INFO  : Context for 'APU' is selected.
04:07:28 INFO  : 'stop' command is executed.
04:07:28 INFO  : 'ps7_init' command is executed.
04:07:28 INFO  : 'ps7_post_config' command is executed.
04:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:28 INFO  : The application '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:07:28 INFO  : 'configparams force-mem-access 0' command is executed.
04:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

04:07:28 INFO  : Memory regions updated for context APU
04:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:07:28 INFO  : 'con' command is executed.
04:07:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

04:07:28 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/lab_2/lab_2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lab_2.elf_on_local.tcl'
04:08:23 INFO  : Disconnected from the channel tcfchan#4.
04:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:08:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
04:08:24 INFO  : 'jtag frequency' command is executed.
04:08:24 INFO  : Sourcing of '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
04:08:27 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
04:08:27 INFO  : Context for 'APU' is selected.
04:08:27 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
04:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
04:08:27 INFO  : Context for 'APU' is selected.
04:08:27 INFO  : 'stop' command is executed.
04:08:27 INFO  : 'ps7_init' command is executed.
04:08:27 INFO  : 'ps7_post_config' command is executed.
04:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:27 INFO  : The application '/home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
04:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
dow /home/josh/projects/ece1195/lab_2/lab_2.sdk/Lab_2/Debug/Lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

04:08:27 INFO  : Memory regions updated for context APU
04:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:27 INFO  : 'con' command is executed.
04:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
con
----------------End of Script----------------

04:08:27 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/lab_2/lab_2.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_lab_2.elf_on_local.tcl'
04:12:05 ERROR : (XSDB Server)Hangup

