[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-dev",
	"source": "yosys",
	"version": "0.33-5build2",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"tcl-dev",
		"libffi-dev",
		"libreadline-dev"
	],
	"installedSize": 490,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Framework for Verilog RTL synthesis (development files)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/universe/y/yosys/yosys-dev_0.33-5build2_amd64.deb",
	"size": 88434,
	"md5": "2d848f46888ef680725dfa11754a18b9",
	"sha1": "7b0f253a08c19790561506bd19f6f8332115dbb9",
	"sha256": "0f46cfeacb5880ac75bae0f02a0173a028765fcdd21ac74b468bc1547fd87fc2",
	"sha512": "393ba609bf61036d515b577f2d6e428919991c8484cf86cc3e59eeae9aa67565d7ebcf49d4fb714158dade654b7be343cb3c76ec09663de84f83cca965c0ed7f",
	"descriptionMd5": "1046b72bf5b8ccf517ca1661cff5d331"
}]