{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655739618634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655739618635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 16:40:18 2022 " "Processing started: Mon Jun 20 16:40:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655739618635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739618635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MarcadorTenis -c MarcadorTenis " "Command: quartus_map --read_settings_files=on --write_settings_files=off MarcadorTenis -c MarcadorTenis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739618635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655739618914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655739618914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625140 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mefjogonormal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mefjogonormal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MefJogoNormal-MealyArch " "Found design unit 1: MefJogoNormal-MealyArch" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625141 ""} { "Info" "ISGN_ENTITY_NAME" "1 MefJogoNormal " "Found entity 1: MefJogoNormal" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showhex_jogonormal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showhex_jogonormal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShowHex_JogoNormal-Behavioral " "Found design unit 1: ShowHex_JogoNormal-Behavioral" {  } { { "ShowHex_JogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/ShowHex_JogoNormal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShowHex_JogoNormal " "Found entity 1: ShowHex_JogoNormal" {  } { { "ShowHex_JogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/ShowHex_JogoNormal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcadortenis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marcadortenis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MarcadorTenis-Implementation " "Found design unit 1: MarcadorTenis-Implementation" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625146 ""} { "Info" "ISGN_ENTITY_NAME" "1 MarcadorTenis " "Found entity 1: MarcadorTenis" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meftiebreak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meftiebreak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MefTieBreak-MealyArch " "Found design unit 1: MefTieBreak-MealyArch" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625147 ""} { "Info" "ISGN_ENTITY_NAME" "1 MefTieBreak " "Found entity 1: MefTieBreak" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showhex_tiebreak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showhex_tiebreak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShowHex_TieBreak-Behavioral " "Found design unit 1: ShowHex_TieBreak-Behavioral" {  } { { "ShowHex_TieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/ShowHex_TieBreak.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625149 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShowHex_TieBreak " "Found entity 1: ShowHex_TieBreak" {  } { { "ShowHex_TieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/ShowHex_TieBreak.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxhexdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxhexdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxHexDisplay-Behavioral " "Found design unit 1: MuxHexDisplay-Behavioral" {  } { { "MuxHexDisplay.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MuxHexDisplay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625150 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxHexDisplay " "Found entity 1: MuxHexDisplay" {  } { { "MuxHexDisplay.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MuxHexDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Set-Behavioral " "Found design unit 1: Counter_Set-Behavioral" {  } { { "Counter_Set.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Counter_Set.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625152 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Set " "Found entity 1: Counter_Set" {  } { { "Counter_Set.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Counter_Set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mefset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mefset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MefSet-MealyArch " "Found design unit 1: MefSet-MealyArch" {  } { { "MefSet.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefSet.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625153 ""} { "Info" "ISGN_ENTITY_NAME" "1 MefSet " "Found entity 1: MefSet" {  } { { "MefSet.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefSet.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showhex_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showhex_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShowHex_Set-Behavioral " "Found design unit 1: ShowHex_Set-Behavioral" {  } { { "ShowHex_Set.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/ShowHex_Set.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625154 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShowHex_Set " "Found entity 1: ShowHex_Set" {  } { { "ShowHex_Set.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/ShowHex_Set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655739625154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MarcadorTenis " "Elaborating entity \"MarcadorTenis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655739625183 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MarcadorTenis.vhd(12) " "VHDL Signal Declaration warning at MarcadorTenis.vhd(12): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655739625183 "|MarcadorTenis"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_setwinner_B MarcadorTenis.vhd(22) " "Verilog HDL or VHDL warning at MarcadorTenis.vhd(22): object \"s_setwinner_B\" assigned a value but never read" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655739625184 "|MarcadorTenis"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_setwinner_A MarcadorTenis.vhd(22) " "Verilog HDL or VHDL warning at MarcadorTenis.vhd(22): object \"s_setwinner_A\" assigned a value but never read" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655739625184 "|MarcadorTenis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Debouncer Debouncer:Debouncer_PointsB A:behavioral " "Elaborating entity \"Debouncer\" using architecture \"A:behavioral\" for hierarchy \"Debouncer:Debouncer_PointsB\"" {  } { { "MarcadorTenis.vhd" "Debouncer_PointsB" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter Counter:counter_B_Jogo_Normal A:behavioral " "Elaborating entity \"Counter\" using architecture \"A:behavioral\" for hierarchy \"Counter:counter_B_Jogo_Normal\"" {  } { { "MarcadorTenis.vhd" "counter_B_Jogo_Normal" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MefJogoNormal MefJogoNormal:mef_jogo_normal A:mealyarch " "Elaborating entity \"MefJogoNormal\" using architecture \"A:mealyarch\" for hierarchy \"MefJogoNormal:mef_jogo_normal\"" {  } { { "MarcadorTenis.vhd" "mef_jogo_normal" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625199 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gamewinner_A MefJogoNormal.vhd(28) " "VHDL Process Statement warning at MefJogoNormal.vhd(28): inferring latch(es) for signal or variable \"gamewinner_A\", which holds its previous value in one or more paths through the process" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655739625200 "|MarcadorTenis|MefJogoNormal:mef_jogo_normal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gamewinner_B MefJogoNormal.vhd(28) " "VHDL Process Statement warning at MefJogoNormal.vhd(28): inferring latch(es) for signal or variable \"gamewinner_B\", which holds its previous value in one or more paths through the process" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655739625200 "|MarcadorTenis|MefJogoNormal:mef_jogo_normal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamewinner_B MefJogoNormal.vhd(28) " "Inferred latch for \"gamewinner_B\" at MefJogoNormal.vhd(28)" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625200 "|MarcadorTenis|MefJogoNormal:mef_jogo_normal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamewinner_A MefJogoNormal.vhd(28) " "Inferred latch for \"gamewinner_A\" at MefJogoNormal.vhd(28)" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625200 "|MarcadorTenis|MefJogoNormal:mef_jogo_normal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShowHex_JogoNormal ShowHex_JogoNormal:hex_display_jogo_normal A:behavioral " "Elaborating entity \"ShowHex_JogoNormal\" using architecture \"A:behavioral\" for hierarchy \"ShowHex_JogoNormal:hex_display_jogo_normal\"" {  } { { "MarcadorTenis.vhd" "hex_display_jogo_normal" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MefTieBreak MefTieBreak:mef_tiebreak A:mealyarch " "Elaborating entity \"MefTieBreak\" using architecture \"A:mealyarch\" for hierarchy \"MefTieBreak:mef_tiebreak\"" {  } { { "MarcadorTenis.vhd" "mef_tiebreak" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_set_mode MefTieBreak.vhd(61) " "VHDL Process Statement warning at MefTieBreak.vhd(61): signal \"next_set_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655739625202 "|MarcadorTenis|MefTieBreak:mef_tiebreak"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state MefTieBreak.vhd(29) " "VHDL Process Statement warning at MefTieBreak.vhd(29): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655739625202 "|MarcadorTenis|MefTieBreak:mef_tiebreak"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gamewinner_A MefTieBreak.vhd(29) " "VHDL Process Statement warning at MefTieBreak.vhd(29): inferring latch(es) for signal or variable \"gamewinner_A\", which holds its previous value in one or more paths through the process" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655739625203 "|MarcadorTenis|MefTieBreak:mef_tiebreak"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gamewinner_B MefTieBreak.vhd(29) " "VHDL Process Statement warning at MefTieBreak.vhd(29): inferring latch(es) for signal or variable \"gamewinner_B\", which holds its previous value in one or more paths through the process" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655739625203 "|MarcadorTenis|MefTieBreak:mef_tiebreak"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamewinner_B MefTieBreak.vhd(29) " "Inferred latch for \"gamewinner_B\" at MefTieBreak.vhd(29)" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625203 "|MarcadorTenis|MefTieBreak:mef_tiebreak"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamewinner_A MefTieBreak.vhd(29) " "Inferred latch for \"gamewinner_A\" at MefTieBreak.vhd(29)" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625203 "|MarcadorTenis|MefTieBreak:mef_tiebreak"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state MefTieBreak.vhd(29) " "Inferred latch for \"next_state\" at MefTieBreak.vhd(29)" {  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625203 "|MarcadorTenis|MefTieBreak:mef_tiebreak"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShowHex_TieBreak ShowHex_TieBreak:hex_display_Tie_Break A:behavioral " "Elaborating entity \"ShowHex_TieBreak\" using architecture \"A:behavioral\" for hierarchy \"ShowHex_TieBreak:hex_display_Tie_Break\"" {  } { { "MarcadorTenis.vhd" "hex_display_Tie_Break" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MuxHexDisplay MuxHexDisplay:mux_hex_display A:behavioral " "Elaborating entity \"MuxHexDisplay\" using architecture \"A:behavioral\" for hierarchy \"MuxHexDisplay:mux_hex_display\"" {  } { { "MarcadorTenis.vhd" "mux_hex_display" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter_Set Counter_Set:counter_B_Set A:behavioral " "Elaborating entity \"Counter_Set\" using architecture \"A:behavioral\" for hierarchy \"Counter_Set:counter_B_Set\"" {  } { { "MarcadorTenis.vhd" "counter_B_Set" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MefSet MefSet:mef_set A:mealyarch " "Elaborating entity \"MefSet\" using architecture \"A:mealyarch\" for hierarchy \"MefSet:mef_set\"" {  } { { "MarcadorTenis.vhd" "mef_set" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625210 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_tiebreak MefSet.vhd(30) " "VHDL Process Statement warning at MefSet.vhd(30): inferring latch(es) for signal or variable \"enable_tiebreak\", which holds its previous value in one or more paths through the process" {  } { { "MefSet.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefSet.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655739625211 "|MarcadorTenis|MefSet:mef_set"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_set_mode MefSet.vhd(30) " "VHDL Process Statement warning at MefSet.vhd(30): inferring latch(es) for signal or variable \"next_set_mode\", which holds its previous value in one or more paths through the process" {  } { { "MefSet.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefSet.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655739625211 "|MarcadorTenis|MefSet:mef_set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_set_mode MefSet.vhd(30) " "Inferred latch for \"next_set_mode\" at MefSet.vhd(30)" {  } { { "MefSet.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefSet.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625211 "|MarcadorTenis|MefSet:mef_set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_tiebreak MefSet.vhd(30) " "Inferred latch for \"enable_tiebreak\" at MefSet.vhd(30)" {  } { { "MefSet.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefSet.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739625211 "|MarcadorTenis|MefSet:mef_set"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShowHex_Set ShowHex_Set:hex_display_set A:behavioral " "Elaborating entity \"ShowHex_Set\" using architecture \"A:behavioral\" for hierarchy \"ShowHex_Set:hex_display_set\"" {  } { { "MarcadorTenis.vhd" "hex_display_set" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 170 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739625211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MefJogoNormal:mef_jogo_normal\|gamewinner_B " "Latch MefJogoNormal:mef_jogo_normal\|gamewinner_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MefJogoNormal:mef_jogo_normal\|current_state.S3 " "Ports D and ENA on the latch are fed by the same signal MefJogoNormal:mef_jogo_normal\|current_state.S3" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655739625617 ""}  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655739625617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MefTieBreak:mef_tiebreak\|gamewinner_B " "Latch MefTieBreak:mef_tiebreak\|gamewinner_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter_B_TieBreak\|s_counter_out\[3\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter_B_TieBreak\|s_counter_out\[3\]" {  } { { "Counter.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655739625617 ""}  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655739625617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MefJogoNormal:mef_jogo_normal\|gamewinner_A " "Latch MefJogoNormal:mef_jogo_normal\|gamewinner_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MefJogoNormal:mef_jogo_normal\|current_state.S3 " "Ports D and ENA on the latch are fed by the same signal MefJogoNormal:mef_jogo_normal\|current_state.S3" {  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655739625617 ""}  } { { "MefJogoNormal.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefJogoNormal.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655739625617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MefTieBreak:mef_tiebreak\|gamewinner_A " "Latch MefTieBreak:mef_tiebreak\|gamewinner_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:counter_B_TieBreak\|s_counter_out\[3\] " "Ports D and ENA on the latch are fed by the same signal Counter:counter_B_TieBreak\|s_counter_out\[3\]" {  } { { "Counter.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/Counter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655739625617 ""}  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655739625617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MefTieBreak:mef_tiebreak\|next_state " "Latch MefTieBreak:mef_tiebreak\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MefSet:mef_set\|next_set_mode " "Ports D and ENA on the latch are fed by the same signal MefSet:mef_set\|next_set_mode" {  } { { "MefSet.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefSet.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655739625617 ""}  } { { "MefTieBreak.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MefTieBreak.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655739625617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655739625742 "|MarcadorTenis|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655739625742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655739625800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655739626289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655739626289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655739626330 "|MarcadorTenis|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MarcadorTenis.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/MarcadorTenis.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655739626330 "|MarcadorTenis|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655739626330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655739626330 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655739626330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655739626330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655739626330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655739626341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 16:40:26 2022 " "Processing ended: Mon Jun 20 16:40:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655739626341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655739626341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655739626341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655739626341 ""}
