# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	19.392   */3.588         */0.408         U12_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	19.384   */5.962         */0.416         U12_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	19.380   */8.712         */0.420         U12_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	19.385   */10.675        */0.415         U12_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	19.393   */11.592        */0.407         U12_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	19.393   */11.870        */0.407         U12_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	19.391   */12.268        */0.409         U12_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	19.394   */12.641        */0.406         U12_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	19.383   */12.752        */0.417         U12_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	19.395   */12.971        */0.405         U12_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	19.394   */13.159        */0.406         U12_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	19.394   */13.384        */0.406         U12_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	19.383   */13.479        */0.417         U12_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	19.385   */13.921        */0.415         U12_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	19.383   */14.275        */0.417         U12_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	19.380   */14.483        */0.420         U12_ALU/\ALU_OUT_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	15.975   */14.519        */4.000         SO[3]    1
DFTCLK(R)->DFTCLK(R)	15.975   14.630/*        4.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	15.975   14.681/*        4.000/*         SO[2]    1
REF_CLK(R)->REF_CLK(R)	19.393   */14.914        */0.407         U11_REG_FILE/\Rd_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */14.940        */0.410         U11_REG_FILE/\Rd_DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */14.947        */0.408         U11_REG_FILE/\Rd_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */14.965        */0.409         U11_REG_FILE/\Rd_DATA_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */14.974        */0.407         U11_REG_FILE/\Rd_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */14.975        */0.411         U11_REG_FILE/\Rd_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */14.985        */0.410         U11_REG_FILE/\Rd_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */14.986        */0.410         U11_REG_FILE/\Rd_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.528   */15.291        */0.447         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.407   */15.297        */0.568         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */15.391        */0.517         U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */15.407        */0.514         U11_REG_FILE/\REG_FILE_reg[8][4] /SI    1
REF_CLK(R)->REF_CLK(R)	19.288   */15.411        */0.512         U11_REG_FILE/\REG_FILE_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	19.466   */15.433        */0.509         U0_RST_SYNC1/\RST_REG_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	19.294   */15.443        */0.506         U11_REG_FILE/\REG_FILE_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.376   */15.477        */0.424         U11_REG_FILE/\REG_FILE_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.378   */15.479        */0.422         U11_REG_FILE/\REG_FILE_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */15.483        */0.423         U11_REG_FILE/\REG_FILE_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.377   */15.484        */0.423         U11_REG_FILE/\REG_FILE_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.378   */15.485        */0.422         U11_REG_FILE/\REG_FILE_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.378   */15.486        */0.422         U11_REG_FILE/\REG_FILE_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.491        */0.418         U11_REG_FILE/\REG_FILE_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.491        */0.419         U11_REG_FILE/\REG_FILE_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.492        */0.417         U11_REG_FILE/\REG_FILE_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */15.495        */0.420         U11_REG_FILE/\REG_FILE_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */15.496        */0.420         U11_REG_FILE/\REG_FILE_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.379   */15.496        */0.421         U11_REG_FILE/\REG_FILE_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.497        */0.417         U11_REG_FILE/\REG_FILE_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.498        */0.417         U11_REG_FILE/\REG_FILE_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.498        */0.417         U11_REG_FILE/\REG_FILE_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.499        */0.417         U11_REG_FILE/\REG_FILE_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.499        */0.418         U11_REG_FILE/\REG_FILE_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.500        */0.418         U11_REG_FILE/\REG_FILE_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.501        */0.416         U11_REG_FILE/\REG_FILE_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.503        */0.417         U11_REG_FILE/\REG_FILE_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.504        */0.418         U11_REG_FILE/\REG_FILE_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.504        */0.416         U11_REG_FILE/\REG_FILE_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.504        */0.417         U11_REG_FILE/\REG_FILE_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.504        */0.415         U11_REG_FILE/\REG_FILE_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.505        */0.415         U11_REG_FILE/\REG_FILE_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.506        */0.416         U11_REG_FILE/\REG_FILE_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.506        */0.418         U11_REG_FILE/\REG_FILE_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.506        */0.414         U11_REG_FILE/\REG_FILE_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.507        */0.416         U11_REG_FILE/\REG_FILE_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.508        */0.414         U11_REG_FILE/\REG_FILE_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.510        */0.417         U11_REG_FILE/\REG_FILE_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.511        */0.414         U11_REG_FILE/\REG_FILE_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.511        */0.417         U11_REG_FILE/\REG_FILE_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.356   */15.512        */0.444         U11_REG_FILE/\REG_FILE_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.514        */0.414         U11_REG_FILE/\REG_FILE_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.514        */0.414         U11_REG_FILE/\REG_FILE_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.514        */0.417         U11_REG_FILE/\REG_FILE_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.515        */0.416         U11_REG_FILE/\REG_FILE_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.518        */0.415         U11_REG_FILE/\REG_FILE_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.520        */0.415         U11_REG_FILE/\REG_FILE_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.524        */0.414         U11_REG_FILE/\REG_FILE_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.526        */0.417         U11_REG_FILE/\REG_FILE_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.526        */0.419         U11_REG_FILE/\REG_FILE_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.528        */0.417         U11_REG_FILE/\REG_FILE_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.289   */15.529        */0.510         U11_REG_FILE/\REG_FILE_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.530        */0.416         U11_REG_FILE/\REG_FILE_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.533        */0.416         U11_REG_FILE/\REG_FILE_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.533        */0.416         U11_REG_FILE/\REG_FILE_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.534        */0.416         U11_REG_FILE/\REG_FILE_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.534        */0.416         U11_REG_FILE/\REG_FILE_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.535        */0.417         U11_REG_FILE/\REG_FILE_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.536        */0.415         U11_REG_FILE/\REG_FILE_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.537        */0.419         U11_REG_FILE/\REG_FILE_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.539        */0.415         U11_REG_FILE/\REG_FILE_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.539        */0.418         U11_REG_FILE/\REG_FILE_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.540        */0.415         U11_REG_FILE/\REG_FILE_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.541        */0.414         U11_REG_FILE/\REG_FILE_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.542        */0.418         U11_REG_FILE/\REG_FILE_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.546        */0.417         U11_REG_FILE/\REG_FILE_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.548        */0.417         U11_REG_FILE/\REG_FILE_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.549        */0.416         U11_REG_FILE/\REG_FILE_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.294   */15.550        */0.506         U11_REG_FILE/\REG_FILE_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.293   */15.551        */0.507         U11_REG_FILE/\REG_FILE_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.554        */0.416         U11_REG_FILE/\REG_FILE_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.379   */15.572        */0.421         U11_REG_FILE/\REG_FILE_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.577        */0.419         U11_REG_FILE/\REG_FILE_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.584        */0.418         U11_REG_FILE/\REG_FILE_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.584        */0.419         U11_REG_FILE/\REG_FILE_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.589        */0.419         U11_REG_FILE/\REG_FILE_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.591        */0.418         U11_REG_FILE/\REG_FILE_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.593        */0.416         U11_REG_FILE/\REG_FILE_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	19.503   */15.594        */0.472         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.597        */0.415         U11_REG_FILE/\REG_FILE_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.597        */0.415         U11_REG_FILE/\REG_FILE_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.598        */0.417         U11_REG_FILE/\REG_FILE_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.598        */0.418         U11_REG_FILE/\REG_FILE_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.598        */0.417         U11_REG_FILE/\REG_FILE_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.599        */0.414         U11_REG_FILE/\REG_FILE_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.599        */0.417         U11_REG_FILE/\REG_FILE_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.605        */0.416         U11_REG_FILE/\REG_FILE_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */15.608        */0.420         U11_REG_FILE/\REG_FILE_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.356   */15.609        */0.444         U11_REG_FILE/\REG_FILE_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.611        */0.414         U11_REG_FILE/\REG_FILE_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	19.461   */15.611        */0.514         U6_CLK_DIV_TX/output_clk_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.615        */0.417         U11_REG_FILE/\REG_FILE_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.616        */0.419         U11_REG_FILE/\REG_FILE_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.617        */0.417         U11_REG_FILE/\REG_FILE_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	19.446   */15.618        */0.529         U8_CLK_DIV_RX/\cyc_counter_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.380   */15.618        */0.420         U11_REG_FILE/\REG_FILE_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.621        */0.416         U11_REG_FILE/\REG_FILE_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.622        */0.416         U11_REG_FILE/\REG_FILE_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.367   */15.623        */0.433         U11_REG_FILE/\REG_FILE_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.381   */15.624        */0.419         U11_REG_FILE/\REG_FILE_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.626        */0.416         U11_REG_FILE/\REG_FILE_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.626        */0.416         U11_REG_FILE/\REG_FILE_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.627        */0.417         U11_REG_FILE/\REG_FILE_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.628        */0.417         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.630        */0.414         U11_REG_FILE/\REG_FILE_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.630        */0.415         U11_REG_FILE/\REG_FILE_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.630        */0.414         U11_REG_FILE/\REG_FILE_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.631        */0.414         U11_REG_FILE/\REG_FILE_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.631        */0.415         U11_REG_FILE/\REG_FILE_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.378   */15.632        */0.422         U11_REG_FILE/\REG_FILE_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.632        */0.417         U11_REG_FILE/\REG_FILE_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.636        */0.414         U11_REG_FILE/\REG_FILE_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.636        */0.414         U11_REG_FILE/\REG_FILE_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.638        */0.418         U11_REG_FILE/\REG_FILE_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.473   15.642/*        0.326/*         U11_REG_FILE/\REG_FILE_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.643        */0.416         U11_REG_FILE/\REG_FILE_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.643        */0.414         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.643        */0.415         U11_REG_FILE/\REG_FILE_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.644        */0.415         U11_REG_FILE/\REG_FILE_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.645        */0.415         U11_REG_FILE/\REG_FILE_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */15.646        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.648        */0.415         U11_REG_FILE/\REG_FILE_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.650        */0.414         U11_REG_FILE/\REG_FILE_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.651        */0.418         U11_REG_FILE/\REG_FILE_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.652        */0.418         U11_REG_FILE/\REG_FILE_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.659        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */15.659        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.660        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.662        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.662        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.664        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.664        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */15.664        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.664        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.666        */0.415         U11_REG_FILE/\REG_FILE_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.666        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.666        */0.416         U11_REG_FILE/\REG_FILE_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.666        */0.415         U11_REG_FILE/\REG_FILE_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.667        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.667        */0.415         U11_REG_FILE/\REG_FILE_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.670        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.670        */0.415         U11_REG_FILE/\REG_FILE_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.383   */15.673        */0.417         U11_REG_FILE/\REG_FILE_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.382   */15.675        */0.418         U11_REG_FILE/\REG_FILE_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.678        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.680        */0.414         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.680        */0.415         U11_REG_FILE/\REG_FILE_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.683        */0.415         U11_REG_FILE/\REG_FILE_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.683        */0.415         U11_REG_FILE/\REG_FILE_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */15.683        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.683        */0.415         U11_REG_FILE/\REG_FILE_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.686        */0.414         U11_REG_FILE/\REG_FILE_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.686        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.686        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.688        */0.414         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.688        */0.413         U11_REG_FILE/\REG_FILE_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.696        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.701        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.702        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.703        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.704        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.707        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.708        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.713        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.713        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.716        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.716        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.728        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.730        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.732        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.735        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.737        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.737        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.738        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */15.738        */0.416         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.742        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.387   */15.742        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.747        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.749        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.751        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.753        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.754        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.755        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.758        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.759        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.761        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.762        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.766        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.768        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.769        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.770        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.772        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.776        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.777        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.786        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.786        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.787        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.791        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	19.523   */15.793        */0.452         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.793        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.448   */15.796        */0.527         U8_CLK_DIV_RX/\cyc_counter_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.567   */15.819        */0.233         U11_REG_FILE/\REG_FILE_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	19.554   */15.876        */0.421         U6_CLK_DIV_TX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.554   */15.880        */0.421         U6_CLK_DIV_TX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.554   */15.880        */0.421         U6_CLK_DIV_TX/\cyc_counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.555   */15.887        */0.420         U6_CLK_DIV_TX/\cyc_counter_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	19.556   */15.891        */0.419         U6_CLK_DIV_TX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.556   */15.891        */0.419         U6_CLK_DIV_TX/\cyc_counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	19.556   */15.892        */0.419         U6_CLK_DIV_TX/\cyc_counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	19.557   */15.896        */0.418         U6_CLK_DIV_TX/\cyc_counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.692   15.930/*        0.283/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.460   */15.930        */0.515         U8_CLK_DIV_RX/output_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.638   15.935/*        0.337/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.555   */15.953        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.557   */15.963        */0.418         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.557   */15.965        */0.418         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.558   */15.966        */0.417         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	19.558   */15.968        */0.417         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	19.559   */15.972        */0.416         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.568   */15.985        */0.407         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	19.655   16.001/*        0.320/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.559   */16.028        */0.416         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.440   */16.056        */0.535         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.447   */16.074        */0.528         U8_CLK_DIV_RX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.500   */16.109        */0.475         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.455   */16.122        */0.521         U8_CLK_DIV_RX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.679   16.174/*        0.296/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.452   */16.175        */0.523         U6_CLK_DIV_TX/x_flag_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.197        */0.404         U3_FIFO/U3/\wptr_reg_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.529   16.200/*        0.271/*         U3_FIFO/U3/\wptr_reg_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.210        */0.408         U3_FIFO/U3/\wptr_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.247        */0.407         U10_SYS_CTRL/\Address_seq_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.401   */16.266        */0.399         U3_FIFO/U3/\waddr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.546   */16.285        */0.429         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.545   */16.287        */0.430         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.571   */16.291        */0.404         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.574   */16.314        */0.401         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.574   */16.316        */0.401         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	19.574   */16.317        */0.401         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */16.325        */0.401         U3_FIFO/U3/\wptr_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */16.342        */0.401         U3_FIFO/U3/\waddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.644   16.354/*        0.331/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.458   */16.360        */0.517         U8_CLK_DIV_RX/x_flag_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.514   16.387/*        0.286/*         U3_FIFO/U3/\waddr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.481        */0.408         U10_SYS_CTRL/\Address_seq_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.537   */16.657        */0.438         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.543   */16.671        */0.432         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.526   */16.802        */0.449         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.821        */0.408         U10_SYS_CTRL/frame_flag_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.424   16.851/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.851/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.852/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.852/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.852/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.852/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.853/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.854/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.854/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.854/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.854/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.856/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.400   16.858/*        0.400/*         U11_REG_FILE/\REG_FILE_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.400   16.858/*        0.400/*         U11_REG_FILE/\REG_FILE_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.858/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.858/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.400   16.858/*        0.400/*         U11_REG_FILE/\REG_FILE_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.859/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.860/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.860/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.860/*        0.376/*         U2_DATA_SYNC/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.860/*        0.376/*         U10_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.860/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.861/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.400   16.861/*        0.400/*         U11_REG_FILE/\REG_FILE_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.861/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.861/*        0.376/*         U2_DATA_SYNC/\sync_flops_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.861/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.861/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.863        */0.409         U10_SYS_CTRL/\Address_seq_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.424   16.864/*        0.376/*         U2_DATA_SYNC/\sync_flops_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.400   16.865/*        0.400/*         U11_REG_FILE/\REG_FILE_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.418   16.866/*        0.382/*         U11_REG_FILE/\REG_FILE_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.867/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.870/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.871/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.871/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.871/*        0.376/*         U2_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.871/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.872/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.872/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.872/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.873/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.873/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.873/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.873/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.873/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.424   16.873/*        0.376/*         U12_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.873/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.873/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.873/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.873/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.873/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.874/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.874/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.874/*        0.376/*         U2_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.874/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.874/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.874/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.874/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.874/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.874/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.874/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.874/*        0.376/*         U10_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.875/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.875/*        0.376/*         U10_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.875/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.875/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.875/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.875/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.875/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.875/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.876/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.876/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.876/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.877/*        0.376/*         U10_SYS_CTRL/\Address_seq_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.877/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.878/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.878/*        0.376/*         U10_SYS_CTRL/\Address_seq_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.878/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.424   16.878/*        0.375/*         U12_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.878/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.878/*        0.376/*         U10_SYS_CTRL/\Address_seq_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.878/*        0.376/*         U10_SYS_CTRL/\Address_seq_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.880/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.880/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.880/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.880/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.881/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.881/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.881/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.881/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.881/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.881/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[3][0] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.424   16.882/*        0.375/*         U12_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.882/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.882/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.882/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.882/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.882/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.882/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.883/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.883/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.883/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.884/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.885/*        0.375/*         U12_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.885/*        0.375/*         U12_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.886/*        0.375/*         U12_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.886/*        0.375/*         U12_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.886/*        0.375/*         U12_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.886/*        0.375/*         U12_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.886/*        0.375/*         U12_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.887/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.889/*        0.375/*         U12_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.891/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[6][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.891/*        0.375/*         U12_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.891/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.891/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.891/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[5][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.424   16.893/*        0.376/*         U12_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.893/*        0.376/*         U10_SYS_CTRL/frame_flag_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.893/*        0.376/*         U10_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.893/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.894/*        0.376/*         U11_REG_FILE/\Rd_DATA_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.424   16.894/*        0.376/*         U12_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.894/*        0.376/*         U11_REG_FILE/\Rd_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.894/*        0.376/*         U11_REG_FILE/Rd_DATA_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.894/*        0.376/*         U11_REG_FILE/\Rd_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.894/*        0.376/*         U11_REG_FILE/\Rd_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.894/*        0.376/*         U11_REG_FILE/\Rd_DATA_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.894/*        0.375/*         U12_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.895/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.895/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.895/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.895/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.896/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.896/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.896/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.896/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.897/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.897/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][6] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.898/*        0.375/*         U12_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.898/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.898/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.898/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.898/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.898/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.898/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.899/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.899/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.899/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.899/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.900/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.901/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.901/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.901/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.901/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[1][4] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.425   16.902/*        0.375/*         U12_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.903/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.906/*        0.375/*         U11_REG_FILE/\Rd_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.906/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.907/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.907/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.908/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.908/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.908/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.908/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.908/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.908/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.908/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.909/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.424   16.909/*        0.376/*         U11_REG_FILE/\REG_FILE_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.909/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.909/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.910/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.910/*        0.375/*         U11_REG_FILE/\Rd_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.910/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.911/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.912/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.913/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.914/*        0.375/*         U11_REG_FILE/\Rd_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.425   16.918/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.390   */16.928        */0.410         U10_SYS_CTRL/\Address_seq_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.701   16.948/*        0.274/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	19.703   16.975/*        0.272/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.699   16.982/*        0.276/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.702   16.986/*        0.273/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.373   */16.986        */0.427         U10_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.988        */0.416         U10_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.703   16.989/*        0.272/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.704   16.993/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	19.704   16.996/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	19.705   16.996/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.705   16.999/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */17.118        */0.412         U11_REG_FILE/Rd_DATA_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.572   */17.135        */0.403         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.572   */17.136        */0.403         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.573   */17.141        */0.402         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	19.573   */17.141        */0.402         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.573   */17.143        */0.402         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.574   */17.146        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.574   */17.147        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	19.574   */17.147        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.745   17.204/*        0.055/*         U11_REG_FILE/\REG_FILE_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.742   17.209/*        0.058/*         U11_REG_FILE/\REG_FILE_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	19.401   */17.225        */0.399         U10_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.741   17.225/*        0.059/*         U11_REG_FILE/\REG_FILE_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	19.745   17.230/*        0.055/*         U11_REG_FILE/\REG_FILE_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	19.568   */17.620        */0.407         U3_FIFO/U4/\rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.704   17.637/*        0.271/*         U3_FIFO/U4/\rptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	19.565   */17.639        */0.410         U3_FIFO/U4/\rptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.550   */17.696        */0.425         U3_FIFO/U4/\raddr_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	19.519   17.705/*        0.281/*         U12_ALU/OUT_VALID_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.571   */17.746        */0.404         U3_FIFO/U4/\rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.571   */17.777        */0.404         U3_FIFO/U4/\raddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.681   17.792/*        0.295/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.658   17.819/*        0.317/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.683   17.837/*        0.292/*         U3_FIFO/U4/\raddr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.521   17.993/*        0.279/*         U10_SYS_CTRL/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	19.689   18.023/*        0.286/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.346   */18.027        */0.629         U3_FIFO/U1/\SYNC_reg_reg[3][1] /D    1
@(R)->DFTCLK(R)	19.585   18.046/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->DFTCLK(R)	19.585   18.046/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->DFTCLK(R)	19.585   18.047/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->DFTCLK(R)	19.579   18.047/*        0.396/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	19.588   18.049/*        0.387/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->DFTCLK(R)	19.585   18.049/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.386   */18.049        */0.414         U2_DATA_SYNC/\sync_bus_reg[0] /D    1
@(R)->DFTCLK(R)	19.585   18.049/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->DFTCLK(R)	19.579   18.050/*        0.396/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	19.585   18.051/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	19.585   18.052/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->DFTCLK(R)	19.585   18.054/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->DFTCLK(R)	19.585   18.055/*        0.390/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /RN    1
@(R)->DFTCLK(R)	19.585   18.055/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	19.585   18.056/*        0.390/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /RN    1
@(R)->DFTCLK(R)	19.596   18.057/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->DFTCLK(R)	19.596   18.057/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->DFTCLK(R)	19.585   18.057/*        0.390/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /RN    1
@(R)->DFTCLK(R)	19.596   18.057/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->DFTCLK(R)	19.596   18.061/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	19.596   18.062/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	19.585   18.063/*        0.390/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/RN    1
@(R)->DFTCLK(R)	19.596   18.064/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->DFTCLK(R)	19.596   18.064/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->DFTCLK(R)	19.585   18.066/*        0.390/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	19.596   18.066/*        0.379/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /RN    1
@(R)->DFTCLK(R)	19.596   18.066/*        0.379/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /RN    1
@(R)->DFTCLK(R)	19.596   18.066/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /RN    1
@(R)->DFTCLK(R)	19.596   18.066/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /RN    1
@(R)->DFTCLK(R)	19.596   18.066/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /RN    1
@(R)->DFTCLK(R)	19.596   18.067/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /RN    1
@(R)->DFTCLK(R)	19.596   18.067/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /RN    1
@(R)->DFTCLK(R)	19.596   18.067/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /RN    1
@(R)->DFTCLK(R)	19.596   18.067/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /RN    1
@(R)->DFTCLK(R)	19.596   18.067/*        0.379/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /RN    1
@(R)->DFTCLK(R)	19.596   18.075/*        0.379/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.390   */18.080        */0.410         U2_DATA_SYNC/\sync_bus_reg[1] /D    1
@(R)->DFTCLK(R)	19.596   18.083/*        0.379/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.391   */18.084        */0.409         U2_DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */18.084        */0.409         U2_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */18.085        */0.409         U2_DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.095        */0.407         U2_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.098        */0.407         U2_DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */18.101        */0.406         U2_DATA_SYNC/\sync_bus_reg[2] /D    1
@(R)->DFTCLK(R)	19.641   18.102/*        0.334/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	19.564   */18.107        */0.411         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.541   */18.168        */0.434         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.523   */18.194        */0.452         U2_DATA_SYNC/\sync_flops_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.422   18.200/*        0.378/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.201/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.201/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.202/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.202/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.202/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.202/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.203/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.203/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.203/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.203/*        0.377/*         U3_FIFO/U3/\wptr_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.204/*        0.377/*         U3_FIFO/U3/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.205/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.205/*        0.377/*         U3_FIFO/U3/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.205/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.205/*        0.377/*         U3_FIFO/U3/\waddr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.209/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.212/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.217/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.218/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.220/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /RN    1
DFTCLK(R)->DFTCLK(R)	19.545   */18.222        */0.431         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.549   */18.224        */0.426         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.423   18.232/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.237/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.242/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.244/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.247/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.249/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.254/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.254/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.254/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.257/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.260/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.261/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.714   18.264/*        0.086/*         U13_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	19.423   18.266/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.269/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.273/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.276/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.276/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.277/*        0.377/*         U11_REG_FILE/\REG_FILE_reg[9][4] /RN    1
DFTCLK(R)->DFTCLK(R)	19.314   */18.305        */0.661         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.324   */18.412        */0.651         U11_REG_FILE/\REG_FILE_reg[2][7] /SI    1
REF_CLK(R)->REF_CLK(R)	19.367   */18.457        */0.433         U2_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.281   */18.497        */0.694         U11_REG_FILE/\REG_FILE_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.557   18.511/*        0.418/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.570   18.543/*        0.405/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.382   */18.565        */0.593         U11_REG_FILE/\REG_FILE_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.391   */18.573        */0.584         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	19.741   18.577/*        0.059/*         U11_REG_FILE/\REG_FILE_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	19.306   */18.577        */0.669         U11_REG_FILE/\REG_FILE_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.345   */18.582        */0.630         U11_REG_FILE/\REG_FILE_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.465   */18.583        */0.510         U11_REG_FILE/\REG_FILE_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */18.587        */0.513         U4_PLSE_GEN1/prev_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.401   */18.598        */0.574         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.402   */18.602        */0.573         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.676   18.618/*        0.299/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.298   */18.634        */0.677         U11_REG_FILE/\REG_FILE_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.410   */18.634        */0.565         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.259   */18.642        */0.716         U11_REG_FILE/\REG_FILE_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.412   */18.655        */0.563         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.568   */18.675        */0.407         U3_FIFO/U1/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.425   */18.693        */0.550         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.570   */18.695        */0.405         U3_FIFO/U2/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.576   */18.696        */0.399         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.561   */18.708        */0.414         U3_FIFO/U1/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.565   */18.710        */0.410         U3_FIFO/U2/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.561   */18.711        */0.414         U3_FIFO/U1/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.563   */18.724        */0.412         U3_FIFO/U2/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.565   */18.737        */0.410         U3_FIFO/U2/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	19.327   */18.746        */0.648         U8_CLK_DIV_RX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.436   */18.751        */0.539         U2_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.411   */18.762        */0.564         U11_REG_FILE/\REG_FILE_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.689   18.764/*        0.286/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.411   */18.765        */0.564         U11_REG_FILE/\REG_FILE_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.437   */18.767        */0.538         U3_FIFO/U4/\raddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.414   */18.776        */0.561         U11_REG_FILE/\REG_FILE_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.397   */18.778        */0.578         U11_REG_FILE/\REG_FILE_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.426   */18.788        */0.549         U3_FIFO/U4/\raddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.334   */18.790        */0.641         U8_CLK_DIV_RX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.335   */18.791        */0.640         U11_REG_FILE/\REG_FILE_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.411   */18.792        */0.564         U11_REG_FILE/\REG_FILE_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.464   */18.792        */0.511         U10_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.420   */18.800        */0.555         U11_REG_FILE/\REG_FILE_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.404   */18.804        */0.571         U11_REG_FILE/\REG_FILE_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.282   */18.806        */0.518         U12_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.283   */18.810        */0.517         U12_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.283   */18.810        */0.517         U12_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.284   */18.814        */0.516         U12_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	19.423   */18.815        */0.552         U11_REG_FILE/\REG_FILE_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.330   */18.817        */0.645         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.285   */18.818        */0.515         U12_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.285   */18.819        */0.515         U12_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.285   */18.822        */0.515         U12_ALU/\ALU_OUT_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.471   */18.823        */0.504         U2_DATA_SYNC/\sync_bus_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.285   */18.824        */0.514         U12_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.286   */18.825        */0.514         U12_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.286   */18.825        */0.514         U12_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.286   */18.826        */0.514         U12_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.286   */18.826        */0.514         U12_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.286   */18.830        */0.514         U12_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.286   */18.831        */0.514         U12_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.467   */18.836        */0.508         U11_REG_FILE/\REG_FILE_reg[0][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.287   */18.837        */0.513         U12_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.288   */18.838        */0.512         U12_ALU/\ALU_OUT_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.429   */18.838        */0.546         U11_REG_FILE/\REG_FILE_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.451   */18.840        */0.524         U10_SYS_CTRL/\Address_seq_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.430   */18.840        */0.545         U11_REG_FILE/\REG_FILE_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.324   */18.840        */0.651         U6_CLK_DIV_TX/output_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.429   */18.848        */0.546         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.389   */18.849        */0.586         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.432   */18.851        */0.543         U11_REG_FILE/\REG_FILE_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.436   */18.854        */0.539         U11_REG_FILE/\REG_FILE_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.434   */18.869        */0.541         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.436   */18.869        */0.539         U11_REG_FILE/\REG_FILE_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.873        */0.514         U10_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.544   */18.874        */0.431         U3_FIFO/U1/\SYNC_reg_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */18.879        */0.416         U2_DATA_SYNC/enable_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.438   */18.881        */0.537         U11_REG_FILE/\REG_FILE_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.395   */18.885        */0.580         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
@(R)->DFTCLK(R)	19.595   18.887/*        0.380/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/RN    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.893        */0.516         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
@(R)->DFTCLK(R)	19.605   18.896/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->DFTCLK(R)	19.605   18.896/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	19.605   18.896/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	19.605   18.896/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	19.605   18.896/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	19.605   18.897/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->DFTCLK(R)	19.605   18.897/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	19.606   18.897/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	19.606   18.897/*        0.369/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /RN    1
@(R)->DFTCLK(R)	19.606   18.897/*        0.369/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /RN    1
@(R)->DFTCLK(R)	19.606   18.897/*        0.369/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/RN    1
@(R)->DFTCLK(R)	19.606   18.897/*        0.369/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /RN    1
@(R)->DFTCLK(R)	19.606   18.898/*        0.369/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /RN    1
@(R)->DFTCLK(R)	19.606   18.898/*        0.369/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /RN    1
@(R)->DFTCLK(R)	19.606   18.899/*        0.369/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	19.464   */18.902        */0.511         U3_FIFO/U3/\wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.319   */18.903        */0.656         U8_CLK_DIV_RX/output_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.411   */18.904        */0.564         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.391   */18.905        */0.584         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.526   */18.906        */0.449         U11_REG_FILE/\REG_FILE_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.464   */18.906        */0.511         U3_FIFO/U4/\rptr_reg_reg[2] /SI    1
@(R)->DFTCLK(R)	19.596   18.907/*        0.379/*         U3_FIFO/U4/\raddr_reg[1] /RN    1
@(R)->DFTCLK(R)	19.596   18.907/*        0.379/*         U3_FIFO/U4/\raddr_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	19.444   */18.909        */0.531         U3_FIFO/U3/\waddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.321   */18.914        */0.654         U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI    1
@(R)->DFTCLK(R)	19.606   18.916/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	19.606   18.917/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	19.606   18.917/*        0.369/*         U3_FIFO/U4/\raddr_reg[0] /RN    1
@(R)->DFTCLK(R)	19.606   18.917/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	19.606   18.917/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	19.606   18.917/*        0.369/*         U3_FIFO/U4/\rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	19.606   18.919/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /RN    1
DFTCLK(R)->DFTCLK(R)	19.464   */18.919        */0.511         U3_FIFO/U3/\waddr_reg[2] /SI    1
@(R)->DFTCLK(R)	19.606   18.919/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	19.606   18.920/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	19.606   18.920/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	19.606   18.921/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /RN    1
DFTCLK(R)->DFTCLK(R)	19.447   */18.923        */0.528         U3_FIFO/U4/\rptr_reg_reg[3] /SI    1
@(R)->DFTCLK(R)	19.606   18.924/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	19.606   18.924/*        0.369/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	19.606   18.924/*        0.369/*         U4_PLSE_GEN1/prev_flop_reg/RN    1
@(R)->DFTCLK(R)	19.606   18.924/*        0.369/*         U4_PLSE_GEN1/pulse_flop_reg/RN    1
@(R)->DFTCLK(R)	19.606   18.927/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	19.323   */18.929        */0.652         U8_CLK_DIV_RX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.443   */18.929        */0.532         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SI    1
@(R)->DFTCLK(R)	19.606   18.929/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	19.416   */18.930        */0.559         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.416   */18.931        */0.559         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
@(R)->DFTCLK(R)	19.606   18.931/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	19.449   */18.932        */0.526         U3_FIFO/U3/\wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.449   */18.933        */0.526         U3_FIFO/U3/\wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.420   */18.935        */0.555         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.403   */18.935        */0.572         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
@(R)->DFTCLK(R)	19.606   18.936/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN    1
DFTCLK(R)->DFTCLK(R)	19.450   */18.937        */0.525         U2_DATA_SYNC/enable_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.450   */18.938        */0.525         U3_FIFO/U4/\rptr_reg_reg[1] /SI    1
@(R)->DFTCLK(R)	19.606   18.939/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN    1
@(R)->DFTCLK(R)	19.606   18.939/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN    1
@(R)->DFTCLK(R)	19.606   18.939/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN    1
@(R)->DFTCLK(R)	19.606   18.939/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.943        */0.521         U11_REG_FILE/\REG_FILE_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.451   */18.944        */0.524         U11_REG_FILE/\REG_FILE_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.326   */18.945        */0.649         U6_CLK_DIV_TX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.326   */18.945        */0.649         U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.451   */18.946        */0.524         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.452   */18.948        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.435   */18.948        */0.540         U11_REG_FILE/\REG_FILE_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.452   */18.949        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.452   */18.950        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[2] /SI    1
@(R)->DFTCLK(R)	19.646   18.952/*        0.329/*         U8_CLK_DIV_RX/x_flag_reg/RN    1
DFTCLK(R)->DFTCLK(R)	19.420   */18.953        */0.555         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /SI    1
@(R)->DFTCLK(R)	19.646   18.954/*        0.329/*         U8_CLK_DIV_RX/output_clk_reg/RN    1
DFTCLK(R)->DFTCLK(R)	19.453   */18.954        */0.522         U6_CLK_DIV_TX/\cyc_counter_reg[5] /SI    1
@(R)->DFTCLK(R)	19.646   18.954/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	19.646   18.955/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	19.453   */18.957        */0.522         U10_SYS_CTRL/frame_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.453   */18.957        */0.522         U6_CLK_DIV_TX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.453   */18.958        */0.522         U2_DATA_SYNC/\sync_flops_reg[0] /SI    1
@(R)->DFTCLK(R)	19.646   18.958/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	19.646   18.958/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.959        */0.521         U2_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.959        */0.521         U10_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.960        */0.521         U11_REG_FILE/\REG_FILE_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.960        */0.521         U3_FIFO/U3/\wptr_reg_reg[0] /SI    1
@(R)->DFTCLK(R)	19.646   18.961/*        0.329/*         U6_CLK_DIV_TX/x_flag_reg/RN    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.961        */0.521         U2_DATA_SYNC/\sync_bus_reg[7] /SI    1
@(R)->DFTCLK(R)	19.646   18.962/*        0.329/*         U6_CLK_DIV_TX/output_clk_reg/RN    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.963        */0.521         U6_CLK_DIV_TX/\cyc_counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.963        */0.521         U11_REG_FILE/\REG_FILE_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.453   */18.963        */0.522         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.963        */0.521         U2_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.454   */18.963        */0.521         U11_REG_FILE/\REG_FILE_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.455   */18.964        */0.521         U11_REG_FILE/\REG_FILE_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.422   */18.965        */0.553         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.455   */18.965        */0.520         U2_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.539   */18.966        */0.436         U4_PLSE_GEN1/prev_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.455   */18.966        */0.520         U11_REG_FILE/\REG_FILE_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.455   */18.966        */0.520         U2_DATA_SYNC/\sync_bus_reg[6] /SI    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.967        */0.400         U3_FIFO/U2/\SYNC_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.967        */0.400         U3_FIFO/U2/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	19.455   */18.968        */0.520         U3_FIFO/U1/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.455   */18.968        */0.520         U6_CLK_DIV_TX/\cyc_counter_reg[7] /SI    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.969        */0.400         U2_DATA_SYNC/\sync_flops_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.969        */0.400         U3_FIFO/U2/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	19.455   */18.969        */0.520         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /SI    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.969        */0.400         U3_FIFO/U2/\SYNC_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.970        */0.400         U0_RST_SYNC1/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.456   */18.973        */0.519         U11_REG_FILE/\REG_FILE_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.456   */18.975        */0.519         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.976        */0.518         U11_REG_FILE/\REG_FILE_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.977        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.977        */0.518         U11_REG_FILE/\REG_FILE_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.978        */0.518         U11_REG_FILE/\REG_FILE_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.978        */0.518         U11_REG_FILE/Rd_DATA_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.978        */0.518         U11_REG_FILE/\REG_FILE_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.978        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.979        */0.518         U2_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.979        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.979        */0.518         U11_REG_FILE/\REG_FILE_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.468   */18.979        */0.507         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.980        */0.518         U11_REG_FILE/\REG_FILE_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.980        */0.518         U11_REG_FILE/\REG_FILE_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.980        */0.518         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.457   */18.980        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.981        */0.517         U11_REG_FILE/\REG_FILE_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.981        */0.517         U11_REG_FILE/\REG_FILE_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.982        */0.517         U11_REG_FILE/\REG_FILE_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.982        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.983        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.983        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.983        */0.517         U11_REG_FILE/\REG_FILE_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.983        */0.517         U11_REG_FILE/\REG_FILE_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.468   */18.983        */0.507         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.983        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.984        */0.517         U11_REG_FILE/\REG_FILE_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.984        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.984        */0.517         U11_REG_FILE/\REG_FILE_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.984        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.984        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.984        */0.517         U11_REG_FILE/\REG_FILE_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U11_REG_FILE/\REG_FILE_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U11_REG_FILE/\REG_FILE_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U11_REG_FILE/\Rd_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U11_REG_FILE/\Rd_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U11_REG_FILE/\REG_FILE_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.985        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.986        */0.517         U11_REG_FILE/\REG_FILE_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.986        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.986        */0.517         U11_REG_FILE/\REG_FILE_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.986        */0.517         U11_REG_FILE/\REG_FILE_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.987        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.987        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.987        */0.517         U11_REG_FILE/\REG_FILE_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.458   */18.987        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.987        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.987        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.468   */18.987        */0.507         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.987        */0.516         U11_REG_FILE/\REG_FILE_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.987        */0.516         U11_REG_FILE/\REG_FILE_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.987        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.987        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.988        */0.516         U11_REG_FILE/\REG_FILE_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.988        */0.516         U11_REG_FILE/\REG_FILE_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.988        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.988        */0.516         U11_REG_FILE/\REG_FILE_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.988        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.989        */0.516         U11_REG_FILE/\REG_FILE_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.989        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.989        */0.516         U11_REG_FILE/\REG_FILE_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.989        */0.516         U11_REG_FILE/\REG_FILE_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.990        */0.516         U11_REG_FILE/\REG_FILE_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.991        */0.516         U11_REG_FILE/\REG_FILE_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.991        */0.516         U11_REG_FILE/\REG_FILE_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.991        */0.516         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.991        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.991        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.991        */0.516         U11_REG_FILE/\REG_FILE_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.991        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.469   */18.992        */0.507         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.464   */18.992        */0.511         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.992        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.992        */0.516         U11_REG_FILE/\Rd_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.992        */0.516         U11_REG_FILE/\REG_FILE_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.459   */18.992        */0.516         U11_REG_FILE/\REG_FILE_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U11_REG_FILE/\REG_FILE_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U11_REG_FILE/\REG_FILE_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U11_REG_FILE/\REG_FILE_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U11_REG_FILE/\REG_FILE_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.993        */0.515         U3_FIFO/U2/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U3_FIFO/U3/\waddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U11_REG_FILE/\REG_FILE_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U3_FIFO/U2/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U11_REG_FILE/\Rd_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U11_REG_FILE/\REG_FILE_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.994        */0.515         U11_REG_FILE/\REG_FILE_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U11_REG_FILE/\REG_FILE_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U11_REG_FILE/\REG_FILE_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U11_REG_FILE/\Rd_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U11_REG_FILE/\REG_FILE_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U11_REG_FILE/\REG_FILE_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.995        */0.515         U11_REG_FILE/\REG_FILE_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.468   */18.995        */0.507         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.996        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.996        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.996        */0.515         U11_REG_FILE/\REG_FILE_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U11_REG_FILE/\REG_FILE_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U11_REG_FILE/\REG_FILE_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U11_REG_FILE/\REG_FILE_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U11_REG_FILE/\REG_FILE_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U3_FIFO/U1/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.997        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U11_REG_FILE/\REG_FILE_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U11_REG_FILE/\REG_FILE_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U11_REG_FILE/\REG_FILE_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U11_REG_FILE/\REG_FILE_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U11_REG_FILE/\REG_FILE_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U11_REG_FILE/\REG_FILE_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.460   */18.998        */0.515         U11_REG_FILE/\REG_FILE_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.469   */18.999        */0.506         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U11_REG_FILE/\REG_FILE_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U11_REG_FILE/\REG_FILE_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U11_REG_FILE/\Rd_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U11_REG_FILE/\REG_FILE_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U11_REG_FILE/\REG_FILE_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U3_FIFO/U2/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */18.999        */0.514         U11_REG_FILE/\REG_FILE_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U11_REG_FILE/\REG_FILE_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U10_SYS_CTRL/\Address_seq_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U11_REG_FILE/\REG_FILE_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U11_REG_FILE/\Rd_DATA_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U11_REG_FILE/\REG_FILE_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U11_REG_FILE/\REG_FILE_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.000        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.001        */0.514         U11_REG_FILE/\REG_FILE_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.001        */0.514         U11_REG_FILE/\REG_FILE_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.001        */0.514         U10_SYS_CTRL/\Address_seq_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.001        */0.514         U11_REG_FILE/\REG_FILE_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.002        */0.514         U11_REG_FILE/\REG_FILE_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.002        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.002        */0.514         U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.002        */0.514         U11_REG_FILE/\REG_FILE_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.002        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.003        */0.514         U11_REG_FILE/\REG_FILE_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.003        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.004        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.004        */0.514         U11_REG_FILE/\REG_FILE_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.004        */0.514         U11_REG_FILE/\REG_FILE_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.005        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.461   */19.005        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.006        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.006        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.006        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.006        */0.513         U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.006        */0.513         U11_REG_FILE/\REG_FILE_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.006        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.006        */0.513         U11_REG_FILE/\REG_FILE_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.007        */0.513         U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.007        */0.513         U11_REG_FILE/\REG_FILE_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.007        */0.513         U11_REG_FILE/\REG_FILE_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.007        */0.513         U10_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.008        */0.513         U1_RST_SYNC2/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.008        */0.513         U11_REG_FILE/\REG_FILE_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.008        */0.513         U11_REG_FILE/\REG_FILE_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.009        */0.513         U11_REG_FILE/\REG_FILE_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.010        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.010        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.010        */0.513         U11_REG_FILE/\Rd_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	19.462   */19.010        */0.513         U11_REG_FILE/\REG_FILE_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.463   */19.015        */0.512         U10_SYS_CTRL/\Address_seq_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	19.463   */19.017        */0.512         U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.464   */19.020        */0.511         U4_PLSE_GEN1/pulse_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.464   */19.020        */0.511         U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.464   */19.021        */0.511         U2_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	19.465   */19.031        */0.510         U1_RST_SYNC2/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.033        */0.509         U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.033        */0.509         U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.033        */0.509         U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.035        */0.509         U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.035        */0.509         U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.035        */0.509         U2_DATA_SYNC/\sync_flops_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.035        */0.509         U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.466   */19.036        */0.509         U0_RST_SYNC1/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.444   */19.037        */0.531         U3_FIFO/U4/\rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.414   */19.104        */0.561         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	19.415   */19.109        */0.560         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.418   */19.123        */0.557         U3_FIFO/U4/\raddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	19.573   */19.128        */0.403         U4_PLSE_GEN1/pulse_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	19.573   */19.129        */0.403         U3_FIFO/U1/\SYNC_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	19.397   */19.131        */0.578         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.574   */19.140        */0.401         U1_RST_SYNC2/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	19.575   */19.142        */0.400         U3_FIFO/U1/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	19.575   */19.144        */0.400         U3_FIFO/U1/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	19.454   */19.149        */0.521         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	19.425   */19.163        */0.550         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI    1
@(R)->DFTCLK(R)	19.925   19.217/*        0.050/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN    1
@(R)->REF_CLK(R)	19.487   19.251/*        0.313/*         U0_RST_SYNC1/\RST_REG_reg[1] /RN    1
@(R)->REF_CLK(R)	19.487   19.251/*        0.313/*         U0_RST_SYNC1/\RST_REG_reg[0] /RN    1
@(R)->DFTCLK(R)	19.662   19.410/*        0.313/*         U1_RST_SYNC2/\RST_REG_reg[1] /RN    1
@(R)->DFTCLK(R)	19.662   19.410/*        0.313/*         U1_RST_SYNC2/\RST_REG_reg[0] /RN    1
RX_CLK(R)->TX_CLK(R)	216.813  215.749/*       54.254/*        framing_error    1
RX_CLK(R)->TX_CLK(R)	216.813  215.755/*       54.254/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	8626.090 8624.968/*      54.254/*        UART_TX_O    1
