
*** Running vivado
    with args -log registers_min_max.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source registers_min_max.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source registers_min_max.tcl -notrace
Command: synth_design -top registers_min_max -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31126 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1401.582 ; gain = 85.805 ; free physical = 8960 ; free virtual = 21173
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'registers_min_max' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:16]
INFO: [Synth 8-3491] module 'registers' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/registers.vhd:5' bound to instance 'register0' of component 'registers' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:70]
INFO: [Synth 8-638] synthesizing module 'registers' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/registers.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'registers' (1#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/registers.vhd:13]
INFO: [Synth 8-3491] module 'registers' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/registers.vhd:5' bound to instance 'register1' of component 'registers' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:71]
INFO: [Synth 8-3491] module 'registers' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/registers.vhd:5' bound to instance 'register2' of component 'registers' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:72]
INFO: [Synth 8-3491] module 'registers' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/registers.vhd:5' bound to instance 'register3' of component 'registers' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:73]
INFO: [Synth 8-3491] module 'fbMUX' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/fbMUX.vhd:5' bound to instance 'mux' of component 'fbMUX' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:75]
INFO: [Synth 8-638] synthesizing module 'fbMUX' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/fbMUX.vhd:15]
INFO: [Synth 8-226] default block is never used [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/fbMUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fbMUX' (2#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/fbMUX.vhd:15]
INFO: [Synth 8-3491] module 'minMaxComb' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/minMaxComb.vhd:5' bound to instance 'Max_Min_comb_logic' of component 'minMaxComb' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:77]
INFO: [Synth 8-638] synthesizing module 'minMaxComb' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/minMaxComb.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'minMaxComb' (3#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/minMaxComb.vhd:15]
INFO: [Synth 8-3491] module 'max_reg' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/max_reg.vhd:6' bound to instance 'Max_led' of component 'max_reg' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:79]
INFO: [Synth 8-638] synthesizing module 'max_reg' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/max_reg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'max_reg' (4#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/max_reg.vhd:13]
INFO: [Synth 8-3491] module 'min_reg' declared at '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/min_reg.vhd:6' bound to instance 'Min_led' of component 'min_reg' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:80]
INFO: [Synth 8-638] synthesizing module 'min_reg' [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/min_reg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'min_reg' (5#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/min_reg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'registers_min_max' (6#1) [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/sources_1/imports/lab4/register_min_max.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.223 ; gain = 130.445 ; free physical = 8955 ; free virtual = 21168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.223 ; gain = 130.445 ; free physical = 8954 ; free virtual = 21168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.223 ; gain = 130.445 ; free physical = 8954 ; free virtual = 21168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/constrs_1/imports/lab4/constraint_lab4.xdc]
Finished Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/constrs_1/imports/lab4/constraint_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.srcs/constrs_1/imports/lab4/constraint_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/registers_min_max_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/registers_min_max_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1833.508 ; gain = 0.000 ; free physical = 8658 ; free virtual = 20871
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8764 ; free virtual = 20977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8764 ; free virtual = 20977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8766 ; free virtual = 20979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8757 ; free virtual = 20970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fbMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module minMaxComb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module max_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module min_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8744 ; free virtual = 20959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8640 ; free virtual = 20855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8640 ; free virtual = 20855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     6|
|3     |LUT4 |     6|
|4     |LUT5 |    14|
|5     |LUT6 |    22|
|6     |FDCE |    12|
|7     |FDPE |     4|
|8     |FDRE |     8|
|9     |IBUF |     8|
|10    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |    93|
|2     |  Max_led   |max_reg     |     4|
|3     |  Min_led   |min_reg     |     6|
|4     |  register0 |registers   |    17|
|5     |  register1 |registers_0 |    16|
|6     |  register2 |registers_1 |    14|
|7     |  register3 |registers_2 |    15|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8638 ; free virtual = 20853
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1833.508 ; gain = 130.445 ; free physical = 8693 ; free virtual = 20908
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1833.508 ; gain = 517.730 ; free physical = 8703 ; free virtual = 20918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1833.512 ; gain = 530.383 ; free physical = 8690 ; free virtual = 20904
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab4/Lab_4.1/Lab_4.1.runs/synth_1/registers_min_max.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file registers_min_max_utilization_synth.rpt -pb registers_min_max_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1857.531 ; gain = 0.000 ; free physical = 8691 ; free virtual = 20906
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 16:39:07 2023...
