arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	yosys_synth_time	max_yosys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_frac_chain_mem32K_40nm.xml	enet_core.v	common	9.59	vpr	70.73 MiB		-1	-1	2.21	43348	4	0.60	-1	-1	39332	-1	-1	54	39	4	0	success	v8.0.0-6868-g053f43db7	release IPO VTR_ASSERT_LEVEL=2	GNU 11.3.0 on Linux-5.15.0-52-generic x86_64	2023-01-06T09:14:13	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	72428	39	36	1019	982	3	520	133	14	14	196	memory	auto	32.9 MiB	0.93	2993	70.7 MiB	0.12	0.00	3.41331	-1583.6	-3.41331	1.5855	0.40	0.00117014	0.000955721	0.0578867	0.0484705	36	7581	49	9.20055e+06	5.10228e+06	447080.	2281.02	2.34	0.446162	0.387311	5507	17	2088	4746	548789	163550	3.84963	1.78453	-2082.19	-3.84963	0	0	553089.	2821.88	0.15	0.17	0.0875759	0.0802772	
k6_frac_N10_frac_chain_mem32K_40nm.xml	mmc_core.v	common	17.05	vpr	82.98 MiB		-1	-1	2.33	40700	5	1.66	-1	-1	42096	-1	-1	201	63	1	0	success	v8.0.0-6868-g053f43db7	release IPO VTR_ASSERT_LEVEL=2	GNU 11.3.0 on Linux-5.15.0-52-generic x86_64	2023-01-06T09:14:13	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	84972	63	187	2827	2715	1	1305	452	19	19	361	clb	auto	45.9 MiB	2.59	9187	83.0 MiB	1.19	0.01	5.24868	-3080.98	-5.24868	5.24868	0.87	0.00300532	0.00262185	0.408456	0.363345	50	16012	21	1.72706e+07	1.13807e+07	1.14591e+06	3174.27	4.56	1.31991	1.16808	14300	13	4051	10441	850572	183292	6.05354	6.05354	-3719.65	-6.05354	0	0	1.47376e+06	4082.44	0.45	0.32	0.19708	0.184624	
k6_frac_N10_frac_chain_mem32K_40nm.xml	soc_core.v	common	30.56	vpr	86.61 MiB		-1	-1	3.48	50304	5	1.91	-1	-1	43116	-1	-1	145	267	0	0	success	v8.0.0-6868-g053f43db7	release IPO VTR_ASSERT_LEVEL=2	GNU 11.3.0 on Linux-5.15.0-52-generic x86_64	2023-01-06T09:14:13	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	88688	267	432	3353	3611	1	1504	844	24	24	576	io	auto	49.5 MiB	2.74	14253	86.6 MiB	1.80	0.02	3.52094	-2737.11	-3.52094	3.52094	1.50	0.00582447	0.00534627	0.628207	0.57738	56	26096	23	2.98427e+07	7.81463e+06	2.08261e+06	3615.65	13.47	3.17367	2.92226	22816	15	6409	19062	965208	178607	4.18946	4.18946	-3270.89	-4.18946	0	0	2.65763e+06	4613.95	0.64	0.41	0.276789	0.262569	
k6_frac_N10_frac_chain_mem32K_40nm.xml	uriscv_core.v	common	26.31	vpr	87.16 MiB		-1	-1	3.31	58488	8	2.21	-1	-1	42276	-1	-1	184	135	1	3	success	v8.0.0-6868-g053f43db7	release IPO VTR_ASSERT_LEVEL=2	GNU 11.3.0 on Linux-5.15.0-52-generic x86_64	2023-01-06T09:14:13	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	89252	135	119	3267	2914	1	1633	442	18	18	324	clb	auto	50.1 MiB	4.17	15583	87.2 MiB	1.46	0.02	8.08204	-3450.36	-8.08204	8.08204	0.78	0.00435356	0.00391706	0.476292	0.422608	74	28876	38	1.57076e+07	1.16525e+07	1.47808e+06	4561.98	8.76	2.12923	1.88762	25257	23	7949	27914	4621540	954662	9.39523	9.39523	-4089.41	-9.39523	0	0	1.85554e+06	5726.98	0.44	1.07	0.34628	0.313968	
k6_frac_N10_frac_chain_mem32K_40nm.xml	usb_uart_core.v	common	13.48	vpr	76.08 MiB		-1	-1	3.20	43924	6	0.96	-1	-1	39564	-1	-1	92	13	2	0	success	v8.0.0-6868-g053f43db7	release IPO VTR_ASSERT_LEVEL=2	GNU 11.3.0 on Linux-5.15.0-52-generic x86_64	2023-01-06T09:14:13	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	77904	13	10	1842	1699	1	846	117	14	14	196	clb	auto	38.5 MiB	2.22	5298	76.1 MiB	0.20	0.00	4.21414	-1715.21	-4.21414	4.21414	0.41	0.00171504	0.00146794	0.0939041	0.082081	42	10133	42	9.20055e+06	6.05425e+06	506340.	2583.37	3.31	0.856305	0.74289	8334	14	3203	8839	480151	116885	4.74296	4.74296	-2017.84	-4.74296	0	0	635007.	3239.83	0.17	0.20	0.136051	0.127435	
