

================================================================
== Vitis HLS Report for 'load_params_func_Pipeline_VITIS_LOOP_40_5'
================================================================
* Date:           Fri Jul 18 13:04:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       98|       98|  0.980 us|  0.980 us|   97|   97|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_5  |       96|       96|         3|          3|          4|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     53|    -|
|Register         |        -|    -|      31|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      31|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_94_p2   |         +|   0|  0|   6|           6|           1|
    |icmp_ln40_fu_88_p2  |      icmp|   0|  0|   7|           6|           7|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  13|          12|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_oc_1  |   9|          2|    6|         12|
    |gmem7_blk_n_R          |   9|          2|    1|          2|
    |oc_fu_48               |   9|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  53|         12|   15|         32|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |gmem7_addr_read_reg_139  |  16|   0|   16|          0|
    |oc_fu_48                 |   6|   0|    6|          0|
    |trunc_ln42_reg_134       |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_params_func_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_params_func_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_params_func_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_params_func_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_params_func_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_params_func_Pipeline_VITIS_LOOP_40_5|  return value|
|m_axi_gmem7_0_AWVALID   |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWREADY   |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWADDR    |  out|   32|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWID      |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWLEN     |  out|   32|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWSIZE    |  out|    3|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWBURST   |  out|    2|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWLOCK    |  out|    2|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWCACHE   |  out|    4|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWPROT    |  out|    3|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWQOS     |  out|    4|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWREGION  |  out|    4|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_AWUSER    |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_WVALID    |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_WREADY    |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_WDATA     |  out|   16|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_WSTRB     |  out|    2|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_WLAST     |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_WID       |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_WUSER     |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARVALID   |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARREADY   |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARADDR    |  out|   32|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARID      |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARLEN     |  out|   32|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARSIZE    |  out|    3|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARBURST   |  out|    2|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARLOCK    |  out|    2|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARCACHE   |  out|    4|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARPROT    |  out|    3|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARQOS     |  out|    4|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARREGION  |  out|    4|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_ARUSER    |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RVALID    |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RREADY    |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RDATA     |   in|   16|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RLAST     |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RID       |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RFIFONUM  |   in|   11|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RUSER     |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_RRESP     |   in|    2|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_BVALID    |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_BREADY    |  out|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_BRESP     |   in|    2|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_BID       |   in|    1|       m_axi|                                      gmem7|       pointer|
|m_axi_gmem7_0_BUSER     |   in|    1|       m_axi|                                      gmem7|       pointer|
|sext_ln40               |   in|   31|     ap_none|                                  sext_ln40|        scalar|
|local_bias_address0     |  out|    5|   ap_memory|                                 local_bias|         array|
|local_bias_ce0          |  out|    1|   ap_memory|                                 local_bias|         array|
|local_bias_we0          |  out|    1|   ap_memory|                                 local_bias|         array|
|local_bias_d0           |  out|   16|   ap_memory|                                 local_bias|         array|
+------------------------+-----+-----+------------+-------------------------------------------+--------------+

