
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035290                       # Number of seconds simulated
sim_ticks                                 35290353048                       # Number of ticks simulated
final_tick                               563338813719                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263981                       # Simulator instruction rate (inst/s)
host_op_rate                                   341758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2894773                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912460                       # Number of bytes of host memory used
host_seconds                                 12191.06                       # Real time elapsed on the host
sim_insts                                  3218210476                       # Number of instructions simulated
sim_ops                                    4166398132                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1881344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       460544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2926464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1014528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1014528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14698                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3598                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22863                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7926                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7926                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16401536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53310433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13050139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82925325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58033                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             163217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28748026                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28748026                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28748026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16401536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53310433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13050139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              111673351                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31100314                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25353748                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075813                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13094765                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12152990                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350355                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91978                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31105499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170866608                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31100314                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15503345                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37956398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11039051                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5160746                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15352782                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83160332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45203934     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509183      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4706085      5.66%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4658663      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908441      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2299622      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447053      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361957      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18065394     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83160332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367489                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019004                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32433940                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5100822                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463341                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224821                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8937400                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261996                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205029311                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8937400                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34789325                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         991793                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       877695                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34287460                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3276651                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197729557                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362576                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1003406                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277600057                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922505607                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922505607                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105895488                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35201                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9123441                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18300406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117616                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2972213                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186390122                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148468059                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291426                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63026493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192797654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83160332                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785323                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28383936     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18168306     21.85%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11848745     14.25%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7856272      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8289485      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3996145      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3163826      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717110      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       736507      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83160332                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924763     72.35%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177552     13.89%     86.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175829     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124185040     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994919      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14349260      9.66%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7921934      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148468059                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754337                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278144                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381666020                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249450750                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145068794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149746203                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466030                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7106971                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2065                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258551                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8937400                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         507556                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88741                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186423940                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18300406                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349593                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453367                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146488028                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13693594                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980031                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422398                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773694                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728804                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730941                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145109991                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145068794                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92469413                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265372848                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714171                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63294959                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100934                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74222932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658913                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28019704     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20862297     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8670895     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322739      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4304448      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1731040      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1737727      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934898      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3639184      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74222932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3639184                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257008123                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381791971                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1468813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846291                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846291                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181626                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181626                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658049547                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201493850                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188328671                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30070217                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26292430                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1904087                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15047861                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14466345                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2161762                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60053                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35455880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167319394                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30070217                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16628107                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34453695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9350229                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4275191                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17478650                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       755611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81620103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.359722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47166408     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1706475      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3134352      3.84%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2928872      3.59%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4827666      5.91%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5017134      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1188294      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          894326      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14756576     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81620103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355318                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977090                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36575763                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4139269                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33342133                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       133140                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7429790                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3267795                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5523                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187187392                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1632                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7429790                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38111931                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1566929                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       455944                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31924999                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2130502                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182264185                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        727460                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       861129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    241931463                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    829637308                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    829637308                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    157543483                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        84387963                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21509                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10508                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5698056                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28067554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6100402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        99706                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1740192                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172525857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145668357                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194718                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     51697932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    141906079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81620103                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842381                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28363247     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15294373     18.74%     53.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13089086     16.04%     69.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8121929      9.95%     79.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8536599     10.46%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5006759      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2214344      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       586358      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       407408      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81620103                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         571600     66.08%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        185089     21.40%     87.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108292     12.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114224206     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1147382      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10491      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25088834     17.22%     96.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5197444      3.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145668357                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721255                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             864981                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374016516                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224245226                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140921054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146533338                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       356048                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8016554                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1493582                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7429790                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         941624                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61878                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172546863                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       202853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28067554                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6100402                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10508                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32032                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1014692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1120577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2135269                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142950214                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24114686                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2718143                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29182668                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21604275                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5067982                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689137                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141078528                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140921054                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86575998                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        211266529                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665160                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409795                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105837397                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120228894                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52318659                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        20984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1909095                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74190313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620547                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34188791     46.08%     46.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15706097     21.17%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8794919     11.85%     79.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2978352      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2848672      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1175051      1.58%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3167941      4.27%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923606      1.24%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4406884      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74190313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105837397                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120228894                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              24657820                       # Number of memory references committed
system.switch_cpus1.commit.loads             20051000                       # Number of loads committed
system.switch_cpus1.commit.membars              10492                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18826428                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104954330                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1625429                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4406884                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           242330982                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          352531198                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3009042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105837397                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120228894                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105837397                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799615                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799615                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250602                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250602                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661314019                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184656749                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192997093                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         20984                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31768922                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25920011                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2116409                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13350340                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12525117                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3284459                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93196                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32895318                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172557853                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31768922                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15809576                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37415945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11051699                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5118445                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16011782                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       809588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84347525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46931580     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3055166      3.62%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4606702      5.46%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3185110      3.78%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2242263      2.66%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2184900      2.59%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1312517      1.56%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2816122      3.34%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18013165     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84347525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375390                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038988                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33835842                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5347734                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35724394                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       522008                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8917545                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5351813                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          481                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206671522                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8917545                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35717027                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         494254                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2124398                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34327237                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2767057                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200540712                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1161612                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       939334                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    281205690                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933507912                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933507912                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173264927                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107940695                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36125                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17277                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8211955                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18401925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9417010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111838                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2961453                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186950517                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149350743                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       296645                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62304840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190659749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84347525                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770659                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916073                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30272013     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16786710     19.90%     55.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12252956     14.53%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8078832      9.58%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8112661      9.62%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3932204      4.66%     94.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3466359      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       654513      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       791277      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84347525                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         814291     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163294     14.25%     85.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168522     14.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124931887     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1886542      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17213      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14671441      9.82%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7843660      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149350743                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764767                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1146107                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007674                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384491760                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249290218                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145234196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150496850                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470517                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7143039                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          374                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2257226                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8917545                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         254412                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48980                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186985012                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       640524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18401925                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9417010                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17275                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          374                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1285617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1156620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2442237                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146617425                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13717092                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2733315                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21371451                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20848171                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7654359                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732470                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145296296                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145234196                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94105579                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267368429                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716125                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351970                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100741774                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124178864                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62806296                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2133476                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75429980                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173994                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28959988     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21550319     28.57%     66.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8139245     10.79%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4559952      6.05%     83.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3867117      5.13%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1726105      2.29%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1659383      2.20%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1128060      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3839811      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75429980                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100741774                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124178864                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18418661                       # Number of memory references committed
system.switch_cpus2.commit.loads             11258880                       # Number of loads committed
system.switch_cpus2.commit.membars              17214                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18017099                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111792946                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2568415                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3839811                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258575329                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          382893618                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 281620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100741774                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124178864                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100741774                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840060                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840060                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190391                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190391                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       658478255                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201992394                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189970608                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34428                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370971                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.765334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702517                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.114781                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7787.417368                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207433                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760490                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34334                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34334                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34334                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34334                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34334                       # number of overall hits
system.l20.overall_hits::total                  34334                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    590181802                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      592474616                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    590181802                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       592474616                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    590181802                       # number of overall miss cycles
system.l20.overall_miss_latency::total      592474616                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38856                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38870                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38856                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38870                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38856                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38870                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116378                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116697                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116697                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116697                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130513.445820                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130616.097002                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130513.445820                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130616.097002                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130513.445820                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130616.097002                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    547620185                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    549780147                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    547620185                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    549780147                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    547620185                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    549780147                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116697                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116697                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116697                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121101.323529                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121203.736111                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121101.323529                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121203.736111                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121101.323529                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121203.736111                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14713                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          191201                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24953                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.662445                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          236.673578                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.858257                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5660.803787                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4335.664378                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023113                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000670                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.552813                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.423405                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37789                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37789                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10141                       # number of Writeback hits
system.l21.Writeback_hits::total                10141                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37789                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37789                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37789                       # number of overall hits
system.l21.overall_hits::total                  37789                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14698                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14713                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14698                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14713                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14698                       # number of overall misses
system.l21.overall_misses::total                14713                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2382852                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1774557857                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1776940709                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2382852                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1774557857                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1776940709                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2382852                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1774557857                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1776940709                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52487                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52502                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10141                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10141                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52487                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52502                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52487                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52502                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280031                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280237                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280031                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280237                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280031                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280237                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 158856.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120734.648047                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120773.513831                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 158856.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120734.648047                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120773.513831                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 158856.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120734.648047                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120773.513831                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2306                       # number of writebacks
system.l21.writebacks::total                     2306                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14698                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14713                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14698                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14713                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14698                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14713                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2242515                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1636008599                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1638251114                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2242515                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1636008599                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1638251114                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2242515                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1636008599                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1638251114                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280031                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280237                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280031                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280237                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280031                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280237                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       149501                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111308.245952                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111347.183715                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       149501                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111308.245952                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111347.183715                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       149501                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111308.245952                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111347.183715                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3614                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          334471                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15902                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.033266                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.262755                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.995996                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1717.943879                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.537560                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9856.259810                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056418                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.139807                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000369                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.802104                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29693                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29693                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9755                       # number of Writeback hits
system.l22.Writeback_hits::total                 9755                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29693                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29693                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29693                       # number of overall hits
system.l22.overall_hits::total                  29693                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3598                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3614                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3598                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3614                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3598                       # number of overall misses
system.l22.overall_misses::total                 3614                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2227974                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    454724358                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      456952332                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2227974                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    454724358                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       456952332                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2227974                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    454724358                       # number of overall miss cycles
system.l22.overall_miss_latency::total      456952332                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33291                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33307                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9755                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9755                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33291                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33307                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33291                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33307                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.108077                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108506                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108077                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108506                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108077                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108506                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139248.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 126382.534186                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 126439.494189                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139248.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 126382.534186                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 126439.494189                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139248.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 126382.534186                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 126439.494189                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2373                       # number of writebacks
system.l22.writebacks::total                     2373                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3598                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3614                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3598                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3614                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3598                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3614                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2078604                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    420838945                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    422917549                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2078604                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    420838945                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    422917549                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2078604                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    420838945                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    422917549                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.108077                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108506                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108077                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108506                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108077                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108506                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129912.750000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116964.687326                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 117022.011345                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 129912.750000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 116964.687326                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 117022.011345                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 129912.750000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 116964.687326                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 117022.011345                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996351                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015360415                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193003.056156                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996351                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15352766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15352766                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15352766                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15352766                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15352766                       # number of overall hits
system.cpu0.icache.overall_hits::total       15352766                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15352782                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15352782                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15352782                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15352782                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15352782                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15352782                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169185779                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.674448                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.598821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.401179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904683                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095317                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10443902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10443902                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17501679                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17501679                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17501679                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17501679                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100462                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100462                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100462                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100462                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100462                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100462                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4552962435                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4552962435                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4552962435                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4552962435                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4552962435                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4552962435                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10544364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10544364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17602141                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17602141                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17602141                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17602141                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009528                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45320.244819                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45320.244819                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45320.244819                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45320.244819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45320.244819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45320.244819                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61606                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61606                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    815931771                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    815931771                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    815931771                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    815931771                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    815931771                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    815931771                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20998.861720                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20998.861720                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20998.861720                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20998.861720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20998.861720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20998.861720                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996566                       # Cycle average of tags in use
system.cpu1.icache.total_refs               925748170                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708022.453875                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996566                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17478629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17478629                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17478629                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17478629                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17478629                       # number of overall hits
system.cpu1.icache.overall_hits::total       17478629                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3142593                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3142593                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3142593                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3142593                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3142593                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3142593                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17478650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17478650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17478650                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17478650                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17478650                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17478650                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149647.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149647.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149647.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149647.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149647.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149647.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2397852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2397852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2397852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2397852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2397852                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2397852                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159856.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159856.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159856.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159856.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159856.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159856.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52487                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               230863644                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52743                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4377.142825                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.130572                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.869428                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.832541                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.167459                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     21896011                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21896011                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4585819                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4585819                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10506                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10506                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10492                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10492                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26481830                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26481830                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26481830                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26481830                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166416                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166416                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166416                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166416                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166416                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166416                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12426599425                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12426599425                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12426599425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12426599425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12426599425                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12426599425                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22062427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22062427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4585819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4585819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10492                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10492                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     26648246                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     26648246                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     26648246                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     26648246                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007543                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006245                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006245                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006245                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006245                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74671.903092                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74671.903092                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74671.903092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74671.903092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74671.903092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74671.903092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10141                       # number of writebacks
system.cpu1.dcache.writebacks::total            10141                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113929                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113929                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113929                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113929                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52487                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52487                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52487                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2049308637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2049308637                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2049308637                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2049308637                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2049308637                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2049308637                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39044.118296                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39044.118296                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39044.118296                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39044.118296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39044.118296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39044.118296                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995992                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019413288                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206522.268398                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995992                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025635                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16011762                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16011762                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16011762                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16011762                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16011762                       # number of overall hits
system.cpu2.icache.overall_hits::total       16011762                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2879250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2879250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2879250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2879250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2879250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2879250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16011782                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16011782                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16011782                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16011782                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16011782                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16011782                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 143962.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 143962.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 143962.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 143962.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 143962.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 143962.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2245106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2245106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2245106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2245106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2245106                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2245106                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140319.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140319.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140319.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140319.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140319.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140319.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33291                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164288907                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33547                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4897.275673                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.712620                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.287380                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901221                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098779                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10438620                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10438620                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7125353                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7125353                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17248                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17248                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17214                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17563973                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17563973                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17563973                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17563973                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        67061                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        67061                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        67061                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67061                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        67061                       # number of overall misses
system.cpu2.dcache.overall_misses::total        67061                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2171679017                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2171679017                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2171679017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2171679017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2171679017                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2171679017                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10505681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10505681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7125353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7125353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17631034                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17631034                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17631034                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17631034                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006383                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006383                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003804                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003804                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003804                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003804                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32383.636048                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32383.636048                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32383.636048                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32383.636048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32383.636048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32383.636048                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9755                       # number of writebacks
system.cpu2.dcache.writebacks::total             9755                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        33770                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        33770                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        33770                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        33770                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        33770                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        33770                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33291                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33291                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33291                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33291                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33291                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33291                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    689206164                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    689206164                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    689206164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    689206164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    689206164                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    689206164                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20702.477066                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20702.477066                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20702.477066                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20702.477066                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20702.477066                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20702.477066                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
