# Compiled object files and libraries
*.o
*.ko
*.obj
*.elf
*.ilk
*.map
*.exp
*.lib
*.a
*.so
*.dylib
*.dll

# Verilog/VHDL synthesis and simulation tool generated files
*.vcd
*.out
*.log
*.jou
*.str
*.svf
*.tcl
*.wdb
*.wcfg
*.sdf
*.xml
*.mr
*.prj
*.xrf
*.xpr
*.lxt
*.vpd
*.wlf

# FPGA build tool generated files
*.bit
*.bin
*.rbt
*.mcs
*.ngc
*.ngd
*.ncd
*.ptwx
*.bgn
*.vcd
*.syr
*.xpi
*.pkl
*.mem
*.log
*.twr
*.xml
*.rpt
*.ucf
*.xdc
*.htm
*.html
*.txt
*.xwbt

# Xilinx ISE and Vivado generated files
*.ise
*.xise
*.xise, *.xise~, *.xise.jou
*.xise.win
*.xise.win.bak
*.xise.jou
*.log
*.jou
*.str
*.drc
*.rtd
*.xrpt
*.xwbt
*.xpr
*.rpt
*.data
*.cache
*.hw
*.runs
*.sim
*.ip_user_files
*.ipdefs
*.xdc
*.hwdef
*.bd

# Quartus generated files
db/
incremental_db/
.qws
.cdb
.sopcinfo
.bsf
.qsf
.qpf
.smsg
.done
.pin
.rbf
.sof
.jdi
.qip
.qsys
.tcl

# ModelSim generated files
work/
transcript
vsim.wlf
vish_stacktrace.vstf

# General IDE/project files
*.swp
*.bak
*.backup
*~
*.tmp
*.temp
.idea/
.vscode/
.project
.cproject
.ipch/
*.class
*.pyc
*.pyo
*.idx
*.plx
*.history
*.dep
*.d
*.lst
*.objdump
*.srec
*.user

