{"vcs1":{"timestamp_begin":1740919738.744500594, "rt":4.54, "ut":4.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1740919743.363000608, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1740919743.611728156, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740919738.439025865}
{"VCS_COMP_START_TIME": 1740919738.439025865}
{"VCS_COMP_END_TIME": 1740919743.954949673}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 346264}}
{"vcselab": {"peak_mem": 158220}}
