[2025-09-17 08:20:53] START suite=qualcomm_srv trace=srv468_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv468_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2789917 heartbeat IPC: 3.584 cumulative IPC: 3.584 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5260219 heartbeat IPC: 4.048 cumulative IPC: 3.802 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5260219 cumulative IPC: 3.802 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5260219 cumulative IPC: 3.802 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14612477 heartbeat IPC: 1.069 cumulative IPC: 1.069 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24126430 heartbeat IPC: 1.051 cumulative IPC: 1.06 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33683643 heartbeat IPC: 1.046 cumulative IPC: 1.055 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 43369774 heartbeat IPC: 1.032 cumulative IPC: 1.05 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 52967823 heartbeat IPC: 1.042 cumulative IPC: 1.048 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 62296606 heartbeat IPC: 1.072 cumulative IPC: 1.052 (Simulation time: 00 hr 08 min 42 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 71856627 heartbeat IPC: 1.046 cumulative IPC: 1.051 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 81145851 heartbeat IPC: 1.077 cumulative IPC: 1.054 (Simulation time: 00 hr 11 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv468_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 90840851 heartbeat IPC: 1.031 cumulative IPC: 1.052 (Simulation time: 00 hr 12 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 95330791 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 43 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 95330791 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv468_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.049 instructions: 100000000 cycles: 95330791
CPU 0 Branch Prediction Accuracy: 94.26% MPKI: 10.3 Average ROB Occupancy at Mispredict: 41.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1322
BRANCH_INDIRECT: 0.1838
BRANCH_CONDITIONAL: 9.421
BRANCH_DIRECT_CALL: 0.2402
BRANCH_INDIRECT_CALL: 0.07641
BRANCH_RETURN: 0.2496


====Backend Stall Breakdown====
ROB_STALL: 1828503
LQ_STALL: 0
SQ_STALL: 267627


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 179.5692
REPLAY_LOAD: 73.87691
NON_REPLAY_LOAD: 14.351268

== Total ==
ADDR_TRANS: 437251
REPLAY_LOAD: 265883
NON_REPLAY_LOAD: 1125369

== Counts ==
ADDR_TRANS: 2435
REPLAY_LOAD: 3599
NON_REPLAY_LOAD: 78416

cpu0->cpu0_STLB TOTAL        ACCESS:    1650014 HIT:    1488566 MISS:     161448 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1650014 HIT:    1488566 MISS:     161448 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4718395 HIT:    2846383 MISS:    1872012 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3678450 HIT:    2183906 MISS:    1494544 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     172880 HIT:      84084 MISS:      88796 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     530154 HIT:     527551 MISS:       2603 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     336911 HIT:      50842 MISS:     286069 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.94 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14378567 HIT:   10802959 MISS:    3575608 MSHR_MERGE:    1015985
cpu0->cpu0_L1I LOAD         ACCESS:   14378567 HIT:   10802959 MISS:    3575608 MSHR_MERGE:    1015985
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24802619 HIT:   22510781 MISS:    2291838 MSHR_MERGE:     663213
cpu0->cpu0_L1D LOAD         ACCESS:   14478690 HIT:   12964081 MISS:    1514609 MSHR_MERGE:     395779
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9953290 HIT:    9516197 MISS:     437093 MSHR_MERGE:     264209
cpu0->cpu0_L1D TRANSLATION  ACCESS:     370639 HIT:      30503 MISS:     340136 MSHR_MERGE:       3225
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 36.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11800899 HIT:   10991527 MISS:     809372 MSHR_MERGE:     428063
cpu0->cpu0_ITLB LOAD         ACCESS:   11800899 HIT:   10991527 MISS:     809372 MSHR_MERGE:     428063
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.53 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23314739 HIT:   21625080 MISS:    1689659 MSHR_MERGE:     420954
cpu0->cpu0_DTLB LOAD         ACCESS:   23314739 HIT:   21625080 MISS:    1689659 MSHR_MERGE:     420954
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.36 cycles
cpu0->LLC TOTAL        ACCESS:    2148361 HIT:    1952869 MISS:     195492 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1494543 HIT:    1360349 MISS:     134194 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      88796 HIT:      64669 MISS:      24127 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     278953 HIT:     278680 MISS:        273 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     286069 HIT:     249171 MISS:      36898 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.81 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4137
  ROW_BUFFER_MISS:     191080
  AVG DBUS CONGESTED CYCLE: 7.302
Channel 0 WQ ROW_BUFFER_HIT:      16540
  ROW_BUFFER_MISS:      92484
  FULL:          0
Channel 0 REFRESHES ISSUED:       7944

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       942442       271720       137979         5954
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          374         7578        38492         7104
  STLB miss resolved @ L2C                0         1155        14003        37051         3490
  STLB miss resolved @ LLC                0          982        28092       132375        14151
  STLB miss resolved @ MEM                0          164         3602        16974        22456

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             102228        16949       357527       128134         2034
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          135         2088        11239          524
  STLB miss resolved @ L2C                0          123         5179        15372          214
  STLB miss resolved @ LLC                0          234        13160        86831         1044
  STLB miss resolved @ MEM                0           33         1692         7174         2094
[2025-09-17 08:34:36] END   suite=qualcomm_srv trace=srv468_ap (rc=0)
