{
  "module_name": "rseq-arm.h",
  "hash_id": "346c6b8c13e61053bb7e1f6dd6385bb0d2ace260eac1e24d90a6324af189561f",
  "original_prompt": "Ingested from linux-6.6.14/tools/testing/selftests/rseq/rseq-arm.h",
  "human_readable_source": " \n \n\n \n\n#ifdef __ARMEB__\n#define RSEQ_SIG    0xf3def5e7       \n#else\n#define RSEQ_SIG    0xe7f5def3       \n#endif\n\n#define rseq_smp_mb()\t__asm__ __volatile__ (\"dmb\" ::: \"memory\", \"cc\")\n#define rseq_smp_rmb()\t__asm__ __volatile__ (\"dmb\" ::: \"memory\", \"cc\")\n#define rseq_smp_wmb()\t__asm__ __volatile__ (\"dmb\" ::: \"memory\", \"cc\")\n\n#define rseq_smp_load_acquire(p)\t\t\t\t\t\\\n__extension__ ({\t\t\t\t\t\t\t\\\n\trseq_unqual_scalar_typeof(*(p)) ____p1 = RSEQ_READ_ONCE(*(p));\t\\\n\trseq_smp_mb();\t\t\t\t\t\t\t\\\n\t____p1;\t\t\t\t\t\t\t\t\\\n})\n\n#define rseq_smp_acquire__after_ctrl_dep()\trseq_smp_rmb()\n\n#define rseq_smp_store_release(p, v)\t\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\trseq_smp_mb();\t\t\t\t\t\t\t\\\n\tRSEQ_WRITE_ONCE(*(p), v);\t\t\t\t\t\\\n} while (0)\n\n#define __RSEQ_ASM_DEFINE_TABLE(label, version, flags, start_ip,\t\\\n\t\t\t\tpost_commit_offset, abort_ip)\t\t\\\n\t\t\".pushsection __rseq_cs, \\\"aw\\\"\\n\\t\"\t\t\t\\\n\t\t\".balign 32\\n\\t\"\t\t\t\t\t\\\n\t\t__rseq_str(label) \":\\n\\t\"\t\t\t\t\t\\\n\t\t\".word \" __rseq_str(version) \", \" __rseq_str(flags) \"\\n\\t\" \\\n\t\t\".word \" __rseq_str(start_ip) \", 0x0, \" __rseq_str(post_commit_offset) \", 0x0, \" __rseq_str(abort_ip) \", 0x0\\n\\t\" \\\n\t\t\".popsection\\n\\t\"\t\t\t\t\t\\\n\t\t\".pushsection __rseq_cs_ptr_array, \\\"aw\\\"\\n\\t\"\t\t\\\n\t\t\".word \" __rseq_str(label) \"b, 0x0\\n\\t\"\t\t\t\\\n\t\t\".popsection\\n\\t\"\n\n#define RSEQ_ASM_DEFINE_TABLE(label, start_ip, post_commit_ip, abort_ip) \\\n\t__RSEQ_ASM_DEFINE_TABLE(label, 0x0, 0x0, start_ip,\t\t\\\n\t\t\t\t(post_commit_ip - start_ip), abort_ip)\n\n \n#define RSEQ_ASM_DEFINE_EXIT_POINT(start_ip, exit_ip)\t\t\t\\\n\t\t\".pushsection __rseq_exit_point_array, \\\"aw\\\"\\n\\t\"\t\\\n\t\t\".word \" __rseq_str(start_ip) \", 0x0, \" __rseq_str(exit_ip) \", 0x0\\n\\t\" \\\n\t\t\".popsection\\n\\t\"\n\n#define RSEQ_ASM_STORE_RSEQ_CS(label, cs_label, rseq_cs)\t\t\\\n\t\tRSEQ_INJECT_ASM(1)\t\t\t\t\t\\\n\t\t\"adr r0, \" __rseq_str(cs_label) \"\\n\\t\"\t\t\t\\\n\t\t\"str r0, %[\" __rseq_str(rseq_cs) \"]\\n\\t\"\t\t\\\n\t\t__rseq_str(label) \":\\n\\t\"\n\n#define RSEQ_ASM_CMP_CPU_ID(cpu_id, current_cpu_id, label)\t\t\\\n\t\tRSEQ_INJECT_ASM(2)\t\t\t\t\t\\\n\t\t\"ldr r0, %[\" __rseq_str(current_cpu_id) \"]\\n\\t\"\t\\\n\t\t\"cmp %[\" __rseq_str(cpu_id) \"], r0\\n\\t\"\t\t\\\n\t\t\"bne \" __rseq_str(label) \"\\n\\t\"\n\n#define __RSEQ_ASM_DEFINE_ABORT(table_label, label, teardown,\t\t\\\n\t\t\t\tabort_label, version, flags,\t\t\\\n\t\t\t\tstart_ip, post_commit_offset, abort_ip)\t\\\n\t\t\".balign 32\\n\\t\"\t\t\t\t\t\\\n\t\t__rseq_str(table_label) \":\\n\\t\"\t\t\t\t\\\n\t\t\".word \" __rseq_str(version) \", \" __rseq_str(flags) \"\\n\\t\" \\\n\t\t\".word \" __rseq_str(start_ip) \", 0x0, \" __rseq_str(post_commit_offset) \", 0x0, \" __rseq_str(abort_ip) \", 0x0\\n\\t\" \\\n\t\t\".word \" __rseq_str(RSEQ_SIG) \"\\n\\t\"\t\t\t\\\n\t\t__rseq_str(label) \":\\n\\t\"\t\t\t\t\\\n\t\tteardown\t\t\t\t\t\t\\\n\t\t\"b %l[\" __rseq_str(abort_label) \"]\\n\\t\"\n\n#define RSEQ_ASM_DEFINE_ABORT(table_label, label, teardown, abort_label, \\\n\t\t\t      start_ip, post_commit_ip, abort_ip)\t\\\n\t__RSEQ_ASM_DEFINE_ABORT(table_label, label, teardown,\t\t\\\n\t\t\t\tabort_label, 0x0, 0x0, start_ip,\t\\\n\t\t\t\t(post_commit_ip - start_ip), abort_ip)\n\n#define RSEQ_ASM_DEFINE_CMPFAIL(label, teardown, cmpfail_label)\t\t\\\n\t\t__rseq_str(label) \":\\n\\t\"\t\t\t\t\\\n\t\tteardown\t\t\t\t\t\t\\\n\t\t\"b %l[\" __rseq_str(cmpfail_label) \"]\\n\\t\"\n\n \n\n#define RSEQ_TEMPLATE_CPU_ID\n#define RSEQ_TEMPLATE_MO_RELAXED\n#include \"rseq-arm-bits.h\"\n#undef RSEQ_TEMPLATE_MO_RELAXED\n\n#define RSEQ_TEMPLATE_MO_RELEASE\n#include \"rseq-arm-bits.h\"\n#undef RSEQ_TEMPLATE_MO_RELEASE\n#undef RSEQ_TEMPLATE_CPU_ID\n\n \n\n#define RSEQ_TEMPLATE_MM_CID\n#define RSEQ_TEMPLATE_MO_RELAXED\n#include \"rseq-arm-bits.h\"\n#undef RSEQ_TEMPLATE_MO_RELAXED\n\n#define RSEQ_TEMPLATE_MO_RELEASE\n#include \"rseq-arm-bits.h\"\n#undef RSEQ_TEMPLATE_MO_RELEASE\n#undef RSEQ_TEMPLATE_MM_CID\n\n \n\n#define RSEQ_TEMPLATE_CPU_ID_NONE\n#define RSEQ_TEMPLATE_MO_RELAXED\n#include \"rseq-arm-bits.h\"\n#undef RSEQ_TEMPLATE_MO_RELAXED\n#undef RSEQ_TEMPLATE_CPU_ID_NONE\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}