// Seed: 4143210756
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_5, id_6;
  wire id_7;
  tri0 id_8 = (id_6) < id_1, id_9 = id_1 ? id_4 : -1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9
  );
endmodule
