#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Oct 16 08:45:41 2025
# Process ID         : 8272
# Current directory  : C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.runs/synth_1
# Command line       : vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.runs/synth_1/top.vds
# Journal file       : C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.runs/synth_1\vivado.jou
# Running On         : DESKTOP-P1L7F6G
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 7960 MB
# Swap memory        : 10200 MB
# Total Virtual      : 18161 MB
# Available Virtual  : 7343 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1176.609 ; gain = 492.848
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'm_tick', assumed default net type 'wire' [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/delayed_debouncer.sv:20]
INFO: [Synth 8-11241] undeclared symbol 'enable_counter2', assumed default net type 'wire' [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/edge_detector.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/edge_detector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'delayed_debouncer' [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/delayed_debouncer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'delayed_debouncer' (0#1) [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/delayed_debouncer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hex_7seg' [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/hex_7seg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hex_7seg' (0#1) [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/hex_7seg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/sources_1/new/top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1283.766 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1283.766 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1283.766 ; gain = 600.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1283.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1345.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1345.949 ; gain = 662.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1345.949 ; gain = 662.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1345.949 ; gain = 662.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'delayed_debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                              000 | 00000000000000000000000000000000
                 wait1_1 |                              001 | 00000000000000000000000000000001
                 wait1_2 |                              010 | 00000000000000000000000000000010
                 wait1_3 |                              011 | 00000000000000000000000000000011
                     one |                              100 | 00000000000000000000000000000100
                 wait0_1 |                              101 | 00000000000000000000000000000101
                 wait0_2 |                              110 | 00000000000000000000000000000110
                 wait0_3 |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'delayed_debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1345.949 ; gain = 662.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1353.016 ; gain = 669.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1499.484 ; gain = 815.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1499.484 ; gain = 815.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1509.941 ; gain = 826.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1743.805 ; gain = 1060.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1743.805 ; gain = 1060.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1743.805 ; gain = 1060.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1743.805 ; gain = 1060.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1743.805 ; gain = 1060.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1743.805 ; gain = 1060.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     4|
|4     |LUT2   |    10|
|5     |LUT3   |     5|
|6     |LUT4   |     9|
|7     |LUT5   |     9|
|8     |LUT6   |     8|
|9     |FDCE   |    39|
|10    |FDRE   |    20|
|11    |IBUF   |     3|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1743.805 ; gain = 1060.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 1743.805 ; gain = 997.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 1743.805 ; gain = 1060.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1750.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b3b0a175
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1754.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/OneDrive/Documents/sistemas digitales/prueba_debounce/prueba_debounce.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 08:47:19 2025...
