{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575391001946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575391001954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 13:36:41 2019 " "Processing started: Tue Dec 03 13:36:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575391001954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391001954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391001955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575391002736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575391002736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behv " "Found design unit 1: ULA-behv" {  } { { "ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/ULA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/ULA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_ULA-bhv " "Found design unit 1: UC_ULA-bhv" {  } { { "UC_ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/UC_ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014109 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_ULA " "Found entity 1: UC_ULA" {  } { { "UC_ULA.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/UC_ULA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-bhv " "Found design unit 1: uc-bhv" {  } { { "uc.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/uc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014114 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/uc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014120 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma4-comportamento " "Found design unit 1: soma4-comportamento" {  } { { "soma4.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/soma4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014124 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma4 " "Found entity 1: soma4" {  } { { "soma4.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/soma4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_RAM-rtl " "Found design unit 1: single_port_RAM-rtl" {  } { { "single_port_RAM.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/single_port_RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014130 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_RAM " "Found entity 1: single_port_RAM" {  } { { "single_port_RAM.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/single_port_RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_imediato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2_imediato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2_imediato-comportamento " "Found design unit 1: shift2_imediato-comportamento" {  } { { "shift2_imediato.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/shift2_imediato.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014135 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift2_imediato " "Found entity 1: shift2_imediato" {  } { { "shift2_imediato.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/shift2_imediato.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2-comportamento " "Found design unit 1: shift2-comportamento" {  } { { "shift2.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/shift2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014140 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Found entity 1: shift2" {  } { { "shift2.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/shift2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "ROM.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-rtl " "Found design unit 1: Registrador-rtl" {  } { { "Registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/Registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/Registrador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2-comportamento " "Found design unit 1: muxGenerico2-comportamento" {  } { { "muxGenerico2.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/muxGenerico2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014156 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2 " "Found entity 1: muxGenerico2" {  } { { "muxGenerico2.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/muxGenerico2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-estrutural " "Found design unit 1: mips-estrutural" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014162 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-estrutural " "Found design unit 1: fluxo_dados-estrutural" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014167 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014173 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014178 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesmips.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesMIPS " "Found design unit 1: constantesMIPS" {  } { { "constantesMIPS.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/constantesMIPS.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-test " "Found design unit 1: clock_generator-test" {  } { { "clock_generator.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/clock_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014189 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-rtl " "Found design unit 1: bancoRegistradores-rtl" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014195 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014200 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014200 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575391014200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391014200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575391014361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:REG_1 " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:REG_1\"" {  } { { "mips.vhd" "REG_1" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "mips.vhd" "detectorSub0" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "mips.vhd" "FD" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador fluxo_dados:FD\|Registrador:REG_1 " "Elaborating entity \"Registrador\" for hierarchy \"fluxo_dados:FD\|Registrador:REG_1\"" {  } { { "fluxo_dados.vhd" "REG_1" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador fluxo_dados:FD\|Registrador:REG_2 " "Elaborating entity \"Registrador\" for hierarchy \"fluxo_dados:FD\|Registrador:REG_2\"" {  } { { "fluxo_dados.vhd" "REG_2" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador fluxo_dados:FD\|Registrador:REG_3 " "Elaborating entity \"Registrador\" for hierarchy \"fluxo_dados:FD\|Registrador:REG_3\"" {  } { { "fluxo_dados.vhd" "REG_3" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador fluxo_dados:FD\|Registrador:REG_4 " "Elaborating entity \"Registrador\" for hierarchy \"fluxo_dados:FD\|Registrador:REG_4\"" {  } { { "fluxo_dados.vhd" "REG_4" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc fluxo_dados:FD\|uc:UC " "Elaborating entity \"uc\" for hierarchy \"fluxo_dados:FD\|uc:UC\"" {  } { { "fluxo_dados.vhd" "UC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores fluxo_dados:FD\|bancoRegistradores:BR " "Elaborating entity \"bancoRegistradores\" for hierarchy \"fluxo_dados:FD\|bancoRegistradores:BR\"" {  } { { "fluxo_dados.vhd" "BR" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxo_dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxo_dados:FD\|ULA:ULA\"" {  } { { "fluxo_dados.vhd" "ULA" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_ULA fluxo_dados:FD\|UC_ULA:UCULA " "Elaborating entity \"UC_ULA\" for hierarchy \"fluxo_dados:FD\|UC_ULA:UCULA\"" {  } { { "fluxo_dados.vhd" "UCULA" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador fluxo_dados:FD\|Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"fluxo_dados:FD\|Registrador:PC\"" {  } { { "fluxo_dados.vhd" "PC" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fluxo_dados:FD\|somador:Somador_imediato " "Elaborating entity \"somador\" for hierarchy \"fluxo_dados:FD\|somador:Somador_imediato\"" {  } { { "fluxo_dados.vhd" "Somador_imediato" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4 fluxo_dados:FD\|soma4:Somador " "Elaborating entity \"soma4\" for hierarchy \"fluxo_dados:FD\|soma4:Somador\"" {  } { { "fluxo_dados.vhd" "Somador" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM fluxo_dados:FD\|ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"fluxo_dados:FD\|ROM:ROM\"" {  } { { "fluxo_dados.vhd" "ROM" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_RAM fluxo_dados:FD\|single_port_RAM:RAM " "Elaborating entity \"single_port_RAM\" for hierarchy \"fluxo_dados:FD\|single_port_RAM:RAM\"" {  } { { "fluxo_dados.vhd" "RAM" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico fluxo_dados:FD\|estendeSinalGenerico:extensor " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"fluxo_dados:FD\|estendeSinalGenerico:extensor\"" {  } { { "fluxo_dados.vhd" "extensor" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2_imediato fluxo_dados:FD\|shift2_imediato:shift " "Elaborating entity \"shift2_imediato\" for hierarchy \"fluxo_dados:FD\|shift2_imediato:shift\"" {  } { { "fluxo_dados.vhd" "shift" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2 fluxo_dados:FD\|shift2:shift_jump " "Elaborating entity \"shift2\" for hierarchy \"fluxo_dados:FD\|shift2:shift_jump\"" {  } { { "fluxo_dados.vhd" "shift_jump" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2 fluxo_dados:FD\|muxGenerico2:mux_Ula_Memoria " "Elaborating entity \"muxGenerico2\" for hierarchy \"fluxo_dados:FD\|muxGenerico2:mux_Ula_Memoria\"" {  } { { "fluxo_dados.vhd" "mux_Ula_Memoria" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2 fluxo_dados:FD\|muxGenerico2:mux_Rd_Rt " "Elaborating entity \"muxGenerico2\" for hierarchy \"fluxo_dados:FD\|muxGenerico2:mux_Rd_Rt\"" {  } { { "fluxo_dados.vhd" "mux_Rd_Rt" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/fluxo_dados.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:H0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:H0\"" {  } { { "mips.vhd" "H0" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391014473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[2\] GND " "Pin \"PC_out\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[3\] GND " "Pin \"PC_out\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[4\] GND " "Pin \"PC_out\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[5\] GND " "Pin \"PC_out\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[6\] GND " "Pin \"PC_out\[6\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[7\] GND " "Pin \"PC_out\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[8\] GND " "Pin \"PC_out\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[9\] GND " "Pin \"PC_out\[9\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[10\] GND " "Pin \"PC_out\[10\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[11\] GND " "Pin \"PC_out\[11\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[12\] GND " "Pin \"PC_out\[12\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[13\] GND " "Pin \"PC_out\[13\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[14\] GND " "Pin \"PC_out\[14\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[15\] GND " "Pin \"PC_out\[15\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[16\] GND " "Pin \"PC_out\[16\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[17\] GND " "Pin \"PC_out\[17\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[18\] GND " "Pin \"PC_out\[18\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[19\] GND " "Pin \"PC_out\[19\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[20\] GND " "Pin \"PC_out\[20\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[21\] GND " "Pin \"PC_out\[21\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[22\] GND " "Pin \"PC_out\[22\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[23\] GND " "Pin \"PC_out\[23\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[24\] GND " "Pin \"PC_out\[24\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[25\] GND " "Pin \"PC_out\[25\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[26\] GND " "Pin \"PC_out\[26\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[27\] GND " "Pin \"PC_out\[27\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[28\] GND " "Pin \"PC_out\[28\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[29\] GND " "Pin \"PC_out\[29\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[30\] GND " "Pin \"PC_out\[30\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[31\] GND " "Pin \"PC_out\[31\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|PC_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[0\] GND " "Pin \"ULA_out\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[1\] GND " "Pin \"ULA_out\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[2\] GND " "Pin \"ULA_out\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[3\] GND " "Pin \"ULA_out\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[4\] GND " "Pin \"ULA_out\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[5\] GND " "Pin \"ULA_out\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[6\] GND " "Pin \"ULA_out\[6\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[7\] GND " "Pin \"ULA_out\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[8\] GND " "Pin \"ULA_out\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[9\] GND " "Pin \"ULA_out\[9\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[10\] GND " "Pin \"ULA_out\[10\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[11\] GND " "Pin \"ULA_out\[11\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[12\] GND " "Pin \"ULA_out\[12\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[13\] GND " "Pin \"ULA_out\[13\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[14\] GND " "Pin \"ULA_out\[14\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[15\] GND " "Pin \"ULA_out\[15\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[16\] GND " "Pin \"ULA_out\[16\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[17\] GND " "Pin \"ULA_out\[17\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[18\] GND " "Pin \"ULA_out\[18\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[19\] GND " "Pin \"ULA_out\[19\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[20\] GND " "Pin \"ULA_out\[20\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[21\] GND " "Pin \"ULA_out\[21\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[22\] GND " "Pin \"ULA_out\[22\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[23\] GND " "Pin \"ULA_out\[23\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[24\] GND " "Pin \"ULA_out\[24\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[25\] GND " "Pin \"ULA_out\[25\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[26\] GND " "Pin \"ULA_out\[26\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[27\] GND " "Pin \"ULA_out\[27\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[28\] GND " "Pin \"ULA_out\[28\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[29\] GND " "Pin \"ULA_out\[29\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[30\] GND " "Pin \"ULA_out\[30\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[31\] GND " "Pin \"ULA_out\[31\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|ULA_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575391015227 "|mips|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575391015227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "217 " "217 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575391015253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575391015479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575391015479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575391015564 "|mips|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575391015564 "|mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575391015564 "|mips|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575391015564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575391015564 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575391015564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575391015564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575391015613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 13:36:55 2019 " "Processing ended: Tue Dec 03 13:36:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575391015613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575391015613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575391015613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575391015613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575391016995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575391017003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 13:36:56 2019 " "Processing started: Tue Dec 03 13:36:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575391017003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575391017003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575391017003 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1575391017177 ""}
{ "Info" "0" "" "Project  = mips" {  } {  } 0 0 "Project  = mips" 0 0 "Fitter" 0 0 1575391017177 ""}
{ "Info" "0" "" "Revision = mips" {  } {  } 0 0 "Revision = mips" 0 0 "Fitter" 0 0 1575391017177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575391017278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575391017279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575391017288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575391017363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575391017363 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575391017736 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575391017746 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575391018102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575391018102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575391018105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575391018105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575391018105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575391018105 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575391018105 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575391018109 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 123 " "No exact pin location assignment(s) for 64 pins of 123 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575391018946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575391019188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575391019188 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1575391019188 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1575391019189 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575391019190 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1575391019190 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575391019190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575391019193 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575391019193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575391019193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575391019194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575391019196 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575391019196 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575391019196 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575391019197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575391019197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575391019197 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575391019197 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575391019211 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575391019211 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575391019211 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 72 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 32 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575391019212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575391019212 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575391019212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575391019322 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575391019326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575391022003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575391022108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575391022149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575391022936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575391022936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575391023365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575391026428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575391026428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575391026611 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1575391026611 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575391026611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575391026615 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575391026753 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575391026763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575391027119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575391027120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575391027407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575391027850 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "mips.vhd" "" { Text "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575391028222 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575391028222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.fit.smsg " "Generated suppressed messages file C:/Users/Felippe/Documents/Insper/Semestre-6/Design_de_Computadores/MIPS/MIPS-SemUC/mips-SemUC_restored/mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575391028290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5673 " "Peak virtual memory: 5673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575391028678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 13:37:08 2019 " "Processing ended: Tue Dec 03 13:37:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575391028678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575391028678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575391028678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575391028678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575391030246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575391030253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 13:37:10 2019 " "Processing started: Tue Dec 03 13:37:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575391030253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575391030253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575391030253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575391030638 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575391033470 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575391033581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575391033990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 13:37:13 2019 " "Processing ended: Tue Dec 03 13:37:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575391033990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575391033990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575391033990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575391033990 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575391034608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575391035623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575391035630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 13:37:15 2019 " "Processing started: Tue Dec 03 13:37:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575391035630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391035630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips -c mips " "Command: quartus_sta mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391035630 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1575391035802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036787 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036788 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036788 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036788 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036789 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1575391036789 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036798 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575391036802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036836 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575391036841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391036862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037298 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037298 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037298 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037362 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575391037367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037480 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037480 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037480 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391037502 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391038115 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391038116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575391038255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 13:37:18 2019 " "Processing ended: Tue Dec 03 13:37:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575391038255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575391038255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575391038255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391038255 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575391038961 ""}
