
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a73c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011a0  0800a8e8  0800a8e8  0000b8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba88  0800ba88  0000d984  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba88  0800ba88  0000ca88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba90  0800ba90  0000d984  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba90  0800ba90  0000ca90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba94  0800ba94  0000ca94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000984  20000000  0800ba98  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d984  2**0
                  CONTENTS
 10 .bss          00000c8c  20000984  20000984  0000d984  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001610  20001610  0000d984  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d984  2**0
                  CONTENTS, READONLY
 13 .debug_info   00059042  00000000  00000000  0000d9b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005d6f  00000000  00000000  000669f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003ed8  00000000  00000000  0006c768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002f7f  00000000  00000000  00070640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028cfc  00000000  00000000  000735bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e3ff  00000000  00000000  0009c2bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f84b3  00000000  00000000  000ca6ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001c2b6d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00011474  00000000  00000000  001c2bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001d4024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000984 	.word	0x20000984
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800a8d0 	.word	0x0800a8d0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000988 	.word	0x20000988
 80001e8:	0800a8d0 	.word	0x0800a8d0

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	@ 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_dmul>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800056e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000572:	bf1d      	ittte	ne
 8000574:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000578:	ea94 0f0c 	teqne	r4, ip
 800057c:	ea95 0f0c 	teqne	r5, ip
 8000580:	f000 f8de 	bleq	8000740 <__aeabi_dmul+0x1dc>
 8000584:	442c      	add	r4, r5
 8000586:	ea81 0603 	eor.w	r6, r1, r3
 800058a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000592:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000596:	bf18      	it	ne
 8000598:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a4:	d038      	beq.n	8000618 <__aeabi_dmul+0xb4>
 80005a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ba:	f04f 0600 	mov.w	r6, #0
 80005be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c2:	f09c 0f00 	teq	ip, #0
 80005c6:	bf18      	it	ne
 80005c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005cc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005d8:	d204      	bcs.n	80005e4 <__aeabi_dmul+0x80>
 80005da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005de:	416d      	adcs	r5, r5
 80005e0:	eb46 0606 	adc.w	r6, r6, r6
 80005e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005fc:	bf88      	it	hi
 80005fe:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000602:	d81e      	bhi.n	8000642 <__aeabi_dmul+0xde>
 8000604:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800061c:	ea46 0101 	orr.w	r1, r6, r1
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	ea81 0103 	eor.w	r1, r1, r3
 8000628:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800062c:	bfc2      	ittt	gt
 800062e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000632:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000636:	bd70      	popgt	{r4, r5, r6, pc}
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f04f 0e00 	mov.w	lr, #0
 8000640:	3c01      	subs	r4, #1
 8000642:	f300 80ab 	bgt.w	800079c <__aeabi_dmul+0x238>
 8000646:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064a:	bfde      	ittt	le
 800064c:	2000      	movle	r0, #0
 800064e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000652:	bd70      	pople	{r4, r5, r6, pc}
 8000654:	f1c4 0400 	rsb	r4, r4, #0
 8000658:	3c20      	subs	r4, #32
 800065a:	da35      	bge.n	80006c8 <__aeabi_dmul+0x164>
 800065c:	340c      	adds	r4, #12
 800065e:	dc1b      	bgt.n	8000698 <__aeabi_dmul+0x134>
 8000660:	f104 0414 	add.w	r4, r4, #20
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f305 	lsl.w	r3, r0, r5
 800066c:	fa20 f004 	lsr.w	r0, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800067c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000680:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000684:	fa21 f604 	lsr.w	r6, r1, r4
 8000688:	eb42 0106 	adc.w	r1, r2, r6
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f1c4 040c 	rsb	r4, r4, #12
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f304 	lsl.w	r3, r0, r4
 80006a4:	fa20 f005 	lsr.w	r0, r0, r5
 80006a8:	fa01 f204 	lsl.w	r2, r1, r4
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	f141 0100 	adc.w	r1, r1, #0
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f205 	lsl.w	r2, r0, r5
 80006d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d4:	fa20 f304 	lsr.w	r3, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea43 0302 	orr.w	r3, r3, r2
 80006e0:	fa21 f004 	lsr.w	r0, r1, r4
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	fa21 f204 	lsr.w	r2, r1, r4
 80006ec:	ea20 0002 	bic.w	r0, r0, r2
 80006f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f094 0f00 	teq	r4, #0
 8000704:	d10f      	bne.n	8000726 <__aeabi_dmul+0x1c2>
 8000706:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070a:	0040      	lsls	r0, r0, #1
 800070c:	eb41 0101 	adc.w	r1, r1, r1
 8000710:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000714:	bf08      	it	eq
 8000716:	3c01      	subeq	r4, #1
 8000718:	d0f7      	beq.n	800070a <__aeabi_dmul+0x1a6>
 800071a:	ea41 0106 	orr.w	r1, r1, r6
 800071e:	f095 0f00 	teq	r5, #0
 8000722:	bf18      	it	ne
 8000724:	4770      	bxne	lr
 8000726:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	eb43 0303 	adc.w	r3, r3, r3
 8000730:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000734:	bf08      	it	eq
 8000736:	3d01      	subeq	r5, #1
 8000738:	d0f7      	beq.n	800072a <__aeabi_dmul+0x1c6>
 800073a:	ea43 0306 	orr.w	r3, r3, r6
 800073e:	4770      	bx	lr
 8000740:	ea94 0f0c 	teq	r4, ip
 8000744:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000748:	bf18      	it	ne
 800074a:	ea95 0f0c 	teqne	r5, ip
 800074e:	d00c      	beq.n	800076a <__aeabi_dmul+0x206>
 8000750:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075a:	d1d1      	bne.n	8000700 <__aeabi_dmul+0x19c>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076e:	bf06      	itte	eq
 8000770:	4610      	moveq	r0, r2
 8000772:	4619      	moveq	r1, r3
 8000774:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000778:	d019      	beq.n	80007ae <__aeabi_dmul+0x24a>
 800077a:	ea94 0f0c 	teq	r4, ip
 800077e:	d102      	bne.n	8000786 <__aeabi_dmul+0x222>
 8000780:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000784:	d113      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000786:	ea95 0f0c 	teq	r5, ip
 800078a:	d105      	bne.n	8000798 <__aeabi_dmul+0x234>
 800078c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000790:	bf1c      	itt	ne
 8000792:	4610      	movne	r0, r2
 8000794:	4619      	movne	r1, r3
 8000796:	d10a      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007b6:	bd70      	pop	{r4, r5, r6, pc}

080007b8 <__aeabi_ddiv>:
 80007b8:	b570      	push	{r4, r5, r6, lr}
 80007ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c6:	bf1d      	ittte	ne
 80007c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007cc:	ea94 0f0c 	teqne	r4, ip
 80007d0:	ea95 0f0c 	teqne	r5, ip
 80007d4:	f000 f8a7 	bleq	8000926 <__aeabi_ddiv+0x16e>
 80007d8:	eba4 0405 	sub.w	r4, r4, r5
 80007dc:	ea81 0e03 	eor.w	lr, r1, r3
 80007e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e8:	f000 8088 	beq.w	80008fc <__aeabi_ddiv+0x144>
 80007ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000800:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000804:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000808:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800080c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000810:	429d      	cmp	r5, r3
 8000812:	bf08      	it	eq
 8000814:	4296      	cmpeq	r6, r2
 8000816:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800081e:	d202      	bcs.n	8000826 <__aeabi_ddiv+0x6e>
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	1ab6      	subs	r6, r6, r2
 8000828:	eb65 0503 	sbc.w	r5, r5, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000832:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000836:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 000c 	orrcs.w	r0, r0, ip
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000894:	ea55 0e06 	orrs.w	lr, r5, r6
 8000898:	d018      	beq.n	80008cc <__aeabi_ddiv+0x114>
 800089a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b6:	d1c0      	bne.n	800083a <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	d10b      	bne.n	80008d6 <__aeabi_ddiv+0x11e>
 80008be:	ea41 0100 	orr.w	r1, r1, r0
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ca:	e7b6      	b.n	800083a <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d0:	bf04      	itt	eq
 80008d2:	4301      	orreq	r1, r0
 80008d4:	2000      	moveq	r0, #0
 80008d6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008da:	bf88      	it	hi
 80008dc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e0:	f63f aeaf 	bhi.w	8000642 <__aeabi_dmul+0xde>
 80008e4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e8:	bf04      	itt	eq
 80008ea:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f2:	f150 0000 	adcs.w	r0, r0, #0
 80008f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000900:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000904:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	e690      	b.n	8000642 <__aeabi_dmul+0xde>
 8000920:	ea45 0e06 	orr.w	lr, r5, r6
 8000924:	e68d      	b.n	8000642 <__aeabi_dmul+0xde>
 8000926:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092a:	ea94 0f0c 	teq	r4, ip
 800092e:	bf08      	it	eq
 8000930:	ea95 0f0c 	teqeq	r5, ip
 8000934:	f43f af3b 	beq.w	80007ae <__aeabi_dmul+0x24a>
 8000938:	ea94 0f0c 	teq	r4, ip
 800093c:	d10a      	bne.n	8000954 <__aeabi_ddiv+0x19c>
 800093e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000942:	f47f af34 	bne.w	80007ae <__aeabi_dmul+0x24a>
 8000946:	ea95 0f0c 	teq	r5, ip
 800094a:	f47f af25 	bne.w	8000798 <__aeabi_dmul+0x234>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e72c      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000954:	ea95 0f0c 	teq	r5, ip
 8000958:	d106      	bne.n	8000968 <__aeabi_ddiv+0x1b0>
 800095a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095e:	f43f aefd 	beq.w	800075c <__aeabi_dmul+0x1f8>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e722      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	f47f aec5 	bne.w	8000700 <__aeabi_dmul+0x19c>
 8000976:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097a:	f47f af0d 	bne.w	8000798 <__aeabi_dmul+0x234>
 800097e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000982:	f47f aeeb 	bne.w	800075c <__aeabi_dmul+0x1f8>
 8000986:	e712      	b.n	80007ae <__aeabi_dmul+0x24a>

08000988 <__aeabi_d2iz>:
 8000988:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800098c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000990:	d215      	bcs.n	80009be <__aeabi_d2iz+0x36>
 8000992:	d511      	bpl.n	80009b8 <__aeabi_d2iz+0x30>
 8000994:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000998:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800099c:	d912      	bls.n	80009c4 <__aeabi_d2iz+0x3c>
 800099e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009a6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009aa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ae:	fa23 f002 	lsr.w	r0, r3, r2
 80009b2:	bf18      	it	ne
 80009b4:	4240      	negne	r0, r0
 80009b6:	4770      	bx	lr
 80009b8:	f04f 0000 	mov.w	r0, #0
 80009bc:	4770      	bx	lr
 80009be:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c2:	d105      	bne.n	80009d0 <__aeabi_d2iz+0x48>
 80009c4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009c8:	bf08      	it	eq
 80009ca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009ce:	4770      	bx	lr
 80009d0:	f04f 0000 	mov.w	r0, #0
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <__aeabi_uldivmod>:
 80009d8:	b953      	cbnz	r3, 80009f0 <__aeabi_uldivmod+0x18>
 80009da:	b94a      	cbnz	r2, 80009f0 <__aeabi_uldivmod+0x18>
 80009dc:	2900      	cmp	r1, #0
 80009de:	bf08      	it	eq
 80009e0:	2800      	cmpeq	r0, #0
 80009e2:	bf1c      	itt	ne
 80009e4:	f04f 31ff 	movne.w	r1, #4294967295
 80009e8:	f04f 30ff 	movne.w	r0, #4294967295
 80009ec:	f000 b96a 	b.w	8000cc4 <__aeabi_idiv0>
 80009f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80009f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009f8:	f000 f806 	bl	8000a08 <__udivmoddi4>
 80009fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a04:	b004      	add	sp, #16
 8000a06:	4770      	bx	lr

08000a08 <__udivmoddi4>:
 8000a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a0c:	9d08      	ldr	r5, [sp, #32]
 8000a0e:	460c      	mov	r4, r1
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d14e      	bne.n	8000ab2 <__udivmoddi4+0xaa>
 8000a14:	4694      	mov	ip, r2
 8000a16:	458c      	cmp	ip, r1
 8000a18:	4686      	mov	lr, r0
 8000a1a:	fab2 f282 	clz	r2, r2
 8000a1e:	d962      	bls.n	8000ae6 <__udivmoddi4+0xde>
 8000a20:	b14a      	cbz	r2, 8000a36 <__udivmoddi4+0x2e>
 8000a22:	f1c2 0320 	rsb	r3, r2, #32
 8000a26:	4091      	lsls	r1, r2
 8000a28:	fa20 f303 	lsr.w	r3, r0, r3
 8000a2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a30:	4319      	orrs	r1, r3
 8000a32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a3a:	fa1f f68c 	uxth.w	r6, ip
 8000a3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a46:	fb07 1114 	mls	r1, r7, r4, r1
 8000a4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a4e:	fb04 f106 	mul.w	r1, r4, r6
 8000a52:	4299      	cmp	r1, r3
 8000a54:	d90a      	bls.n	8000a6c <__udivmoddi4+0x64>
 8000a56:	eb1c 0303 	adds.w	r3, ip, r3
 8000a5a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a5e:	f080 8112 	bcs.w	8000c86 <__udivmoddi4+0x27e>
 8000a62:	4299      	cmp	r1, r3
 8000a64:	f240 810f 	bls.w	8000c86 <__udivmoddi4+0x27e>
 8000a68:	3c02      	subs	r4, #2
 8000a6a:	4463      	add	r3, ip
 8000a6c:	1a59      	subs	r1, r3, r1
 8000a6e:	fa1f f38e 	uxth.w	r3, lr
 8000a72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a76:	fb07 1110 	mls	r1, r7, r0, r1
 8000a7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a7e:	fb00 f606 	mul.w	r6, r0, r6
 8000a82:	429e      	cmp	r6, r3
 8000a84:	d90a      	bls.n	8000a9c <__udivmoddi4+0x94>
 8000a86:	eb1c 0303 	adds.w	r3, ip, r3
 8000a8a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a8e:	f080 80fc 	bcs.w	8000c8a <__udivmoddi4+0x282>
 8000a92:	429e      	cmp	r6, r3
 8000a94:	f240 80f9 	bls.w	8000c8a <__udivmoddi4+0x282>
 8000a98:	4463      	add	r3, ip
 8000a9a:	3802      	subs	r0, #2
 8000a9c:	1b9b      	subs	r3, r3, r6
 8000a9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	b11d      	cbz	r5, 8000aae <__udivmoddi4+0xa6>
 8000aa6:	40d3      	lsrs	r3, r2
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	e9c5 3200 	strd	r3, r2, [r5]
 8000aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ab2:	428b      	cmp	r3, r1
 8000ab4:	d905      	bls.n	8000ac2 <__udivmoddi4+0xba>
 8000ab6:	b10d      	cbz	r5, 8000abc <__udivmoddi4+0xb4>
 8000ab8:	e9c5 0100 	strd	r0, r1, [r5]
 8000abc:	2100      	movs	r1, #0
 8000abe:	4608      	mov	r0, r1
 8000ac0:	e7f5      	b.n	8000aae <__udivmoddi4+0xa6>
 8000ac2:	fab3 f183 	clz	r1, r3
 8000ac6:	2900      	cmp	r1, #0
 8000ac8:	d146      	bne.n	8000b58 <__udivmoddi4+0x150>
 8000aca:	42a3      	cmp	r3, r4
 8000acc:	d302      	bcc.n	8000ad4 <__udivmoddi4+0xcc>
 8000ace:	4290      	cmp	r0, r2
 8000ad0:	f0c0 80f0 	bcc.w	8000cb4 <__udivmoddi4+0x2ac>
 8000ad4:	1a86      	subs	r6, r0, r2
 8000ad6:	eb64 0303 	sbc.w	r3, r4, r3
 8000ada:	2001      	movs	r0, #1
 8000adc:	2d00      	cmp	r5, #0
 8000ade:	d0e6      	beq.n	8000aae <__udivmoddi4+0xa6>
 8000ae0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ae4:	e7e3      	b.n	8000aae <__udivmoddi4+0xa6>
 8000ae6:	2a00      	cmp	r2, #0
 8000ae8:	f040 8090 	bne.w	8000c0c <__udivmoddi4+0x204>
 8000aec:	eba1 040c 	sub.w	r4, r1, ip
 8000af0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000af4:	fa1f f78c 	uxth.w	r7, ip
 8000af8:	2101      	movs	r1, #1
 8000afa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000afe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b02:	fb08 4416 	mls	r4, r8, r6, r4
 8000b06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b0a:	fb07 f006 	mul.w	r0, r7, r6
 8000b0e:	4298      	cmp	r0, r3
 8000b10:	d908      	bls.n	8000b24 <__udivmoddi4+0x11c>
 8000b12:	eb1c 0303 	adds.w	r3, ip, r3
 8000b16:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b1a:	d202      	bcs.n	8000b22 <__udivmoddi4+0x11a>
 8000b1c:	4298      	cmp	r0, r3
 8000b1e:	f200 80cd 	bhi.w	8000cbc <__udivmoddi4+0x2b4>
 8000b22:	4626      	mov	r6, r4
 8000b24:	1a1c      	subs	r4, r3, r0
 8000b26:	fa1f f38e 	uxth.w	r3, lr
 8000b2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000b32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b36:	fb00 f707 	mul.w	r7, r0, r7
 8000b3a:	429f      	cmp	r7, r3
 8000b3c:	d908      	bls.n	8000b50 <__udivmoddi4+0x148>
 8000b3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b42:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b46:	d202      	bcs.n	8000b4e <__udivmoddi4+0x146>
 8000b48:	429f      	cmp	r7, r3
 8000b4a:	f200 80b0 	bhi.w	8000cae <__udivmoddi4+0x2a6>
 8000b4e:	4620      	mov	r0, r4
 8000b50:	1bdb      	subs	r3, r3, r7
 8000b52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b56:	e7a5      	b.n	8000aa4 <__udivmoddi4+0x9c>
 8000b58:	f1c1 0620 	rsb	r6, r1, #32
 8000b5c:	408b      	lsls	r3, r1
 8000b5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000b62:	431f      	orrs	r7, r3
 8000b64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b68:	fa04 f301 	lsl.w	r3, r4, r1
 8000b6c:	ea43 030c 	orr.w	r3, r3, ip
 8000b70:	40f4      	lsrs	r4, r6
 8000b72:	fa00 f801 	lsl.w	r8, r0, r1
 8000b76:	0c38      	lsrs	r0, r7, #16
 8000b78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000b80:	fa1f fc87 	uxth.w	ip, r7
 8000b84:	fb00 441e 	mls	r4, r0, lr, r4
 8000b88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000b90:	45a1      	cmp	r9, r4
 8000b92:	fa02 f201 	lsl.w	r2, r2, r1
 8000b96:	d90a      	bls.n	8000bae <__udivmoddi4+0x1a6>
 8000b98:	193c      	adds	r4, r7, r4
 8000b9a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000b9e:	f080 8084 	bcs.w	8000caa <__udivmoddi4+0x2a2>
 8000ba2:	45a1      	cmp	r9, r4
 8000ba4:	f240 8081 	bls.w	8000caa <__udivmoddi4+0x2a2>
 8000ba8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000bac:	443c      	add	r4, r7
 8000bae:	eba4 0409 	sub.w	r4, r4, r9
 8000bb2:	fa1f f983 	uxth.w	r9, r3
 8000bb6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000bba:	fb00 4413 	mls	r4, r0, r3, r4
 8000bbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bc6:	45a4      	cmp	ip, r4
 8000bc8:	d907      	bls.n	8000bda <__udivmoddi4+0x1d2>
 8000bca:	193c      	adds	r4, r7, r4
 8000bcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000bd0:	d267      	bcs.n	8000ca2 <__udivmoddi4+0x29a>
 8000bd2:	45a4      	cmp	ip, r4
 8000bd4:	d965      	bls.n	8000ca2 <__udivmoddi4+0x29a>
 8000bd6:	3b02      	subs	r3, #2
 8000bd8:	443c      	add	r4, r7
 8000bda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000bde:	fba0 9302 	umull	r9, r3, r0, r2
 8000be2:	eba4 040c 	sub.w	r4, r4, ip
 8000be6:	429c      	cmp	r4, r3
 8000be8:	46ce      	mov	lr, r9
 8000bea:	469c      	mov	ip, r3
 8000bec:	d351      	bcc.n	8000c92 <__udivmoddi4+0x28a>
 8000bee:	d04e      	beq.n	8000c8e <__udivmoddi4+0x286>
 8000bf0:	b155      	cbz	r5, 8000c08 <__udivmoddi4+0x200>
 8000bf2:	ebb8 030e 	subs.w	r3, r8, lr
 8000bf6:	eb64 040c 	sbc.w	r4, r4, ip
 8000bfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000bfe:	40cb      	lsrs	r3, r1
 8000c00:	431e      	orrs	r6, r3
 8000c02:	40cc      	lsrs	r4, r1
 8000c04:	e9c5 6400 	strd	r6, r4, [r5]
 8000c08:	2100      	movs	r1, #0
 8000c0a:	e750      	b.n	8000aae <__udivmoddi4+0xa6>
 8000c0c:	f1c2 0320 	rsb	r3, r2, #32
 8000c10:	fa20 f103 	lsr.w	r1, r0, r3
 8000c14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c18:	fa24 f303 	lsr.w	r3, r4, r3
 8000c1c:	4094      	lsls	r4, r2
 8000c1e:	430c      	orrs	r4, r1
 8000c20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c28:	fa1f f78c 	uxth.w	r7, ip
 8000c2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c30:	fb08 3110 	mls	r1, r8, r0, r3
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3a:	fb00 f107 	mul.w	r1, r0, r7
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	d908      	bls.n	8000c54 <__udivmoddi4+0x24c>
 8000c42:	eb1c 0303 	adds.w	r3, ip, r3
 8000c46:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c4a:	d22c      	bcs.n	8000ca6 <__udivmoddi4+0x29e>
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	d92a      	bls.n	8000ca6 <__udivmoddi4+0x29e>
 8000c50:	3802      	subs	r0, #2
 8000c52:	4463      	add	r3, ip
 8000c54:	1a5b      	subs	r3, r3, r1
 8000c56:	b2a4      	uxth	r4, r4
 8000c58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000c60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c64:	fb01 f307 	mul.w	r3, r1, r7
 8000c68:	42a3      	cmp	r3, r4
 8000c6a:	d908      	bls.n	8000c7e <__udivmoddi4+0x276>
 8000c6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c70:	f101 36ff 	add.w	r6, r1, #4294967295
 8000c74:	d213      	bcs.n	8000c9e <__udivmoddi4+0x296>
 8000c76:	42a3      	cmp	r3, r4
 8000c78:	d911      	bls.n	8000c9e <__udivmoddi4+0x296>
 8000c7a:	3902      	subs	r1, #2
 8000c7c:	4464      	add	r4, ip
 8000c7e:	1ae4      	subs	r4, r4, r3
 8000c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c84:	e739      	b.n	8000afa <__udivmoddi4+0xf2>
 8000c86:	4604      	mov	r4, r0
 8000c88:	e6f0      	b.n	8000a6c <__udivmoddi4+0x64>
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e706      	b.n	8000a9c <__udivmoddi4+0x94>
 8000c8e:	45c8      	cmp	r8, r9
 8000c90:	d2ae      	bcs.n	8000bf0 <__udivmoddi4+0x1e8>
 8000c92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000c96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000c9a:	3801      	subs	r0, #1
 8000c9c:	e7a8      	b.n	8000bf0 <__udivmoddi4+0x1e8>
 8000c9e:	4631      	mov	r1, r6
 8000ca0:	e7ed      	b.n	8000c7e <__udivmoddi4+0x276>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	e799      	b.n	8000bda <__udivmoddi4+0x1d2>
 8000ca6:	4630      	mov	r0, r6
 8000ca8:	e7d4      	b.n	8000c54 <__udivmoddi4+0x24c>
 8000caa:	46d6      	mov	lr, sl
 8000cac:	e77f      	b.n	8000bae <__udivmoddi4+0x1a6>
 8000cae:	4463      	add	r3, ip
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	e74d      	b.n	8000b50 <__udivmoddi4+0x148>
 8000cb4:	4606      	mov	r6, r0
 8000cb6:	4623      	mov	r3, r4
 8000cb8:	4608      	mov	r0, r1
 8000cba:	e70f      	b.n	8000adc <__udivmoddi4+0xd4>
 8000cbc:	3e02      	subs	r6, #2
 8000cbe:	4463      	add	r3, ip
 8000cc0:	e730      	b.n	8000b24 <__udivmoddi4+0x11c>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_idiv0>:
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <LED_Init>:
};

GPIO_PinState cell_led_states[NUM_CELL_LEDS];

// Initialize all LEDs (set to OFF)
void LED_Init(void) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0

    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000cce:	2300      	movs	r3, #0
 8000cd0:	73fb      	strb	r3, [r7, #15]
 8000cd2:	e00f      	b.n	8000cf4 <LED_Init+0x2c>
        HAL_GPIO_WritePin(leds[i].port, leds[i].pin, GPIO_PIN_RESET);
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	4a33      	ldr	r2, [pc, #204]	@ (8000da4 <LED_Init+0xdc>)
 8000cd8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	4a31      	ldr	r2, [pc, #196]	@ (8000da4 <LED_Init+0xdc>)
 8000ce0:	00db      	lsls	r3, r3, #3
 8000ce2:	4413      	add	r3, r2
 8000ce4:	889b      	ldrh	r3, [r3, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f006 fb2b 	bl	8007344 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	73fb      	strb	r3, [r7, #15]
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	2b09      	cmp	r3, #9
 8000cf8:	d9ec      	bls.n	8000cd4 <LED_Init+0xc>
    }

    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73bb      	strb	r3, [r7, #14]
 8000cfe:	e00f      	b.n	8000d20 <LED_Init+0x58>
        HAL_GPIO_WritePin(comm_leds[i].port, comm_leds[i].pin, GPIO_PIN_RESET);
 8000d00:	7bbb      	ldrb	r3, [r7, #14]
 8000d02:	4a29      	ldr	r2, [pc, #164]	@ (8000da8 <LED_Init+0xe0>)
 8000d04:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000d08:	7bbb      	ldrb	r3, [r7, #14]
 8000d0a:	4a27      	ldr	r2, [pc, #156]	@ (8000da8 <LED_Init+0xe0>)
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	4413      	add	r3, r2
 8000d10:	889b      	ldrh	r3, [r3, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	4619      	mov	r1, r3
 8000d16:	f006 fb15 	bl	8007344 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8000d1a:	7bbb      	ldrb	r3, [r7, #14]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	73bb      	strb	r3, [r7, #14]
 8000d20:	7bbb      	ldrb	r3, [r7, #14]
 8000d22:	2b03      	cmp	r3, #3
 8000d24:	d9ec      	bls.n	8000d00 <LED_Init+0x38>
    }

    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8000d26:	2300      	movs	r3, #0
 8000d28:	737b      	strb	r3, [r7, #13]
 8000d2a:	e00f      	b.n	8000d4c <LED_Init+0x84>
        HAL_GPIO_WritePin(temp_leds[i].port, temp_leds[i].pin, GPIO_PIN_SET); // Active low
 8000d2c:	7b7b      	ldrb	r3, [r7, #13]
 8000d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dac <LED_Init+0xe4>)
 8000d30:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000d34:	7b7b      	ldrb	r3, [r7, #13]
 8000d36:	4a1d      	ldr	r2, [pc, #116]	@ (8000dac <LED_Init+0xe4>)
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	4413      	add	r3, r2
 8000d3c:	889b      	ldrh	r3, [r3, #4]
 8000d3e:	2201      	movs	r2, #1
 8000d40:	4619      	mov	r1, r3
 8000d42:	f006 faff 	bl	8007344 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8000d46:	7b7b      	ldrb	r3, [r7, #13]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	737b      	strb	r3, [r7, #13]
 8000d4c:	7b7b      	ldrb	r3, [r7, #13]
 8000d4e:	2b05      	cmp	r3, #5
 8000d50:	d9ec      	bls.n	8000d2c <LED_Init+0x64>
    }

    // Initialize cell LED states and set hardware LEDs to OFF
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 8000d52:	2300      	movs	r3, #0
 8000d54:	733b      	strb	r3, [r7, #12]
 8000d56:	e01d      	b.n	8000d94 <LED_Init+0xcc>
        cell_led_states[i] = GPIO_PIN_SET; // Assume LEDs are off (active-low logic)
 8000d58:	7b3b      	ldrb	r3, [r7, #12]
 8000d5a:	4a15      	ldr	r2, [pc, #84]	@ (8000db0 <LED_Init+0xe8>)
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	54d1      	strb	r1, [r2, r3]
        I2C_HandleTypeDef *i2c_handle = cell_leds[i].i2c_handle;
 8000d60:	7b3b      	ldrb	r3, [r7, #12]
 8000d62:	4a14      	ldr	r2, [pc, #80]	@ (8000db4 <LED_Init+0xec>)
 8000d64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000d68:	60bb      	str	r3, [r7, #8]
        uint8_t expander_id = cell_leds[i].expander_id;
 8000d6a:	7b3b      	ldrb	r3, [r7, #12]
 8000d6c:	4a11      	ldr	r2, [pc, #68]	@ (8000db4 <LED_Init+0xec>)
 8000d6e:	00db      	lsls	r3, r3, #3
 8000d70:	4413      	add	r3, r2
 8000d72:	791b      	ldrb	r3, [r3, #4]
 8000d74:	71fb      	strb	r3, [r7, #7]
        uint16_t pin = cell_leds[i].pin;
 8000d76:	7b3b      	ldrb	r3, [r7, #12]
 8000d78:	4a0e      	ldr	r2, [pc, #56]	@ (8000db4 <LED_Init+0xec>)
 8000d7a:	00db      	lsls	r3, r3, #3
 8000d7c:	4413      	add	r3, r2
 8000d7e:	88db      	ldrh	r3, [r3, #6]
 8000d80:	80bb      	strh	r3, [r7, #4]

        // Ensure LEDs are turned off at initialization
        Expander_SetPinState(i2c_handle, expander_id, pin, GPIO_PIN_SET); // Active low
 8000d82:	88ba      	ldrh	r2, [r7, #4]
 8000d84:	79f9      	ldrb	r1, [r7, #7]
 8000d86:	2301      	movs	r3, #1
 8000d88:	68b8      	ldr	r0, [r7, #8]
 8000d8a:	f002 fd0d 	bl	80037a8 <Expander_SetPinState>
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 8000d8e:	7b3b      	ldrb	r3, [r7, #12]
 8000d90:	3301      	adds	r3, #1
 8000d92:	733b      	strb	r3, [r7, #12]
 8000d94:	7b3b      	ldrb	r3, [r7, #12]
 8000d96:	2b17      	cmp	r3, #23
 8000d98:	d9de      	bls.n	8000d58 <LED_Init+0x90>
    }

}
 8000d9a:	bf00      	nop
 8000d9c:	bf00      	nop
 8000d9e:	3710      	adds	r7, #16
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20000000 	.word	0x20000000
 8000da8:	20000050 	.word	0x20000050
 8000dac:	20000070 	.word	0x20000070
 8000db0:	200009a8 	.word	0x200009a8
 8000db4:	200000a0 	.word	0x200000a0

08000db8 <LED_Toggle>:
        HAL_GPIO_WritePin(leds[led - 1].port, leds[led - 1].pin, (state == High) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}

// Toggle a specific LED
void LED_Toggle(LED_ID led) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
    if (led <= NUM_LEDS) {
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	2b0a      	cmp	r3, #10
 8000dc6:	d80e      	bhi.n	8000de6 <LED_Toggle+0x2e>
        HAL_GPIO_TogglePin(leds[led - 1].port, leds[led - 1].pin);
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	4a08      	ldr	r2, [pc, #32]	@ (8000df0 <LED_Toggle+0x38>)
 8000dce:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	3b01      	subs	r3, #1
 8000dd6:	4906      	ldr	r1, [pc, #24]	@ (8000df0 <LED_Toggle+0x38>)
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	440b      	add	r3, r1
 8000ddc:	889b      	ldrh	r3, [r3, #4]
 8000dde:	4619      	mov	r1, r3
 8000de0:	4610      	mov	r0, r2
 8000de2:	f006 fac8 	bl	8007376 <HAL_GPIO_TogglePin>
    }
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20000000 	.word	0x20000000

08000df4 <Push_ButtonHandler>:

    return id;
}

void Push_ButtonHandler(uint16_t GPIO_Pin)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	80fb      	strh	r3, [r7, #6]
    currentTime = HAL_GetTick();
 8000dfe:	f005 fbed 	bl	80065dc <HAL_GetTick>
 8000e02:	4603      	mov	r3, r0
 8000e04:	4a14      	ldr	r2, [pc, #80]	@ (8000e58 <Push_ButtonHandler+0x64>)
 8000e06:	6013      	str	r3, [r2, #0]

    for(int j = 0; j < 4; j++) {
 8000e08:	2300      	movs	r3, #0
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	e01c      	b.n	8000e48 <Push_ButtonHandler+0x54>
        if((GPIO_Pin == BUTTON_PINS[j]) && (currentTime - previousTime > 150)) {
 8000e0e:	4a13      	ldr	r2, [pc, #76]	@ (8000e5c <Push_ButtonHandler+0x68>)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e16:	88fa      	ldrh	r2, [r7, #6]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d112      	bne.n	8000e42 <Push_ButtonHandler+0x4e>
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <Push_ButtonHandler+0x64>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <Push_ButtonHandler+0x6c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	2b96      	cmp	r3, #150	@ 0x96
 8000e28:	d90b      	bls.n	8000e42 <Push_ButtonHandler+0x4e>
//        	Menu_Handler(j);
            LED_Toggle(j+1);  // Keep your existing LED toggle
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	3301      	adds	r3, #1
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff ffc0 	bl	8000db8 <LED_Toggle>
            previousTime = currentTime;
 8000e38:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <Push_ButtonHandler+0x64>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a08      	ldr	r2, [pc, #32]	@ (8000e60 <Push_ButtonHandler+0x6c>)
 8000e3e:	6013      	str	r3, [r2, #0]
            break;
 8000e40:	e006      	b.n	8000e50 <Push_ButtonHandler+0x5c>
    for(int j = 0; j < 4; j++) {
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	3301      	adds	r3, #1
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	dddf      	ble.n	8000e0e <Push_ButtonHandler+0x1a>
        }
    }
}
 8000e4e:	bf00      	nop
 8000e50:	bf00      	nop
 8000e52:	3710      	adds	r7, #16
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	200009a0 	.word	0x200009a0
 8000e5c:	0800a944 	.word	0x0800a944
 8000e60:	200009a4 	.word	0x200009a4

08000e64 <intToBinary>:
uint8_t misoCell11Res1 [2];
uint8_t misoCell11Res2 [2];
uint8_t misoCell11Res3 [2];


void intToBinary(int num, int *binaryArray) {
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
		    for (int i = 0; i < 10; i++) {
 8000e6e:	2300      	movs	r3, #0
 8000e70:	60fb      	str	r3, [r7, #12]
 8000e72:	e00e      	b.n	8000e92 <intToBinary+0x2e>
		        binaryArray[15 - i] = (num >> i) & 1;
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	411a      	asrs	r2, r3
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f1c3 030f 	rsb	r3, r3, #15
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	6839      	ldr	r1, [r7, #0]
 8000e84:	440b      	add	r3, r1
 8000e86:	f002 0201 	and.w	r2, r2, #1
 8000e8a:	601a      	str	r2, [r3, #0]
		    for (int i = 0; i < 10; i++) {
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	2b09      	cmp	r3, #9
 8000e96:	dded      	ble.n	8000e74 <intToBinary+0x10>
		    }
		}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <assignBytes>:

void assignBytes(int *resArray, uint8_t *r) {
 8000ea6:	b480      	push	{r7}
 8000ea8:	b085      	sub	sp, #20
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
		    r[0] = 0;
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
		    r[1] = 0;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < 8; i++) {
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	e02b      	b.n	8000f1c <assignBytes+0x76>

		        r[0] |= (resArray[i] << (7 - i));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b25a      	sxtb	r2, r3
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	6879      	ldr	r1, [r7, #4]
 8000ed0:	440b      	add	r3, r1
 8000ed2:	6819      	ldr	r1, [r3, #0]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f1c3 0307 	rsb	r3, r3, #7
 8000eda:	fa01 f303 	lsl.w	r3, r1, r3
 8000ede:	b25b      	sxtb	r3, r3
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	b25b      	sxtb	r3, r3
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	701a      	strb	r2, [r3, #0]
		        r[1] |= (resArray[i + 8] << (7 - i));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	3301      	adds	r3, #1
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b25a      	sxtb	r2, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	3308      	adds	r3, #8
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	6879      	ldr	r1, [r7, #4]
 8000efa:	440b      	add	r3, r1
 8000efc:	6819      	ldr	r1, [r3, #0]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f1c3 0307 	rsb	r3, r3, #7
 8000f04:	fa01 f303 	lsl.w	r3, r1, r3
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b25a      	sxtb	r2, r3
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	3301      	adds	r3, #1
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	701a      	strb	r2, [r3, #0]
		    for (int i = 0; i < 8; i++) {
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	2b07      	cmp	r3, #7
 8000f20:	ddd0      	ble.n	8000ec4 <assignBytes+0x1e>
		    }
		}
 8000f22:	bf00      	nop
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <cell12_Temp_01_Set>:
		}
		return true;

	}

void cell12_Temp_01_Set(float resistance){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b096      	sub	sp, #88	@ 0x58
 8000f34:	af02      	add	r7, sp, #8
 8000f36:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff faba 	bl	80004b4 <__aeabi_f2d>
 8000f40:	f04f 0200 	mov.w	r2, #0
 8000f44:	4b4c      	ldr	r3, [pc, #304]	@ (8001078 <cell12_Temp_01_Set+0x148>)
 8000f46:	f7ff fc37 	bl	80007b8 <__aeabi_ddiv>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	4610      	mov	r0, r2
 8000f50:	4619      	mov	r1, r3
 8000f52:	f04f 0200 	mov.w	r2, #0
 8000f56:	4b49      	ldr	r3, [pc, #292]	@ (800107c <cell12_Temp_01_Set+0x14c>)
 8000f58:	f7ff fb04 	bl	8000564 <__aeabi_dmul>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	4610      	mov	r0, r2
 8000f62:	4619      	mov	r1, r3
 8000f64:	f7ff fd10 	bl	8000988 <__aeabi_d2iz>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8000f6c:	f107 030c 	add.w	r3, r7, #12
 8000f70:	2240      	movs	r2, #64	@ 0x40
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f009 fc1d 	bl	800a7b4 <memset>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8000f7e:	f107 030c 	add.w	r3, r7, #12
 8000f82:	4619      	mov	r1, r3
 8000f84:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000f86:	f7ff ff6d 	bl	8000e64 <intToBinary>
	assignBytes(resArray, resByteArray);
 8000f8a:	f107 0208 	add.w	r2, r7, #8
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	4611      	mov	r1, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff ff86 	bl	8000ea6 <assignBytes>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	4838      	ldr	r0, [pc, #224]	@ (8001080 <cell12_Temp_01_Set+0x150>)
 8000fa0:	f006 f9d0 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000fa4:	200a      	movs	r0, #10
 8000fa6:	f005 fb25 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8000faa:	2201      	movs	r2, #1
 8000fac:	2102      	movs	r1, #2
 8000fae:	4835      	ldr	r0, [pc, #212]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 8000fb0:	f006 f9c8 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000fb4:	200a      	movs	r0, #10
 8000fb6:	f005 fb1d 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2102      	movs	r1, #2
 8000fbe:	4831      	ldr	r0, [pc, #196]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 8000fc0:	f006 f9c0 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8000fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc8:	2202      	movs	r2, #2
 8000fca:	492f      	ldr	r1, [pc, #188]	@ (8001088 <cell12_Temp_01_Set+0x158>)
 8000fcc:	482f      	ldr	r0, [pc, #188]	@ (800108c <cell12_Temp_01_Set+0x15c>)
 8000fce:	f007 ff86 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	482b      	ldr	r0, [pc, #172]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 8000fd8:	f006 f9b4 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000fdc:	200a      	movs	r0, #10
 8000fde:	f005 fb09 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2102      	movs	r1, #2
 8000fe6:	4827      	ldr	r0, [pc, #156]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 8000fe8:	f006 f9ac 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8000fec:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff0:	2202      	movs	r2, #2
 8000ff2:	4927      	ldr	r1, [pc, #156]	@ (8001090 <cell12_Temp_01_Set+0x160>)
 8000ff4:	4825      	ldr	r0, [pc, #148]	@ (800108c <cell12_Temp_01_Set+0x15c>)
 8000ff6:	f007 ff72 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2102      	movs	r1, #2
 8000ffe:	4821      	ldr	r0, [pc, #132]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 8001000:	f006 f9a0 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001004:	200a      	movs	r0, #10
 8001006:	f005 faf5 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	2102      	movs	r1, #2
 800100e:	481d      	ldr	r0, [pc, #116]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 8001010:	f006 f998 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001014:	f107 0108 	add.w	r1, r7, #8
 8001018:	f04f 33ff 	mov.w	r3, #4294967295
 800101c:	2202      	movs	r2, #2
 800101e:	481b      	ldr	r0, [pc, #108]	@ (800108c <cell12_Temp_01_Set+0x15c>)
 8001020:	f007 ff5d 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2102      	movs	r1, #2
 8001028:	4816      	ldr	r0, [pc, #88]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 800102a:	f006 f98b 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800102e:	200a      	movs	r0, #10
 8001030:	f005 fae0 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001034:	2200      	movs	r2, #0
 8001036:	2102      	movs	r1, #2
 8001038:	4812      	ldr	r0, [pc, #72]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 800103a:	f006 f983 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2302      	movs	r3, #2
 8001046:	4a13      	ldr	r2, [pc, #76]	@ (8001094 <cell12_Temp_01_Set+0x164>)
 8001048:	4913      	ldr	r1, [pc, #76]	@ (8001098 <cell12_Temp_01_Set+0x168>)
 800104a:	4810      	ldr	r0, [pc, #64]	@ (800108c <cell12_Temp_01_Set+0x15c>)
 800104c:	f008 f88b 	bl	8009166 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2102      	movs	r1, #2
 8001054:	480b      	ldr	r0, [pc, #44]	@ (8001084 <cell12_Temp_01_Set+0x154>)
 8001056:	f006 f975 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800105a:	200a      	movs	r0, #10
 800105c:	f005 faca 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 8001060:	2200      	movs	r2, #0
 8001062:	2101      	movs	r1, #1
 8001064:	4806      	ldr	r0, [pc, #24]	@ (8001080 <cell12_Temp_01_Set+0x150>)
 8001066:	f006 f96d 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800106a:	200a      	movs	r0, #10
 800106c:	f005 fac2 	bl	80065f4 <HAL_Delay>

}
 8001070:	bf00      	nop
 8001072:	3750      	adds	r7, #80	@ 0x50
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40490000 	.word	0x40490000
 800107c:	40900000 	.word	0x40900000
 8001080:	40020000 	.word	0x40020000
 8001084:	40020800 	.word	0x40020800
 8001088:	200009c0 	.word	0x200009c0
 800108c:	20001228 	.word	0x20001228
 8001090:	20000160 	.word	0x20000160
 8001094:	200009c4 	.word	0x200009c4
 8001098:	20000164 	.word	0x20000164

0800109c <cell12_Temp_02_Set>:

void cell12_Temp_02_Set(float resistance){
 800109c:	b580      	push	{r7, lr}
 800109e:	b096      	sub	sp, #88	@ 0x58
 80010a0:	af02      	add	r7, sp, #8
 80010a2:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff fa04 	bl	80004b4 <__aeabi_f2d>
 80010ac:	f04f 0200 	mov.w	r2, #0
 80010b0:	4b51      	ldr	r3, [pc, #324]	@ (80011f8 <cell12_Temp_02_Set+0x15c>)
 80010b2:	f7ff fb81 	bl	80007b8 <__aeabi_ddiv>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4610      	mov	r0, r2
 80010bc:	4619      	mov	r1, r3
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	4b4e      	ldr	r3, [pc, #312]	@ (80011fc <cell12_Temp_02_Set+0x160>)
 80010c4:	f7ff fa4e 	bl	8000564 <__aeabi_dmul>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4610      	mov	r0, r2
 80010ce:	4619      	mov	r1, r3
 80010d0:	f7ff fc5a 	bl	8000988 <__aeabi_d2iz>
 80010d4:	4603      	mov	r3, r0
 80010d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	2240      	movs	r2, #64	@ 0x40
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f009 fb67 	bl	800a7b4 <memset>
 80010e6:	2301      	movs	r3, #1
 80010e8:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	4619      	mov	r1, r3
 80010f0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80010f2:	f7ff feb7 	bl	8000e64 <intToBinary>
	assignBytes(resArray, resByteArray);
 80010f6:	f107 0208 	add.w	r2, r7, #8
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	4611      	mov	r1, r2
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fed0 	bl	8000ea6 <assignBytes>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_SET);
 8001106:	2201      	movs	r2, #1
 8001108:	2101      	movs	r1, #1
 800110a:	483d      	ldr	r0, [pc, #244]	@ (8001200 <cell12_Temp_02_Set+0x164>)
 800110c:	f006 f91a 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001110:	200a      	movs	r0, #10
 8001112:	f005 fa6f 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001116:	2201      	movs	r2, #1
 8001118:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800111c:	4839      	ldr	r0, [pc, #228]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 800111e:	f006 f911 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001122:	200a      	movs	r0, #10
 8001124:	f005 fa66 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800112e:	4835      	ldr	r0, [pc, #212]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 8001130:	f006 f908 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001134:	f04f 33ff 	mov.w	r3, #4294967295
 8001138:	2202      	movs	r2, #2
 800113a:	4933      	ldr	r1, [pc, #204]	@ (8001208 <cell12_Temp_02_Set+0x16c>)
 800113c:	4833      	ldr	r0, [pc, #204]	@ (800120c <cell12_Temp_02_Set+0x170>)
 800113e:	f007 fece 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001142:	2201      	movs	r2, #1
 8001144:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001148:	482e      	ldr	r0, [pc, #184]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 800114a:	f006 f8fb 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800114e:	200a      	movs	r0, #10
 8001150:	f005 fa50 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001154:	2200      	movs	r2, #0
 8001156:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800115a:	482a      	ldr	r0, [pc, #168]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 800115c:	f006 f8f2 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8001160:	f04f 33ff 	mov.w	r3, #4294967295
 8001164:	2202      	movs	r2, #2
 8001166:	492a      	ldr	r1, [pc, #168]	@ (8001210 <cell12_Temp_02_Set+0x174>)
 8001168:	4828      	ldr	r0, [pc, #160]	@ (800120c <cell12_Temp_02_Set+0x170>)
 800116a:	f007 feb8 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800116e:	2201      	movs	r2, #1
 8001170:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001174:	4823      	ldr	r0, [pc, #140]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 8001176:	f006 f8e5 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800117a:	200a      	movs	r0, #10
 800117c:	f005 fa3a 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001186:	481f      	ldr	r0, [pc, #124]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 8001188:	f006 f8dc 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 800118c:	f107 0108 	add.w	r1, r7, #8
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	2202      	movs	r2, #2
 8001196:	481d      	ldr	r0, [pc, #116]	@ (800120c <cell12_Temp_02_Set+0x170>)
 8001198:	f007 fea1 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800119c:	2201      	movs	r2, #1
 800119e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a2:	4818      	ldr	r0, [pc, #96]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 80011a4:	f006 f8ce 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80011a8:	200a      	movs	r0, #10
 80011aa:	f005 fa23 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011b4:	4813      	ldr	r0, [pc, #76]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 80011b6:	f006 f8c5 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80011ba:	f04f 33ff 	mov.w	r3, #4294967295
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	2302      	movs	r3, #2
 80011c2:	4a14      	ldr	r2, [pc, #80]	@ (8001214 <cell12_Temp_02_Set+0x178>)
 80011c4:	4914      	ldr	r1, [pc, #80]	@ (8001218 <cell12_Temp_02_Set+0x17c>)
 80011c6:	4811      	ldr	r0, [pc, #68]	@ (800120c <cell12_Temp_02_Set+0x170>)
 80011c8:	f007 ffcd 	bl	8009166 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80011cc:	2201      	movs	r2, #1
 80011ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011d2:	480c      	ldr	r0, [pc, #48]	@ (8001204 <cell12_Temp_02_Set+0x168>)
 80011d4:	f006 f8b6 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80011d8:	200a      	movs	r0, #10
 80011da:	f005 fa0b 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2101      	movs	r1, #1
 80011e2:	4807      	ldr	r0, [pc, #28]	@ (8001200 <cell12_Temp_02_Set+0x164>)
 80011e4:	f006 f8ae 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80011e8:	200a      	movs	r0, #10
 80011ea:	f005 fa03 	bl	80065f4 <HAL_Delay>

}
 80011ee:	bf00      	nop
 80011f0:	3750      	adds	r7, #80	@ 0x50
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40490000 	.word	0x40490000
 80011fc:	40900000 	.word	0x40900000
 8001200:	40020800 	.word	0x40020800
 8001204:	40021400 	.word	0x40021400
 8001208:	200009c0 	.word	0x200009c0
 800120c:	20001228 	.word	0x20001228
 8001210:	20000160 	.word	0x20000160
 8001214:	200009c4 	.word	0x200009c4
 8001218:	20000164 	.word	0x20000164

0800121c <cell12_Temp_03_Set>:

void cell12_Temp_03_Set(float resistance){
 800121c:	b580      	push	{r7, lr}
 800121e:	b096      	sub	sp, #88	@ 0x58
 8001220:	af02      	add	r7, sp, #8
 8001222:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff f944 	bl	80004b4 <__aeabi_f2d>
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	4b4d      	ldr	r3, [pc, #308]	@ (8001368 <cell12_Temp_03_Set+0x14c>)
 8001232:	f7ff fac1 	bl	80007b8 <__aeabi_ddiv>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4610      	mov	r0, r2
 800123c:	4619      	mov	r1, r3
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	4b4a      	ldr	r3, [pc, #296]	@ (800136c <cell12_Temp_03_Set+0x150>)
 8001244:	f7ff f98e 	bl	8000564 <__aeabi_dmul>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4610      	mov	r0, r2
 800124e:	4619      	mov	r1, r3
 8001250:	f7ff fb9a 	bl	8000988 <__aeabi_d2iz>
 8001254:	4603      	mov	r3, r0
 8001256:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001258:	f107 030c 	add.w	r3, r7, #12
 800125c:	2240      	movs	r2, #64	@ 0x40
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f009 faa7 	bl	800a7b4 <memset>
 8001266:	2301      	movs	r3, #1
 8001268:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	4619      	mov	r1, r3
 8001270:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001272:	f7ff fdf7 	bl	8000e64 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001276:	f107 0208 	add.w	r2, r7, #8
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	4611      	mov	r1, r2
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fe10 	bl	8000ea6 <assignBytes>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800128c:	4838      	ldr	r0, [pc, #224]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 800128e:	f006 f859 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001292:	200a      	movs	r0, #10
 8001294:	f005 f9ae 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001298:	2201      	movs	r2, #1
 800129a:	2140      	movs	r1, #64	@ 0x40
 800129c:	4834      	ldr	r0, [pc, #208]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 800129e:	f006 f851 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012a2:	200a      	movs	r0, #10
 80012a4:	f005 f9a6 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2140      	movs	r1, #64	@ 0x40
 80012ac:	4830      	ldr	r0, [pc, #192]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 80012ae:	f006 f849 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	2202      	movs	r2, #2
 80012b8:	492e      	ldr	r1, [pc, #184]	@ (8001374 <cell12_Temp_03_Set+0x158>)
 80012ba:	482f      	ldr	r0, [pc, #188]	@ (8001378 <cell12_Temp_03_Set+0x15c>)
 80012bc:	f007 fe0f 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80012c0:	2201      	movs	r2, #1
 80012c2:	2140      	movs	r1, #64	@ 0x40
 80012c4:	482a      	ldr	r0, [pc, #168]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 80012c6:	f006 f83d 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012ca:	200a      	movs	r0, #10
 80012cc:	f005 f992 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2140      	movs	r1, #64	@ 0x40
 80012d4:	4826      	ldr	r0, [pc, #152]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 80012d6:	f006 f835 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	2202      	movs	r2, #2
 80012e0:	4926      	ldr	r1, [pc, #152]	@ (800137c <cell12_Temp_03_Set+0x160>)
 80012e2:	4825      	ldr	r0, [pc, #148]	@ (8001378 <cell12_Temp_03_Set+0x15c>)
 80012e4:	f007 fdfb 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80012e8:	2201      	movs	r2, #1
 80012ea:	2140      	movs	r1, #64	@ 0x40
 80012ec:	4820      	ldr	r0, [pc, #128]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 80012ee:	f006 f829 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012f2:	200a      	movs	r0, #10
 80012f4:	f005 f97e 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2140      	movs	r1, #64	@ 0x40
 80012fc:	481c      	ldr	r0, [pc, #112]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 80012fe:	f006 f821 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001302:	f107 0108 	add.w	r1, r7, #8
 8001306:	f04f 33ff 	mov.w	r3, #4294967295
 800130a:	2202      	movs	r2, #2
 800130c:	481a      	ldr	r0, [pc, #104]	@ (8001378 <cell12_Temp_03_Set+0x15c>)
 800130e:	f007 fde6 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001312:	2201      	movs	r2, #1
 8001314:	2140      	movs	r1, #64	@ 0x40
 8001316:	4816      	ldr	r0, [pc, #88]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 8001318:	f006 f814 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800131c:	200a      	movs	r0, #10
 800131e:	f005 f969 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	2140      	movs	r1, #64	@ 0x40
 8001326:	4812      	ldr	r0, [pc, #72]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 8001328:	f006 f80c 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 800132c:	f04f 33ff 	mov.w	r3, #4294967295
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2302      	movs	r3, #2
 8001334:	4a12      	ldr	r2, [pc, #72]	@ (8001380 <cell12_Temp_03_Set+0x164>)
 8001336:	4913      	ldr	r1, [pc, #76]	@ (8001384 <cell12_Temp_03_Set+0x168>)
 8001338:	480f      	ldr	r0, [pc, #60]	@ (8001378 <cell12_Temp_03_Set+0x15c>)
 800133a:	f007 ff14 	bl	8009166 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800133e:	2201      	movs	r2, #1
 8001340:	2140      	movs	r1, #64	@ 0x40
 8001342:	480b      	ldr	r0, [pc, #44]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 8001344:	f005 fffe 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001348:	200a      	movs	r0, #10
 800134a:	f005 f953 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001354:	4806      	ldr	r0, [pc, #24]	@ (8001370 <cell12_Temp_03_Set+0x154>)
 8001356:	f005 fff5 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800135a:	200a      	movs	r0, #10
 800135c:	f005 f94a 	bl	80065f4 <HAL_Delay>

}
 8001360:	bf00      	nop
 8001362:	3750      	adds	r7, #80	@ 0x50
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40490000 	.word	0x40490000
 800136c:	40900000 	.word	0x40900000
 8001370:	40021400 	.word	0x40021400
 8001374:	200009c0 	.word	0x200009c0
 8001378:	20001228 	.word	0x20001228
 800137c:	20000160 	.word	0x20000160
 8001380:	200009c4 	.word	0x200009c4
 8001384:	20000164 	.word	0x20000164

08001388 <cell11_Temp_01_Set>:

void cell11_Temp_01_Set(float resistance){
 8001388:	b580      	push	{r7, lr}
 800138a:	b096      	sub	sp, #88	@ 0x58
 800138c:	af02      	add	r7, sp, #8
 800138e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff f88e 	bl	80004b4 <__aeabi_f2d>
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	4b52      	ldr	r3, [pc, #328]	@ (80014e8 <cell11_Temp_01_Set+0x160>)
 800139e:	f7ff fa0b 	bl	80007b8 <__aeabi_ddiv>
 80013a2:	4602      	mov	r2, r0
 80013a4:	460b      	mov	r3, r1
 80013a6:	4610      	mov	r0, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	4b4f      	ldr	r3, [pc, #316]	@ (80014ec <cell11_Temp_01_Set+0x164>)
 80013b0:	f7ff f8d8 	bl	8000564 <__aeabi_dmul>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	f7ff fae4 	bl	8000988 <__aeabi_d2iz>
 80013c0:	4603      	mov	r3, r0
 80013c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	2240      	movs	r2, #64	@ 0x40
 80013ca:	2100      	movs	r1, #0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f009 f9f1 	bl	800a7b4 <memset>
 80013d2:	2301      	movs	r3, #1
 80013d4:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80013d6:	f107 030c 	add.w	r3, r7, #12
 80013da:	4619      	mov	r1, r3
 80013dc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80013de:	f7ff fd41 	bl	8000e64 <intToBinary>
	assignBytes(resArray, resByteArray);
 80013e2:	f107 0208 	add.w	r2, r7, #8
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	4611      	mov	r1, r2
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fd5a 	bl	8000ea6 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013f8:	483d      	ldr	r0, [pc, #244]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 80013fa:	f005 ffa3 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80013fe:	200a      	movs	r0, #10
 8001400:	f005 f8f8 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800140a:	4839      	ldr	r0, [pc, #228]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 800140c:	f005 ff9a 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001410:	200a      	movs	r0, #10
 8001412:	f005 f8ef 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800141c:	4834      	ldr	r0, [pc, #208]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 800141e:	f005 ff91 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	2202      	movs	r2, #2
 8001428:	4932      	ldr	r1, [pc, #200]	@ (80014f4 <cell11_Temp_01_Set+0x16c>)
 800142a:	4833      	ldr	r0, [pc, #204]	@ (80014f8 <cell11_Temp_01_Set+0x170>)
 800142c:	f007 fd57 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001436:	482e      	ldr	r0, [pc, #184]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 8001438:	f005 ff84 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800143c:	200a      	movs	r0, #10
 800143e:	f005 f8d9 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001448:	4829      	ldr	r0, [pc, #164]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 800144a:	f005 ff7b 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800144e:	f04f 33ff 	mov.w	r3, #4294967295
 8001452:	2202      	movs	r2, #2
 8001454:	4929      	ldr	r1, [pc, #164]	@ (80014fc <cell11_Temp_01_Set+0x174>)
 8001456:	4828      	ldr	r0, [pc, #160]	@ (80014f8 <cell11_Temp_01_Set+0x170>)
 8001458:	f007 fd41 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800145c:	2201      	movs	r2, #1
 800145e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001462:	4823      	ldr	r0, [pc, #140]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 8001464:	f005 ff6e 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001468:	200a      	movs	r0, #10
 800146a:	f005 f8c3 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001474:	481e      	ldr	r0, [pc, #120]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 8001476:	f005 ff65 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 800147a:	f107 0108 	add.w	r1, r7, #8
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	2202      	movs	r2, #2
 8001484:	481c      	ldr	r0, [pc, #112]	@ (80014f8 <cell11_Temp_01_Set+0x170>)
 8001486:	f007 fd2a 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800148a:	2201      	movs	r2, #1
 800148c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001490:	4817      	ldr	r0, [pc, #92]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 8001492:	f005 ff57 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001496:	200a      	movs	r0, #10
 8001498:	f005 f8ac 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800149c:	2200      	movs	r2, #0
 800149e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014a2:	4813      	ldr	r0, [pc, #76]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 80014a4:	f005 ff4e 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2302      	movs	r3, #2
 80014b0:	4a13      	ldr	r2, [pc, #76]	@ (8001500 <cell11_Temp_01_Set+0x178>)
 80014b2:	4914      	ldr	r1, [pc, #80]	@ (8001504 <cell11_Temp_01_Set+0x17c>)
 80014b4:	4810      	ldr	r0, [pc, #64]	@ (80014f8 <cell11_Temp_01_Set+0x170>)
 80014b6:	f007 fe56 	bl	8009166 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80014ba:	2201      	movs	r2, #1
 80014bc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014c0:	480b      	ldr	r0, [pc, #44]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 80014c2:	f005 ff3f 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014c6:	200a      	movs	r0, #10
 80014c8:	f005 f894 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d2:	4807      	ldr	r0, [pc, #28]	@ (80014f0 <cell11_Temp_01_Set+0x168>)
 80014d4:	f005 ff36 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014d8:	200a      	movs	r0, #10
 80014da:	f005 f88b 	bl	80065f4 <HAL_Delay>

}
 80014de:	bf00      	nop
 80014e0:	3750      	adds	r7, #80	@ 0x50
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40490000 	.word	0x40490000
 80014ec:	40900000 	.word	0x40900000
 80014f0:	40021c00 	.word	0x40021c00
 80014f4:	200009c0 	.word	0x200009c0
 80014f8:	20001280 	.word	0x20001280
 80014fc:	20000160 	.word	0x20000160
 8001500:	200009c4 	.word	0x200009c4
 8001504:	20000164 	.word	0x20000164

08001508 <cell11_Temp_02_Set>:

void cell11_Temp_02_Set(float resistance){
 8001508:	b580      	push	{r7, lr}
 800150a:	b096      	sub	sp, #88	@ 0x58
 800150c:	af02      	add	r7, sp, #8
 800150e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7fe ffce 	bl	80004b4 <__aeabi_f2d>
 8001518:	f04f 0200 	mov.w	r2, #0
 800151c:	4b52      	ldr	r3, [pc, #328]	@ (8001668 <cell11_Temp_02_Set+0x160>)
 800151e:	f7ff f94b 	bl	80007b8 <__aeabi_ddiv>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	4610      	mov	r0, r2
 8001528:	4619      	mov	r1, r3
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b4f      	ldr	r3, [pc, #316]	@ (800166c <cell11_Temp_02_Set+0x164>)
 8001530:	f7ff f818 	bl	8000564 <__aeabi_dmul>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff fa24 	bl	8000988 <__aeabi_d2iz>
 8001540:	4603      	mov	r3, r0
 8001542:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	2240      	movs	r2, #64	@ 0x40
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f009 f931 	bl	800a7b4 <memset>
 8001552:	2301      	movs	r3, #1
 8001554:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	4619      	mov	r1, r3
 800155c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800155e:	f7ff fc81 	bl	8000e64 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001562:	f107 0208 	add.w	r2, r7, #8
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	4611      	mov	r1, r2
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff fc9a 	bl	8000ea6 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_SET);
 8001572:	2201      	movs	r2, #1
 8001574:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001578:	483d      	ldr	r0, [pc, #244]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 800157a:	f005 fee3 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800157e:	200a      	movs	r0, #10
 8001580:	f005 f838 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001584:	2201      	movs	r2, #1
 8001586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800158a:	4839      	ldr	r0, [pc, #228]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 800158c:	f005 feda 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001590:	200a      	movs	r0, #10
 8001592:	f005 f82f 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001596:	2200      	movs	r2, #0
 8001598:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800159c:	4834      	ldr	r0, [pc, #208]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 800159e:	f005 fed1 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
 80015a6:	2202      	movs	r2, #2
 80015a8:	4932      	ldr	r1, [pc, #200]	@ (8001674 <cell11_Temp_02_Set+0x16c>)
 80015aa:	4833      	ldr	r0, [pc, #204]	@ (8001678 <cell11_Temp_02_Set+0x170>)
 80015ac:	f007 fc97 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b6:	482e      	ldr	r0, [pc, #184]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 80015b8:	f005 fec4 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015bc:	200a      	movs	r0, #10
 80015be:	f005 f819 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015c8:	4829      	ldr	r0, [pc, #164]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 80015ca:	f005 febb 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	2202      	movs	r2, #2
 80015d4:	4929      	ldr	r1, [pc, #164]	@ (800167c <cell11_Temp_02_Set+0x174>)
 80015d6:	4828      	ldr	r0, [pc, #160]	@ (8001678 <cell11_Temp_02_Set+0x170>)
 80015d8:	f007 fc81 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80015dc:	2201      	movs	r2, #1
 80015de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015e2:	4823      	ldr	r0, [pc, #140]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 80015e4:	f005 feae 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015e8:	200a      	movs	r0, #10
 80015ea:	f005 f803 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f4:	481e      	ldr	r0, [pc, #120]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 80015f6:	f005 fea5 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80015fa:	f107 0108 	add.w	r1, r7, #8
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001602:	2202      	movs	r2, #2
 8001604:	481c      	ldr	r0, [pc, #112]	@ (8001678 <cell11_Temp_02_Set+0x170>)
 8001606:	f007 fc6a 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800160a:	2201      	movs	r2, #1
 800160c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001610:	4817      	ldr	r0, [pc, #92]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 8001612:	f005 fe97 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001616:	200a      	movs	r0, #10
 8001618:	f004 ffec 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001622:	4813      	ldr	r0, [pc, #76]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 8001624:	f005 fe8e 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	2302      	movs	r3, #2
 8001630:	4a13      	ldr	r2, [pc, #76]	@ (8001680 <cell11_Temp_02_Set+0x178>)
 8001632:	4914      	ldr	r1, [pc, #80]	@ (8001684 <cell11_Temp_02_Set+0x17c>)
 8001634:	4810      	ldr	r0, [pc, #64]	@ (8001678 <cell11_Temp_02_Set+0x170>)
 8001636:	f007 fd96 	bl	8009166 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001640:	480b      	ldr	r0, [pc, #44]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 8001642:	f005 fe7f 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001646:	200a      	movs	r0, #10
 8001648:	f004 ffd4 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 800164c:	2200      	movs	r2, #0
 800164e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001652:	4807      	ldr	r0, [pc, #28]	@ (8001670 <cell11_Temp_02_Set+0x168>)
 8001654:	f005 fe76 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001658:	200a      	movs	r0, #10
 800165a:	f004 ffcb 	bl	80065f4 <HAL_Delay>

}
 800165e:	bf00      	nop
 8001660:	3750      	adds	r7, #80	@ 0x50
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40490000 	.word	0x40490000
 800166c:	40900000 	.word	0x40900000
 8001670:	40021c00 	.word	0x40021c00
 8001674:	200009c0 	.word	0x200009c0
 8001678:	20001280 	.word	0x20001280
 800167c:	20000160 	.word	0x20000160
 8001680:	200009c4 	.word	0x200009c4
 8001684:	20000164 	.word	0x20000164

08001688 <cell11_Temp_03_Set>:

void cell11_Temp_03_Set(float resistance){
 8001688:	b580      	push	{r7, lr}
 800168a:	b096      	sub	sp, #88	@ 0x58
 800168c:	af02      	add	r7, sp, #8
 800168e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7fe ff0e 	bl	80004b4 <__aeabi_f2d>
 8001698:	f04f 0200 	mov.w	r2, #0
 800169c:	4b51      	ldr	r3, [pc, #324]	@ (80017e4 <cell11_Temp_03_Set+0x15c>)
 800169e:	f7ff f88b 	bl	80007b8 <__aeabi_ddiv>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	4b4e      	ldr	r3, [pc, #312]	@ (80017e8 <cell11_Temp_03_Set+0x160>)
 80016b0:	f7fe ff58 	bl	8000564 <__aeabi_dmul>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	4610      	mov	r0, r2
 80016ba:	4619      	mov	r1, r3
 80016bc:	f7ff f964 	bl	8000988 <__aeabi_d2iz>
 80016c0:	4603      	mov	r3, r0
 80016c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80016c4:	f107 030c 	add.w	r3, r7, #12
 80016c8:	2240      	movs	r2, #64	@ 0x40
 80016ca:	2100      	movs	r1, #0
 80016cc:	4618      	mov	r0, r3
 80016ce:	f009 f871 	bl	800a7b4 <memset>
 80016d2:	2301      	movs	r3, #1
 80016d4:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	4619      	mov	r1, r3
 80016dc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016de:	f7ff fbc1 	bl	8000e64 <intToBinary>
	assignBytes(resArray, resByteArray);
 80016e2:	f107 0208 	add.w	r2, r7, #8
 80016e6:	f107 030c 	add.w	r3, r7, #12
 80016ea:	4611      	mov	r1, r2
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fbda 	bl	8000ea6 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 80016f2:	2201      	movs	r2, #1
 80016f4:	2140      	movs	r1, #64	@ 0x40
 80016f6:	483d      	ldr	r0, [pc, #244]	@ (80017ec <cell11_Temp_03_Set+0x164>)
 80016f8:	f005 fe24 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016fc:	200a      	movs	r0, #10
 80016fe:	f004 ff79 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001702:	2201      	movs	r2, #1
 8001704:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001708:	4839      	ldr	r0, [pc, #228]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 800170a:	f005 fe1b 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800170e:	200a      	movs	r0, #10
 8001710:	f004 ff70 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001714:	2200      	movs	r2, #0
 8001716:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800171a:	4835      	ldr	r0, [pc, #212]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 800171c:	f005 fe12 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001720:	f04f 33ff 	mov.w	r3, #4294967295
 8001724:	2202      	movs	r2, #2
 8001726:	4933      	ldr	r1, [pc, #204]	@ (80017f4 <cell11_Temp_03_Set+0x16c>)
 8001728:	4833      	ldr	r0, [pc, #204]	@ (80017f8 <cell11_Temp_03_Set+0x170>)
 800172a:	f007 fbd8 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800172e:	2201      	movs	r2, #1
 8001730:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001734:	482e      	ldr	r0, [pc, #184]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 8001736:	f005 fe05 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800173a:	200a      	movs	r0, #10
 800173c:	f004 ff5a 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001740:	2200      	movs	r2, #0
 8001742:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001746:	482a      	ldr	r0, [pc, #168]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 8001748:	f005 fdfc 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800174c:	f04f 33ff 	mov.w	r3, #4294967295
 8001750:	2202      	movs	r2, #2
 8001752:	492a      	ldr	r1, [pc, #168]	@ (80017fc <cell11_Temp_03_Set+0x174>)
 8001754:	4828      	ldr	r0, [pc, #160]	@ (80017f8 <cell11_Temp_03_Set+0x170>)
 8001756:	f007 fbc2 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800175a:	2201      	movs	r2, #1
 800175c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001760:	4823      	ldr	r0, [pc, #140]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 8001762:	f005 fdef 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001766:	200a      	movs	r0, #10
 8001768:	f004 ff44 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001772:	481f      	ldr	r0, [pc, #124]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 8001774:	f005 fde6 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001778:	f107 0108 	add.w	r1, r7, #8
 800177c:	f04f 33ff 	mov.w	r3, #4294967295
 8001780:	2202      	movs	r2, #2
 8001782:	481d      	ldr	r0, [pc, #116]	@ (80017f8 <cell11_Temp_03_Set+0x170>)
 8001784:	f007 fbab 	bl	8008ede <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001788:	2201      	movs	r2, #1
 800178a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800178e:	4818      	ldr	r0, [pc, #96]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 8001790:	f005 fdd8 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001794:	200a      	movs	r0, #10
 8001796:	f004 ff2d 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800179a:	2200      	movs	r2, #0
 800179c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017a0:	4813      	ldr	r0, [pc, #76]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 80017a2:	f005 fdcf 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80017a6:	f04f 33ff 	mov.w	r3, #4294967295
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	2302      	movs	r3, #2
 80017ae:	4a14      	ldr	r2, [pc, #80]	@ (8001800 <cell11_Temp_03_Set+0x178>)
 80017b0:	4914      	ldr	r1, [pc, #80]	@ (8001804 <cell11_Temp_03_Set+0x17c>)
 80017b2:	4811      	ldr	r0, [pc, #68]	@ (80017f8 <cell11_Temp_03_Set+0x170>)
 80017b4:	f007 fcd7 	bl	8009166 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80017b8:	2201      	movs	r2, #1
 80017ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017be:	480c      	ldr	r0, [pc, #48]	@ (80017f0 <cell11_Temp_03_Set+0x168>)
 80017c0:	f005 fdc0 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017c4:	200a      	movs	r0, #10
 80017c6:	f004 ff15 	bl	80065f4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2140      	movs	r1, #64	@ 0x40
 80017ce:	4807      	ldr	r0, [pc, #28]	@ (80017ec <cell11_Temp_03_Set+0x164>)
 80017d0:	f005 fdb8 	bl	8007344 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017d4:	200a      	movs	r0, #10
 80017d6:	f004 ff0d 	bl	80065f4 <HAL_Delay>

}
 80017da:	bf00      	nop
 80017dc:	3750      	adds	r7, #80	@ 0x50
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40490000 	.word	0x40490000
 80017e8:	40900000 	.word	0x40900000
 80017ec:	40021c00 	.word	0x40021c00
 80017f0:	40020400 	.word	0x40020400
 80017f4:	200009c0 	.word	0x200009c0
 80017f8:	20001280 	.word	0x20001280
 80017fc:	20000160 	.word	0x20000160
 8001800:	200009c4 	.word	0x200009c4
 8001804:	20000164 	.word	0x20000164

08001808 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	460b      	mov	r3, r1
 8001814:	72fb      	strb	r3, [r7, #11]
 8001816:	4613      	mov	r3, r2
 8001818:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 800181a:	7afb      	ldrb	r3, [r7, #11]
 800181c:	2b4b      	cmp	r3, #75	@ 0x4b
 800181e:	d01a      	beq.n	8001856 <u8x8_stm32_gpio_and_delay+0x4e>
 8001820:	2b4b      	cmp	r3, #75	@ 0x4b
 8001822:	dc1f      	bgt.n	8001864 <u8x8_stm32_gpio_and_delay+0x5c>
 8001824:	2b4a      	cmp	r3, #74	@ 0x4a
 8001826:	d00f      	beq.n	8001848 <u8x8_stm32_gpio_and_delay+0x40>
 8001828:	2b4a      	cmp	r3, #74	@ 0x4a
 800182a:	dc1b      	bgt.n	8001864 <u8x8_stm32_gpio_and_delay+0x5c>
 800182c:	2b28      	cmp	r3, #40	@ 0x28
 800182e:	d002      	beq.n	8001836 <u8x8_stm32_gpio_and_delay+0x2e>
 8001830:	2b29      	cmp	r3, #41	@ 0x29
 8001832:	d004      	beq.n	800183e <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 8001834:	e016      	b.n	8001864 <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 8001836:	2002      	movs	r0, #2
 8001838:	f004 fedc 	bl	80065f4 <HAL_Delay>
            break;
 800183c:	e013      	b.n	8001866 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 800183e:	7abb      	ldrb	r3, [r7, #10]
 8001840:	4618      	mov	r0, r3
 8001842:	f004 fed7 	bl	80065f4 <HAL_Delay>
            break;
 8001846:	e00e      	b.n	8001866 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8001848:	7abb      	ldrb	r3, [r7, #10]
 800184a:	461a      	mov	r2, r3
 800184c:	2108      	movs	r1, #8
 800184e:	4808      	ldr	r0, [pc, #32]	@ (8001870 <u8x8_stm32_gpio_and_delay+0x68>)
 8001850:	f005 fd78 	bl	8007344 <HAL_GPIO_WritePin>
            break;
 8001854:	e007      	b.n	8001866 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 8001856:	7abb      	ldrb	r3, [r7, #10]
 8001858:	461a      	mov	r2, r3
 800185a:	2104      	movs	r1, #4
 800185c:	4804      	ldr	r0, [pc, #16]	@ (8001870 <u8x8_stm32_gpio_and_delay+0x68>)
 800185e:	f005 fd71 	bl	8007344 <HAL_GPIO_WritePin>
            break;
 8001862:	e000      	b.n	8001866 <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 8001864:	bf00      	nop
    }
    return 1U;
 8001866:	2301      	movs	r3, #1
}
 8001868:	4618      	mov	r0, r3
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40021800 	.word	0x40021800

08001874 <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	607b      	str	r3, [r7, #4]
 800187e:	460b      	mov	r3, r1
 8001880:	72fb      	strb	r3, [r7, #11]
 8001882:	4613      	mov	r3, r2
 8001884:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 8001886:	2301      	movs	r3, #1
 8001888:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 800188a:	7afb      	ldrb	r3, [r7, #11]
 800188c:	3b14      	subs	r3, #20
 800188e:	2b0c      	cmp	r3, #12
 8001890:	d83e      	bhi.n	8001910 <u8x8_byte_4wire_hw_spi+0x9c>
 8001892:	a201      	add	r2, pc, #4	@ (adr r2, 8001898 <u8x8_byte_4wire_hw_spi+0x24>)
 8001894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001898:	08001917 	.word	0x08001917
 800189c:	08001911 	.word	0x08001911
 80018a0:	08001911 	.word	0x08001911
 80018a4:	080018cd 	.word	0x080018cd
 80018a8:	080018ed 	.word	0x080018ed
 80018ac:	080018ff 	.word	0x080018ff
 80018b0:	08001911 	.word	0x08001911
 80018b4:	08001911 	.word	0x08001911
 80018b8:	08001911 	.word	0x08001911
 80018bc:	08001911 	.word	0x08001911
 80018c0:	08001911 	.word	0x08001911
 80018c4:	08001911 	.word	0x08001911
 80018c8:	080018df 	.word	0x080018df
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 80018cc:	7abb      	ldrb	r3, [r7, #10]
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	4813      	ldr	r0, [pc, #76]	@ (8001924 <u8x8_byte_4wire_hw_spi+0xb0>)
 80018d8:	f007 fb01 	bl	8008ede <HAL_SPI_Transmit>
            break;
 80018dc:	e01c      	b.n	8001918 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 80018de:	7abb      	ldrb	r3, [r7, #10]
 80018e0:	461a      	mov	r2, r3
 80018e2:	2108      	movs	r1, #8
 80018e4:	4810      	ldr	r0, [pc, #64]	@ (8001928 <u8x8_byte_4wire_hw_spi+0xb4>)
 80018e6:	f005 fd2d 	bl	8007344 <HAL_GPIO_WritePin>
            break;
 80018ea:	e015      	b.n	8001918 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	2104      	movs	r1, #4
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <u8x8_byte_4wire_hw_spi+0xb8>)
 80018f8:	f005 fd24 	bl	8007344 <HAL_GPIO_WritePin>
            break;
 80018fc:	e00c      	b.n	8001918 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	785b      	ldrb	r3, [r3, #1]
 8001904:	461a      	mov	r2, r3
 8001906:	2104      	movs	r1, #4
 8001908:	4808      	ldr	r0, [pc, #32]	@ (800192c <u8x8_byte_4wire_hw_spi+0xb8>)
 800190a:	f005 fd1b 	bl	8007344 <HAL_GPIO_WritePin>
            break;
 800190e:	e003      	b.n	8001918 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8001910:	2300      	movs	r3, #0
 8001912:	75fb      	strb	r3, [r7, #23]
            break;
 8001914:	e000      	b.n	8001918 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 8001916:	bf00      	nop
    }
    return retVal;
 8001918:	7dfb      	ldrb	r3, [r7, #23]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200012d8 	.word	0x200012d8
 8001928:	40021800 	.word	0x40021800
 800192c:	40020c00 	.word	0x40020c00

08001930 <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 8001934:	2201      	movs	r2, #1
 8001936:	2110      	movs	r1, #16
 8001938:	480c      	ldr	r0, [pc, #48]	@ (800196c <Display_Init+0x3c>)
 800193a:	f005 fd03 	bl	8007344 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 800193e:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <Display_Init+0x40>)
 8001940:	4a0c      	ldr	r2, [pc, #48]	@ (8001974 <Display_Init+0x44>)
 8001942:	490d      	ldr	r1, [pc, #52]	@ (8001978 <Display_Init+0x48>)
 8001944:	480d      	ldr	r0, [pc, #52]	@ (800197c <Display_Init+0x4c>)
 8001946:	f000 fa17 	bl	8001d78 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 800194a:	480c      	ldr	r0, [pc, #48]	@ (800197c <Display_Init+0x4c>)
 800194c:	f001 fe22 	bl	8003594 <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 8001950:	2100      	movs	r1, #0
 8001952:	480a      	ldr	r0, [pc, #40]	@ (800197c <Display_Init+0x4c>)
 8001954:	f001 fe2d 	bl	80035b2 <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 8001958:	4808      	ldr	r0, [pc, #32]	@ (800197c <Display_Init+0x4c>)
 800195a:	f000 f9e7 	bl	8001d2c <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 800195e:	2178      	movs	r1, #120	@ 0x78
 8001960:	4806      	ldr	r0, [pc, #24]	@ (800197c <Display_Init+0x4c>)
 8001962:	f001 fe37 	bl	80035d4 <u8x8_SetContrast>
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40021800 	.word	0x40021800
 8001970:	08001809 	.word	0x08001809
 8001974:	08001875 	.word	0x08001875
 8001978:	0800b5a4 	.word	0x0800b5a4
 800197c:	200009c8 	.word	0x200009c8

08001980 <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 8001986:	4824      	ldr	r0, [pc, #144]	@ (8001a18 <Display_MainTitlePage+0x98>)
 8001988:	f000 f98e 	bl	8001ca8 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 800198c:	4b23      	ldr	r3, [pc, #140]	@ (8001a1c <Display_MainTitlePage+0x9c>)
 800198e:	9301      	str	r3, [sp, #4]
 8001990:	2340      	movs	r3, #64	@ 0x40
 8001992:	9300      	str	r3, [sp, #0]
 8001994:	2380      	movs	r3, #128	@ 0x80
 8001996:	2200      	movs	r2, #0
 8001998:	2100      	movs	r1, #0
 800199a:	481f      	ldr	r0, [pc, #124]	@ (8001a18 <Display_MainTitlePage+0x98>)
 800199c:	f000 f8b6 	bl	8001b0c <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 80019a0:	481d      	ldr	r0, [pc, #116]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019a2:	f000 f995 	bl	8001cd0 <u8g2_NextPage>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d1ef      	bne.n	800198c <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 80019ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019b0:	f004 fe20 	bl	80065f4 <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 80019b4:	4818      	ldr	r0, [pc, #96]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019b6:	f000 f8ec 	bl	8001b92 <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80019ba:	4919      	ldr	r1, [pc, #100]	@ (8001a20 <Display_MainTitlePage+0xa0>)
 80019bc:	4816      	ldr	r0, [pc, #88]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019be:	f000 ff8b 	bl	80028d8 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 80019c2:	4b18      	ldr	r3, [pc, #96]	@ (8001a24 <Display_MainTitlePage+0xa4>)
 80019c4:	2210      	movs	r2, #16
 80019c6:	212a      	movs	r1, #42	@ 0x2a
 80019c8:	4813      	ldr	r0, [pc, #76]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019ca:	f000 fee3 	bl	8002794 <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80019ce:	4914      	ldr	r1, [pc, #80]	@ (8001a20 <Display_MainTitlePage+0xa0>)
 80019d0:	4811      	ldr	r0, [pc, #68]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019d2:	f000 ff81 	bl	80028d8 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 80019d6:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <Display_MainTitlePage+0xa8>)
 80019d8:	2221      	movs	r2, #33	@ 0x21
 80019da:	2106      	movs	r1, #6
 80019dc:	480e      	ldr	r0, [pc, #56]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019de:	f000 fed9 	bl	8002794 <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 80019e2:	200a      	movs	r0, #10
 80019e4:	f004 fe06 	bl	80065f4 <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 80019e8:	480b      	ldr	r0, [pc, #44]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019ea:	f000 f8d2 	bl	8001b92 <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 80019ee:	480a      	ldr	r0, [pc, #40]	@ (8001a18 <Display_MainTitlePage+0x98>)
 80019f0:	f000 f96e 	bl	8001cd0 <u8g2_NextPage>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1c5      	bne.n	8001986 <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 80019fa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019fe:	f004 fdf9 	bl	80065f4 <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 8001a02:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <Display_MainTitlePage+0x98>)
 8001a04:	f000 f8c5 	bl	8001b92 <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2110      	movs	r1, #16
 8001a0c:	4807      	ldr	r0, [pc, #28]	@ (8001a2c <Display_MainTitlePage+0xac>)
 8001a0e:	f005 fc99 	bl	8007344 <HAL_GPIO_WritePin>
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	200009c8 	.word	0x200009c8
 8001a1c:	20000168 	.word	0x20000168
 8001a20:	0800a94c 	.word	0x0800a94c
 8001a24:	0800a8e8 	.word	0x0800a8e8
 8001a28:	0800a8f0 	.word	0x0800a8f0
 8001a2c:	40021800 	.word	0x40021800

08001a30 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b088      	sub	sp, #32
 8001a34:	af02      	add	r7, sp, #8
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	4608      	mov	r0, r1
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4603      	mov	r3, r0
 8001a40:	817b      	strh	r3, [r7, #10]
 8001a42:	460b      	mov	r3, r1
 8001a44:	813b      	strh	r3, [r7, #8]
 8001a46:	4613      	mov	r3, r2
 8001a48:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001a50:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8001a52:	7dbb      	ldrb	r3, [r7, #22]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	bf0c      	ite	eq
 8001a58:	2301      	moveq	r3, #1
 8001a5a:	2300      	movne	r3, #0
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8001a60:	897a      	ldrh	r2, [r7, #10]
 8001a62:	88fb      	ldrh	r3, [r7, #6]
 8001a64:	4413      	add	r3, r2
 8001a66:	b298      	uxth	r0, r3
 8001a68:	893b      	ldrh	r3, [r7, #8]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	893a      	ldrh	r2, [r7, #8]
 8001a70:	8979      	ldrh	r1, [r7, #10]
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	4603      	mov	r3, r0
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	f001 f875 	bl	8002b66 <u8g2_IsIntersection>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d040      	beq.n	8001b04 <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8001a82:	2301      	movs	r3, #1
 8001a84:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 8001a86:	e035      	b.n	8001af4 <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8001a88:	6a3b      	ldr	r3, [r7, #32]
 8001a8a:	781a      	ldrb	r2, [r3, #0]
 8001a8c:	7dfb      	ldrb	r3, [r7, #23]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00c      	beq.n	8001ab0 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	7dba      	ldrb	r2, [r7, #22]
 8001a9a:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001a9e:	893a      	ldrh	r2, [r7, #8]
 8001aa0:	8979      	ldrh	r1, [r7, #10]
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f000 ff9e 	bl	80029ea <u8g2_DrawHVLine>
 8001aae:	e010      	b.n	8001ad2 <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10b      	bne.n	8001ad2 <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	7d7a      	ldrb	r2, [r7, #21]
 8001abe:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001ac2:	893a      	ldrh	r2, [r7, #8]
 8001ac4:	8979      	ldrh	r1, [r7, #10]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	2301      	movs	r3, #1
 8001acc:	68f8      	ldr	r0, [r7, #12]
 8001ace:	f000 ff8c 	bl	80029ea <u8g2_DrawHVLine>
    }
    x++;
 8001ad2:	897b      	ldrh	r3, [r7, #10]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001ade:	7dfb      	ldrb	r3, [r7, #23]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d104      	bne.n	8001aee <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	75fb      	strb	r3, [r7, #23]
      b++;
 8001ae8:	6a3b      	ldr	r3, [r7, #32]
 8001aea:	3301      	adds	r3, #1
 8001aec:	623b      	str	r3, [r7, #32]
    }
    len--;
 8001aee:	88fb      	ldrh	r3, [r7, #6]
 8001af0:	3b01      	subs	r3, #1
 8001af2:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 8001af4:	88fb      	ldrh	r3, [r7, #6]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1c6      	bne.n	8001a88 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	7dba      	ldrb	r2, [r7, #22]
 8001afe:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 8001b02:	e000      	b.n	8001b06 <u8g2_DrawHXBM+0xd6>
    return;
 8001b04:	bf00      	nop
}
 8001b06:	3718      	adds	r7, #24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af02      	add	r7, sp, #8
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	4608      	mov	r0, r1
 8001b16:	4611      	mov	r1, r2
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	817b      	strh	r3, [r7, #10]
 8001b1e:	460b      	mov	r3, r1
 8001b20:	813b      	strh	r3, [r7, #8]
 8001b22:	4613      	mov	r3, r2
 8001b24:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 8001b26:	88fb      	ldrh	r3, [r7, #6]
 8001b28:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8001b2a:	8afb      	ldrh	r3, [r7, #22]
 8001b2c:	3307      	adds	r3, #7
 8001b2e:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8001b30:	8afb      	ldrh	r3, [r7, #22]
 8001b32:	08db      	lsrs	r3, r3, #3
 8001b34:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8001b36:	897a      	ldrh	r2, [r7, #10]
 8001b38:	88fb      	ldrh	r3, [r7, #6]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	b298      	uxth	r0, r3
 8001b3e:	893a      	ldrh	r2, [r7, #8]
 8001b40:	8c3b      	ldrh	r3, [r7, #32]
 8001b42:	4413      	add	r3, r2
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	893a      	ldrh	r2, [r7, #8]
 8001b48:	8979      	ldrh	r1, [r7, #10]
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f001 f809 	bl	8002b66 <u8g2_IsIntersection>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d017      	beq.n	8001b8a <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8001b5a:	e012      	b.n	8001b82 <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8001b5c:	88f8      	ldrh	r0, [r7, #6]
 8001b5e:	893a      	ldrh	r2, [r7, #8]
 8001b60:	8979      	ldrh	r1, [r7, #10]
 8001b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	4603      	mov	r3, r0
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f7ff ff61 	bl	8001a30 <u8g2_DrawHXBM>
    bitmap += blen;
 8001b6e:	8afb      	ldrh	r3, [r7, #22]
 8001b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b72:	4413      	add	r3, r2
 8001b74:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 8001b76:	893b      	ldrh	r3, [r7, #8]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	813b      	strh	r3, [r7, #8]
    h--;
 8001b7c:	8c3b      	ldrh	r3, [r7, #32]
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 8001b82:	8c3b      	ldrh	r3, [r7, #32]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1e9      	bne.n	8001b5c <u8g2_DrawXBM+0x50>
 8001b88:	e000      	b.n	8001b8c <u8g2_DrawXBM+0x80>
    return;
 8001b8a:	bf00      	nop
  }
}
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	7c1b      	ldrb	r3, [r3, #16]
 8001ba0:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ba8:	461a      	mov	r2, r3
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	fb02 f303 	mul.w	r3, r2, r3
 8001bb0:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bbc:	68fa      	ldr	r2, [r7, #12]
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f008 fdf7 	bl	800a7b4 <memset>
}
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b086      	sub	sp, #24
 8001bd2:	af02      	add	r7, sp, #8
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	70fb      	strb	r3, [r7, #3]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	7c1b      	ldrb	r3, [r3, #16]
 8001be4:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8001be6:	78fb      	ldrb	r3, [r7, #3]
 8001be8:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bee:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	89ba      	ldrh	r2, [r7, #12]
 8001bf6:	fb12 f303 	smulbb	r3, r2, r3
 8001bfa:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001bfc:	89bb      	ldrh	r3, [r7, #12]
 8001bfe:	00db      	lsls	r3, r3, #3
 8001c00:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8001c02:	89bb      	ldrh	r3, [r7, #12]
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	4413      	add	r3, r2
 8001c08:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001c0a:	7bf9      	ldrb	r1, [r7, #15]
 8001c0c:	78ba      	ldrb	r2, [r7, #2]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	460b      	mov	r3, r1
 8001c14:	2100      	movs	r1, #0
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f001 fc8b 	bl	8003532 <u8x8_DrawTile>
}
 8001c1c:	bf00      	nop
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c36:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001c3e:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	7c5b      	ldrb	r3, [r3, #17]
 8001c46:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001c48:	7bba      	ldrb	r2, [r7, #14]
 8001c4a:	7bfb      	ldrb	r3, [r7, #15]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff ffbd 	bl	8001bce <u8g2_send_tile_row>
    src_row++;
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
 8001c56:	3301      	adds	r3, #1
 8001c58:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001c5a:	7bbb      	ldrb	r3, [r7, #14]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001c60:	7bfa      	ldrb	r2, [r7, #15]
 8001c62:	7b7b      	ldrb	r3, [r7, #13]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d203      	bcs.n	8001c70 <u8g2_send_buffer+0x4c>
 8001c68:	7bba      	ldrb	r2, [r7, #14]
 8001c6a:	7b3b      	ldrb	r3, [r7, #12]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d3eb      	bcc.n	8001c48 <u8g2_send_buffer+0x24>
}
 8001c70:	bf00      	nop
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	460b      	mov	r3, r1
 8001c82:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	78fa      	ldrb	r2, [r7, #3]
 8001c88:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	4798      	blx	r3
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d002      	beq.n	8001cc0 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff ff69 	bl	8001b92 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffd8 	bl	8001c78 <u8g2_SetBufferCurrTileRow>
}
 8001cc8:	bf00      	nop
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff ffa3 	bl	8001c24 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001ce4:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
 8001cee:	4413      	add	r3, r2
 8001cf0:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	7c5b      	ldrb	r3, [r3, #17]
 8001cf8:	7bfa      	ldrb	r2, [r7, #15]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d304      	bcc.n	8001d08 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f001 fc79 	bl	80035f6 <u8x8_RefreshDisplay>
    return 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	e00d      	b.n	8001d24 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d002      	beq.n	8001d18 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ff3d 	bl	8001b92 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff ffab 	bl	8001c78 <u8g2_SetBufferCurrTileRow>
  return 1;
 8001d22:	2301      	movs	r3, #1
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff ffb7 	bl	8001ca8 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7ff ffc8 	bl	8001cd0 <u8g2_NextPage>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1f9      	bne.n	8001d3a <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8001d46:	2100      	movs	r1, #0
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7ff ff95 	bl	8001c78 <u8g2_SetBufferCurrTileRow>
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2208      	movs	r2, #8
 8001d64:	701a      	strb	r2, [r3, #0]
  return buf;
 8001d66:	4b03      	ldr	r3, [pc, #12]	@ (8001d74 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	20000a5c 	.word	0x20000a5c

08001d78 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af02      	add	r7, sp, #8
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
 8001d84:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8001dbc <u8g2_Setup_st7565_64128n_f+0x44>)
 8001d8e:	490c      	ldr	r1, [pc, #48]	@ (8001dc0 <u8g2_Setup_st7565_64128n_f+0x48>)
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f001 fc91 	bl	80036b8 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8001d96:	f107 0313 	add.w	r3, r7, #19
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ffdc 	bl	8001d58 <u8g2_m_16_8_f>
 8001da0:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8001da2:	7cfa      	ldrb	r2, [r7, #19]
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <u8g2_Setup_st7565_64128n_f+0x4c>)
 8001daa:	6979      	ldr	r1, [r7, #20]
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f000 ffc4 	bl	8002d3a <u8g2_SetupBuffer>
}
 8001db2:	bf00      	nop
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	0800324d 	.word	0x0800324d
 8001dc0:	080033ed 	.word	0x080033ed
 8001dc4:	08002bbd 	.word	0x08002bbd

08001dc8 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8001dd4:	78fb      	ldrb	r3, [r7, #3]
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	4413      	add	r3, r2
 8001dda:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	781b      	ldrb	r3, [r3, #0]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8001df8:	78fb      	ldrb	r3, [r7, #3]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	81fb      	strh	r3, [r7, #14]
    font++;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001e0c:	89fb      	ldrh	r3, [r7, #14]
 8001e0e:	021b      	lsls	r3, r3, #8
 8001e10:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	89fb      	ldrh	r3, [r7, #14]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	81fb      	strh	r3, [r7, #14]
    return pos;
 8001e1e:	89fb      	ldrh	r3, [r7, #14]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8001e36:	2100      	movs	r1, #0
 8001e38:	6838      	ldr	r0, [r7, #0]
 8001e3a:	f7ff ffc5 	bl	8001dc8 <u8g2_font_get_byte>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	461a      	mov	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8001e46:	2101      	movs	r1, #1
 8001e48:	6838      	ldr	r0, [r7, #0]
 8001e4a:	f7ff ffbd 	bl	8001dc8 <u8g2_font_get_byte>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	461a      	mov	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8001e56:	2102      	movs	r1, #2
 8001e58:	6838      	ldr	r0, [r7, #0]
 8001e5a:	f7ff ffb5 	bl	8001dc8 <u8g2_font_get_byte>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	461a      	mov	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8001e66:	2103      	movs	r1, #3
 8001e68:	6838      	ldr	r0, [r7, #0]
 8001e6a:	f7ff ffad 	bl	8001dc8 <u8g2_font_get_byte>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	461a      	mov	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8001e76:	2104      	movs	r1, #4
 8001e78:	6838      	ldr	r0, [r7, #0]
 8001e7a:	f7ff ffa5 	bl	8001dc8 <u8g2_font_get_byte>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	461a      	mov	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8001e86:	2105      	movs	r1, #5
 8001e88:	6838      	ldr	r0, [r7, #0]
 8001e8a:	f7ff ff9d 	bl	8001dc8 <u8g2_font_get_byte>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	461a      	mov	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8001e96:	2106      	movs	r1, #6
 8001e98:	6838      	ldr	r0, [r7, #0]
 8001e9a:	f7ff ff95 	bl	8001dc8 <u8g2_font_get_byte>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8001ea6:	2107      	movs	r1, #7
 8001ea8:	6838      	ldr	r0, [r7, #0]
 8001eaa:	f7ff ff8d 	bl	8001dc8 <u8g2_font_get_byte>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8001eb6:	2108      	movs	r1, #8
 8001eb8:	6838      	ldr	r0, [r7, #0]
 8001eba:	f7ff ff85 	bl	8001dc8 <u8g2_font_get_byte>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8001ec6:	2109      	movs	r1, #9
 8001ec8:	6838      	ldr	r0, [r7, #0]
 8001eca:	f7ff ff7d 	bl	8001dc8 <u8g2_font_get_byte>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	b25a      	sxtb	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8001ed6:	210a      	movs	r1, #10
 8001ed8:	6838      	ldr	r0, [r7, #0]
 8001eda:	f7ff ff75 	bl	8001dc8 <u8g2_font_get_byte>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	b25a      	sxtb	r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8001ee6:	210b      	movs	r1, #11
 8001ee8:	6838      	ldr	r0, [r7, #0]
 8001eea:	f7ff ff6d 	bl	8001dc8 <u8g2_font_get_byte>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	b25a      	sxtb	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8001ef6:	210c      	movs	r1, #12
 8001ef8:	6838      	ldr	r0, [r7, #0]
 8001efa:	f7ff ff65 	bl	8001dc8 <u8g2_font_get_byte>
 8001efe:	4603      	mov	r3, r0
 8001f00:	b25a      	sxtb	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8001f06:	210d      	movs	r1, #13
 8001f08:	6838      	ldr	r0, [r7, #0]
 8001f0a:	f7ff ff5d 	bl	8001dc8 <u8g2_font_get_byte>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	b25a      	sxtb	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8001f16:	210e      	movs	r1, #14
 8001f18:	6838      	ldr	r0, [r7, #0]
 8001f1a:	f7ff ff55 	bl	8001dc8 <u8g2_font_get_byte>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	b25a      	sxtb	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8001f26:	210f      	movs	r1, #15
 8001f28:	6838      	ldr	r0, [r7, #0]
 8001f2a:	f7ff ff4d 	bl	8001dc8 <u8g2_font_get_byte>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	b25a      	sxtb	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001f36:	2110      	movs	r1, #16
 8001f38:	6838      	ldr	r0, [r7, #0]
 8001f3a:	f7ff ff45 	bl	8001dc8 <u8g2_font_get_byte>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	b25a      	sxtb	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001f46:	2111      	movs	r1, #17
 8001f48:	6838      	ldr	r0, [r7, #0]
 8001f4a:	f7ff ff4f 	bl	8001dec <u8g2_font_get_word>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	461a      	mov	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001f56:	2113      	movs	r1, #19
 8001f58:	6838      	ldr	r0, [r7, #0]
 8001f5a:	f7ff ff47 	bl	8001dec <u8g2_font_get_word>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	461a      	mov	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8001f66:	2115      	movs	r1, #21
 8001f68:	6838      	ldr	r0, [r7, #0]
 8001f6a:	f7ff ff3f 	bl	8001dec <u8g2_font_get_word>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	461a      	mov	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	82da      	strh	r2, [r3, #22]
#endif
}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b085      	sub	sp, #20
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	460b      	mov	r3, r1
 8001f88:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7b1b      	ldrb	r3, [r3, #12]
 8001f8e:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8001f98:	7bfa      	ldrb	r2, [r7, #15]
 8001f9a:	7b7b      	ldrb	r3, [r7, #13]
 8001f9c:	fa42 f303 	asr.w	r3, r2, r3
 8001fa0:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8001fa2:	7b7b      	ldrb	r3, [r7, #13]
 8001fa4:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8001fa6:	7bba      	ldrb	r2, [r7, #14]
 8001fa8:	78fb      	ldrb	r3, [r7, #3]
 8001faa:	4413      	add	r3, r2
 8001fac:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001fae:	7bbb      	ldrb	r3, [r7, #14]
 8001fb0:	2b07      	cmp	r3, #7
 8001fb2:	d91a      	bls.n	8001fea <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8001fb4:	2308      	movs	r3, #8
 8001fb6:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8001fb8:	7b3a      	ldrb	r2, [r7, #12]
 8001fba:	7b7b      	ldrb	r3, [r7, #13]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	1c5a      	adds	r2, r3, #1
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	7b3b      	ldrb	r3, [r7, #12]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	b25a      	sxtb	r2, r3
 8001fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	b25b      	sxtb	r3, r3
 8001fe2:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8001fe4:	7bbb      	ldrb	r3, [r7, #14]
 8001fe6:	3b08      	subs	r3, #8
 8001fe8:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8001fea:	78fb      	ldrb	r3, [r7, #3]
 8001fec:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	7bba      	ldrb	r2, [r7, #14]
 8002004:	731a      	strb	r2, [r3, #12]
  return val;
 8002006:	7bfb      	ldrb	r3, [r7, #15]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	460b      	mov	r3, r1
 800201e:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8002020:	78fb      	ldrb	r3, [r7, #3]
 8002022:	4619      	mov	r1, r3
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ffaa 	bl	8001f7e <u8g2_font_decode_get_unsigned_bits>
 800202a:	4603      	mov	r3, r0
 800202c:	73fb      	strb	r3, [r7, #15]
  d = 1;
 800202e:	2301      	movs	r3, #1
 8002030:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8002032:	78fb      	ldrb	r3, [r7, #3]
 8002034:	3b01      	subs	r3, #1
 8002036:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8002038:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8002044:	7bfa      	ldrb	r2, [r7, #15]
 8002046:	7bbb      	ldrb	r3, [r7, #14]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	b2db      	uxtb	r3, r3
 800204c:	73fb      	strb	r3, [r7, #15]
  return v;
 800204e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 800205a:	b490      	push	{r4, r7}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	4604      	mov	r4, r0
 8002062:	4608      	mov	r0, r1
 8002064:	4611      	mov	r1, r2
 8002066:	461a      	mov	r2, r3
 8002068:	4623      	mov	r3, r4
 800206a:	80fb      	strh	r3, [r7, #6]
 800206c:	4603      	mov	r3, r0
 800206e:	717b      	strb	r3, [r7, #5]
 8002070:	460b      	mov	r3, r1
 8002072:	713b      	strb	r3, [r7, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8002078:	78fb      	ldrb	r3, [r7, #3]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d014      	beq.n	80020a8 <u8g2_add_vector_y+0x4e>
 800207e:	2b02      	cmp	r3, #2
 8002080:	dc19      	bgt.n	80020b6 <u8g2_add_vector_y+0x5c>
 8002082:	2b00      	cmp	r3, #0
 8002084:	d002      	beq.n	800208c <u8g2_add_vector_y+0x32>
 8002086:	2b01      	cmp	r3, #1
 8002088:	d007      	beq.n	800209a <u8g2_add_vector_y+0x40>
 800208a:	e014      	b.n	80020b6 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 800208c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002090:	b29a      	uxth	r2, r3
 8002092:	88fb      	ldrh	r3, [r7, #6]
 8002094:	4413      	add	r3, r2
 8002096:	80fb      	strh	r3, [r7, #6]
      break;
 8002098:	e014      	b.n	80020c4 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 800209a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800209e:	b29a      	uxth	r2, r3
 80020a0:	88fb      	ldrh	r3, [r7, #6]
 80020a2:	4413      	add	r3, r2
 80020a4:	80fb      	strh	r3, [r7, #6]
      break;
 80020a6:	e00d      	b.n	80020c4 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 80020a8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	88fa      	ldrh	r2, [r7, #6]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	80fb      	strh	r3, [r7, #6]
      break;
 80020b4:	e006      	b.n	80020c4 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 80020b6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	88fa      	ldrh	r2, [r7, #6]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	80fb      	strh	r3, [r7, #6]
      break;      
 80020c2:	bf00      	nop
  }
  return dy;
 80020c4:	88fb      	ldrh	r3, [r7, #6]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc90      	pop	{r4, r7}
 80020ce:	4770      	bx	lr

080020d0 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80020d0:	b490      	push	{r4, r7}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4604      	mov	r4, r0
 80020d8:	4608      	mov	r0, r1
 80020da:	4611      	mov	r1, r2
 80020dc:	461a      	mov	r2, r3
 80020de:	4623      	mov	r3, r4
 80020e0:	80fb      	strh	r3, [r7, #6]
 80020e2:	4603      	mov	r3, r0
 80020e4:	717b      	strb	r3, [r7, #5]
 80020e6:	460b      	mov	r3, r1
 80020e8:	713b      	strb	r3, [r7, #4]
 80020ea:	4613      	mov	r3, r2
 80020ec:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d014      	beq.n	800211e <u8g2_add_vector_x+0x4e>
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	dc19      	bgt.n	800212c <u8g2_add_vector_x+0x5c>
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d002      	beq.n	8002102 <u8g2_add_vector_x+0x32>
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d007      	beq.n	8002110 <u8g2_add_vector_x+0x40>
 8002100:	e014      	b.n	800212c <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 8002102:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002106:	b29a      	uxth	r2, r3
 8002108:	88fb      	ldrh	r3, [r7, #6]
 800210a:	4413      	add	r3, r2
 800210c:	80fb      	strh	r3, [r7, #6]
      break;
 800210e:	e014      	b.n	800213a <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8002110:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002114:	b29b      	uxth	r3, r3
 8002116:	88fa      	ldrh	r2, [r7, #6]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	80fb      	strh	r3, [r7, #6]
      break;
 800211c:	e00d      	b.n	800213a <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 800211e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002122:	b29b      	uxth	r3, r3
 8002124:	88fa      	ldrh	r2, [r7, #6]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	80fb      	strh	r3, [r7, #6]
      break;
 800212a:	e006      	b.n	800213a <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 800212c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002130:	b29a      	uxth	r2, r3
 8002132:	88fb      	ldrh	r3, [r7, #6]
 8002134:	4413      	add	r3, r2
 8002136:	80fb      	strh	r3, [r7, #6]
      break;      
 8002138:	bf00      	nop
  }
  return dx;
 800213a:	88fb      	ldrh	r3, [r7, #6]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bc90      	pop	{r4, r7}
 8002144:	4770      	bx	lr

08002146 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b088      	sub	sp, #32
 800214a:	af02      	add	r7, sp, #8
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	460b      	mov	r3, r1
 8002150:	70fb      	strb	r3, [r7, #3]
 8002152:	4613      	mov	r3, r2
 8002154:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3360      	adds	r3, #96	@ 0x60
 800215a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 800215c:	78fb      	ldrb	r3, [r7, #3]
 800215e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002166:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800216e:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002176:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8002178:	7bfa      	ldrb	r2, [r7, #15]
 800217a:	7d7b      	ldrb	r3, [r7, #21]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8002180:	7bfb      	ldrb	r3, [r7, #15]
 8002182:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8002184:	7dfa      	ldrb	r2, [r7, #23]
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	429a      	cmp	r2, r3
 800218a:	d201      	bcs.n	8002190 <u8g2_font_decode_len+0x4a>
      current = cnt;
 800218c:	7dfb      	ldrb	r3, [r7, #23]
 800218e:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	889b      	ldrh	r3, [r3, #4]
 8002194:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	88db      	ldrh	r3, [r3, #6]
 800219a:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800219c:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80021a0:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	7c1b      	ldrb	r3, [r3, #16]
 80021a8:	89b8      	ldrh	r0, [r7, #12]
 80021aa:	f7ff ff91 	bl	80020d0 <u8g2_add_vector_x>
 80021ae:	4603      	mov	r3, r0
 80021b0:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80021b2:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80021b6:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	7c1b      	ldrb	r3, [r3, #16]
 80021be:	8978      	ldrh	r0, [r7, #10]
 80021c0:	f7ff ff4b 	bl	800205a <u8g2_add_vector_y>
 80021c4:	4603      	mov	r3, r0
 80021c6:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80021c8:	78bb      	ldrb	r3, [r7, #2]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d010      	beq.n	80021f0 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	7b9a      	ldrb	r2, [r3, #14]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80021d8:	7dbb      	ldrb	r3, [r7, #22]
 80021da:	b298      	uxth	r0, r3
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	7c1b      	ldrb	r3, [r3, #16]
 80021e0:	897a      	ldrh	r2, [r7, #10]
 80021e2:	89b9      	ldrh	r1, [r7, #12]
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	4603      	mov	r3, r0
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 fbfe 	bl	80029ea <u8g2_DrawHVLine>
 80021ee:	e013      	b.n	8002218 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	7b5b      	ldrb	r3, [r3, #13]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10f      	bne.n	8002218 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	7bda      	ldrb	r2, [r3, #15]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8002202:	7dbb      	ldrb	r3, [r7, #22]
 8002204:	b298      	uxth	r0, r3
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	7c1b      	ldrb	r3, [r3, #16]
 800220a:	897a      	ldrh	r2, [r7, #10]
 800220c:	89b9      	ldrh	r1, [r7, #12]
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	4603      	mov	r3, r0
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 fbe9 	bl	80029ea <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8002218:	7dfa      	ldrb	r2, [r7, #23]
 800221a:	7bfb      	ldrb	r3, [r7, #15]
 800221c:	429a      	cmp	r2, r3
 800221e:	d309      	bcc.n	8002234 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8002220:	7dfa      	ldrb	r2, [r7, #23]
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8002228:	2300      	movs	r3, #0
 800222a:	757b      	strb	r3, [r7, #21]
    ly++;
 800222c:	7d3b      	ldrb	r3, [r7, #20]
 800222e:	3301      	adds	r3, #1
 8002230:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8002232:	e79d      	b.n	8002170 <u8g2_font_decode_len+0x2a>
      break;
 8002234:	bf00      	nop
  }
  lx += cnt;
 8002236:	7d7a      	ldrb	r2, [r7, #21]
 8002238:	7dfb      	ldrb	r3, [r7, #23]
 800223a:	4413      	add	r3, r2
 800223c:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800223e:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8002246:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	725a      	strb	r2, [r3, #9]
}
 800224e:	bf00      	nop
 8002250:	3718      	adds	r7, #24
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b084      	sub	sp, #16
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
 800225e:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3360      	adds	r3, #96	@ 0x60
 8002264:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2200      	movs	r2, #0
 8002270:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8002278:	4619      	mov	r1, r3
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f7ff fe7f 	bl	8001f7e <u8g2_font_decode_get_unsigned_bits>
 8002280:	4603      	mov	r3, r0
 8002282:	b25a      	sxtb	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800228e:	4619      	mov	r1, r3
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f7ff fe74 	bl	8001f7e <u8g2_font_decode_get_unsigned_bits>
 8002296:	4603      	mov	r3, r0
 8002298:	b25a      	sxtb	r2, r3
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	7b9b      	ldrb	r3, [r3, #14]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	bf0c      	ite	eq
 80022b0:	2301      	moveq	r3, #1
 80022b2:	2300      	movne	r3, #0
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	461a      	mov	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	73da      	strb	r2, [r3, #15]
}
 80022bc:	bf00      	nop
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08a      	sub	sp, #40	@ 0x28
 80022c8:	af02      	add	r7, sp, #8
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3360      	adds	r3, #96	@ 0x60
 80022d2:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80022d4:	6839      	ldr	r1, [r7, #0]
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f7ff ffbd 	bl	8002256 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80022e2:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80022ea:	4619      	mov	r1, r3
 80022ec:	6978      	ldr	r0, [r7, #20]
 80022ee:	f7ff fe91 	bl	8002014 <u8g2_font_decode_get_signed_bits>
 80022f2:	4603      	mov	r3, r0
 80022f4:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80022fc:	4619      	mov	r1, r3
 80022fe:	6978      	ldr	r0, [r7, #20]
 8002300:	f7ff fe88 	bl	8002014 <u8g2_font_decode_get_signed_bits>
 8002304:	4603      	mov	r3, r0
 8002306:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800230e:	4619      	mov	r1, r3
 8002310:	6978      	ldr	r0, [r7, #20]
 8002312:	f7ff fe7f 	bl	8002014 <u8g2_font_decode_get_signed_bits>
 8002316:	4603      	mov	r3, r0
 8002318:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002320:	2b00      	cmp	r3, #0
 8002322:	f340 80d7 	ble.w	80024d4 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	8898      	ldrh	r0, [r3, #4]
 800232a:	7cfa      	ldrb	r2, [r7, #19]
 800232c:	7c7b      	ldrb	r3, [r7, #17]
 800232e:	4413      	add	r3, r2
 8002330:	b2db      	uxtb	r3, r3
 8002332:	425b      	negs	r3, r3
 8002334:	b2db      	uxtb	r3, r3
 8002336:	b25a      	sxtb	r2, r3
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	7c1b      	ldrb	r3, [r3, #16]
 800233c:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8002340:	f7ff fec6 	bl	80020d0 <u8g2_add_vector_x>
 8002344:	4603      	mov	r3, r0
 8002346:	461a      	mov	r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	88d8      	ldrh	r0, [r3, #6]
 8002350:	7cfa      	ldrb	r2, [r7, #19]
 8002352:	7c7b      	ldrb	r3, [r7, #17]
 8002354:	4413      	add	r3, r2
 8002356:	b2db      	uxtb	r3, r3
 8002358:	425b      	negs	r3, r3
 800235a:	b2db      	uxtb	r3, r3
 800235c:	b25a      	sxtb	r2, r3
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	7c1b      	ldrb	r3, [r3, #16]
 8002362:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8002366:	f7ff fe78 	bl	800205a <u8g2_add_vector_y>
 800236a:	4603      	mov	r3, r0
 800236c:	461a      	mov	r2, r3
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	889b      	ldrh	r3, [r3, #4]
 8002376:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	88db      	ldrh	r3, [r3, #6]
 800237c:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 800237e:	8bfb      	ldrh	r3, [r7, #30]
 8002380:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8002382:	8b7b      	ldrh	r3, [r7, #26]
 8002384:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	7c1b      	ldrb	r3, [r3, #16]
 800238a:	2b03      	cmp	r3, #3
 800238c:	d85a      	bhi.n	8002444 <u8g2_font_decode_glyph+0x180>
 800238e:	a201      	add	r2, pc, #4	@ (adr r2, 8002394 <u8g2_font_decode_glyph+0xd0>)
 8002390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002394:	080023a5 	.word	0x080023a5
 8002398:	080023c1 	.word	0x080023c1
 800239c:	080023e9 	.word	0x080023e9
 80023a0:	0800241d 	.word	0x0800241d
      {
	case 0:
	    x1 += decode->glyph_width;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	8bbb      	ldrh	r3, [r7, #28]
 80023ae:	4413      	add	r3, r2
 80023b0:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 80023b2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	8b3b      	ldrh	r3, [r7, #24]
 80023ba:	4413      	add	r3, r2
 80023bc:	833b      	strh	r3, [r7, #24]
	    break;
 80023be:	e041      	b.n	8002444 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 80023c0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	8bfa      	ldrh	r2, [r7, #30]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80023cc:	8bfb      	ldrh	r3, [r7, #30]
 80023ce:	3301      	adds	r3, #1
 80023d0:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80023d2:	8bbb      	ldrh	r3, [r7, #28]
 80023d4:	3301      	adds	r3, #1
 80023d6:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80023de:	b29a      	uxth	r2, r3
 80023e0:	8b3b      	ldrh	r3, [r7, #24]
 80023e2:	4413      	add	r3, r2
 80023e4:	833b      	strh	r3, [r7, #24]
	    break;
 80023e6:	e02d      	b.n	8002444 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	8bfa      	ldrh	r2, [r7, #30]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80023f6:	8bfb      	ldrh	r3, [r7, #30]
 80023f8:	3301      	adds	r3, #1
 80023fa:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80023fc:	8bbb      	ldrh	r3, [r7, #28]
 80023fe:	3301      	adds	r3, #1
 8002400:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8002402:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002406:	b29b      	uxth	r3, r3
 8002408:	8b7a      	ldrh	r2, [r7, #26]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800240e:	8b7b      	ldrh	r3, [r7, #26]
 8002410:	3301      	adds	r3, #1
 8002412:	837b      	strh	r3, [r7, #26]
	    y1++;
 8002414:	8b3b      	ldrh	r3, [r7, #24]
 8002416:	3301      	adds	r3, #1
 8002418:	833b      	strh	r3, [r7, #24]
	    break;	  
 800241a:	e013      	b.n	8002444 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 800241c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002420:	b29a      	uxth	r2, r3
 8002422:	8bbb      	ldrh	r3, [r7, #28]
 8002424:	4413      	add	r3, r2
 8002426:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800242e:	b29b      	uxth	r3, r3
 8002430:	8b7a      	ldrh	r2, [r7, #26]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002436:	8b7b      	ldrh	r3, [r7, #26]
 8002438:	3301      	adds	r3, #1
 800243a:	837b      	strh	r3, [r7, #26]
	    y1++;
 800243c:	8b3b      	ldrh	r3, [r7, #24]
 800243e:	3301      	adds	r3, #1
 8002440:	833b      	strh	r3, [r7, #24]
	    break;	  
 8002442:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8002444:	8bb8      	ldrh	r0, [r7, #28]
 8002446:	8b7a      	ldrh	r2, [r7, #26]
 8002448:	8bf9      	ldrh	r1, [r7, #30]
 800244a:	8b3b      	ldrh	r3, [r7, #24]
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	4603      	mov	r3, r0
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f000 fb88 	bl	8002b66 <u8g2_IsIntersection>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d102      	bne.n	8002462 <u8g2_font_decode_glyph+0x19e>
	return d;
 800245c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8002460:	e03a      	b.n	80024d8 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	2200      	movs	r2, #0
 8002466:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	2200      	movs	r2, #0
 800246c:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002474:	4619      	mov	r1, r3
 8002476:	6978      	ldr	r0, [r7, #20]
 8002478:	f7ff fd81 	bl	8001f7e <u8g2_font_decode_get_unsigned_bits>
 800247c:	4603      	mov	r3, r0
 800247e:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8002486:	4619      	mov	r1, r3
 8002488:	6978      	ldr	r0, [r7, #20]
 800248a:	f7ff fd78 	bl	8001f7e <u8g2_font_decode_get_unsigned_bits>
 800248e:	4603      	mov	r3, r0
 8002490:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8002492:	7bfb      	ldrb	r3, [r7, #15]
 8002494:	2200      	movs	r2, #0
 8002496:	4619      	mov	r1, r3
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff fe54 	bl	8002146 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800249e:	7bbb      	ldrb	r3, [r7, #14]
 80024a0:	2201      	movs	r2, #1
 80024a2:	4619      	mov	r1, r3
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f7ff fe4e 	bl	8002146 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80024aa:	2101      	movs	r1, #1
 80024ac:	6978      	ldr	r0, [r7, #20]
 80024ae:	f7ff fd66 	bl	8001f7e <u8g2_font_decode_get_unsigned_bits>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d1ec      	bne.n	8002492 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80024be:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	dd00      	ble.n	80024c8 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80024c6:	e7d2      	b.n	800246e <u8g2_font_decode_glyph+0x1aa>
	break;
 80024c8:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	7b9a      	ldrb	r2, [r3, #14]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 80024d4:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3720      	adds	r7, #32
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f0:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	3317      	adds	r3, #23
 80024f6:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80024f8:	887b      	ldrh	r3, [r7, #2]
 80024fa:	2bff      	cmp	r3, #255	@ 0xff
 80024fc:	d82a      	bhi.n	8002554 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80024fe:	887b      	ldrh	r3, [r7, #2]
 8002500:	2b60      	cmp	r3, #96	@ 0x60
 8002502:	d907      	bls.n	8002514 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 800250a:	461a      	mov	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	4413      	add	r3, r2
 8002510:	617b      	str	r3, [r7, #20]
 8002512:	e009      	b.n	8002528 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8002514:	887b      	ldrh	r3, [r7, #2]
 8002516:	2b40      	cmp	r3, #64	@ 0x40
 8002518:	d906      	bls.n	8002528 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8002520:	461a      	mov	r2, r3
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	4413      	add	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3301      	adds	r3, #1
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d04e      	beq.n	80025d0 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	461a      	mov	r2, r3
 8002538:	887b      	ldrh	r3, [r7, #2]
 800253a:	4293      	cmp	r3, r2
 800253c:	d102      	bne.n	8002544 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	3302      	adds	r3, #2
 8002542:	e049      	b.n	80025d8 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	3301      	adds	r3, #1
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	4413      	add	r3, r2
 8002550:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8002552:	e7e9      	b.n	8002528 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 800255a:	461a      	mov	r2, r3
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	4413      	add	r3, r2
 8002560:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8002566:	2100      	movs	r1, #0
 8002568:	6938      	ldr	r0, [r7, #16]
 800256a:	f7ff fc3f 	bl	8001dec <u8g2_font_get_word>
 800256e:	4603      	mov	r3, r0
 8002570:	461a      	mov	r2, r3
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	4413      	add	r3, r2
 8002576:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002578:	2102      	movs	r1, #2
 800257a:	6938      	ldr	r0, [r7, #16]
 800257c:	f7ff fc36 	bl	8001dec <u8g2_font_get_word>
 8002580:	4603      	mov	r3, r0
 8002582:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	3304      	adds	r3, #4
 8002588:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 800258a:	89fa      	ldrh	r2, [r7, #14]
 800258c:	887b      	ldrh	r3, [r7, #2]
 800258e:	429a      	cmp	r2, r3
 8002590:	d3e9      	bcc.n	8002566 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002598:	89fb      	ldrh	r3, [r7, #14]
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	3301      	adds	r3, #1
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	461a      	mov	r2, r3
 80025a6:	89fb      	ldrh	r3, [r7, #14]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80025ac:	89fb      	ldrh	r3, [r7, #14]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d010      	beq.n	80025d4 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 80025b2:	89fa      	ldrh	r2, [r7, #14]
 80025b4:	887b      	ldrh	r3, [r7, #2]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d102      	bne.n	80025c0 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	3303      	adds	r3, #3
 80025be:	e00b      	b.n	80025d8 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	3302      	adds	r3, #2
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	4413      	add	r3, r2
 80025cc:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80025ce:	e7e0      	b.n	8002592 <u8g2_font_get_glyph_data+0xb2>
	break;
 80025d0:	bf00      	nop
 80025d2:	e000      	b.n	80025d6 <u8g2_font_get_glyph_data+0xf6>
	break;
 80025d4:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	4608      	mov	r0, r1
 80025ea:	4611      	mov	r1, r2
 80025ec:	461a      	mov	r2, r3
 80025ee:	4603      	mov	r3, r0
 80025f0:	817b      	strh	r3, [r7, #10]
 80025f2:	460b      	mov	r3, r1
 80025f4:	813b      	strh	r3, [r7, #8]
 80025f6:	4613      	mov	r3, r2
 80025f8:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	897a      	ldrh	r2, [r7, #10]
 8002602:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	893a      	ldrh	r2, [r7, #8]
 800260a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	4619      	mov	r1, r3
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f7ff ff64 	bl	80024e0 <u8g2_font_get_glyph_data>
 8002618:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8002620:	6939      	ldr	r1, [r7, #16]
 8002622:	68f8      	ldr	r0, [r7, #12]
 8002624:	f7ff fe4e 	bl	80022c4 <u8g2_font_decode_glyph>
 8002628:	4603      	mov	r3, r0
 800262a:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 800262c:	8afb      	ldrh	r3, [r7, #22]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	4608      	mov	r0, r1
 8002642:	4611      	mov	r1, r2
 8002644:	461a      	mov	r2, r3
 8002646:	4603      	mov	r3, r0
 8002648:	817b      	strh	r3, [r7, #10]
 800264a:	460b      	mov	r3, r1
 800264c:	813b      	strh	r3, [r7, #8]
 800264e:	4613      	mov	r3, r2
 8002650:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002658:	2b03      	cmp	r3, #3
 800265a:	d833      	bhi.n	80026c4 <u8g2_DrawGlyph+0x8c>
 800265c:	a201      	add	r2, pc, #4	@ (adr r2, 8002664 <u8g2_DrawGlyph+0x2c>)
 800265e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002662:	bf00      	nop
 8002664:	08002675 	.word	0x08002675
 8002668:	08002689 	.word	0x08002689
 800266c:	0800269d 	.word	0x0800269d
 8002670:	080026b1 	.word	0x080026b1
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	4798      	blx	r3
 800267c:	4603      	mov	r3, r0
 800267e:	461a      	mov	r2, r3
 8002680:	893b      	ldrh	r3, [r7, #8]
 8002682:	4413      	add	r3, r2
 8002684:	813b      	strh	r3, [r7, #8]
      break;
 8002686:	e01d      	b.n	80026c4 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	4798      	blx	r3
 8002690:	4603      	mov	r3, r0
 8002692:	461a      	mov	r2, r3
 8002694:	897b      	ldrh	r3, [r7, #10]
 8002696:	1a9b      	subs	r3, r3, r2
 8002698:	817b      	strh	r3, [r7, #10]
      break;
 800269a:	e013      	b.n	80026c4 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	4798      	blx	r3
 80026a4:	4603      	mov	r3, r0
 80026a6:	461a      	mov	r2, r3
 80026a8:	893b      	ldrh	r3, [r7, #8]
 80026aa:	1a9b      	subs	r3, r3, r2
 80026ac:	813b      	strh	r3, [r7, #8]
      break;
 80026ae:	e009      	b.n	80026c4 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	4798      	blx	r3
 80026b8:	4603      	mov	r3, r0
 80026ba:	461a      	mov	r2, r3
 80026bc:	897b      	ldrh	r3, [r7, #10]
 80026be:	4413      	add	r3, r2
 80026c0:	817b      	strh	r3, [r7, #10]
      break;
 80026c2:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	893a      	ldrh	r2, [r7, #8]
 80026c8:	8979      	ldrh	r1, [r7, #10]
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f7ff ff88 	bl	80025e0 <u8g2_font_draw_glyph>
 80026d0:	4603      	mov	r3, r0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop

080026dc <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	607b      	str	r3, [r7, #4]
 80026e6:	460b      	mov	r3, r1
 80026e8:	817b      	strh	r3, [r7, #10]
 80026ea:	4613      	mov	r3, r2
 80026ec:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 fca7 	bl	8003042 <u8x8_utf8_init>
  sum = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	7812      	ldrb	r2, [r2, #0]
 8002700:	4611      	mov	r1, r2
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	4798      	blx	r3
 8002706:	4603      	mov	r3, r0
 8002708:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 800270a:	8abb      	ldrh	r3, [r7, #20]
 800270c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002710:	4293      	cmp	r3, r2
 8002712:	d038      	beq.n	8002786 <u8g2_draw_string+0xaa>
      break;
    str++;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3301      	adds	r3, #1
 8002718:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 800271a:	8abb      	ldrh	r3, [r7, #20]
 800271c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002720:	4293      	cmp	r3, r2
 8002722:	d0e9      	beq.n	80026f8 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8002724:	8abb      	ldrh	r3, [r7, #20]
 8002726:	893a      	ldrh	r2, [r7, #8]
 8002728:	8979      	ldrh	r1, [r7, #10]
 800272a:	68f8      	ldr	r0, [r7, #12]
 800272c:	f7ff ff84 	bl	8002638 <u8g2_DrawGlyph>
 8002730:	4603      	mov	r3, r0
 8002732:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800273a:	2b03      	cmp	r3, #3
 800273c:	d81e      	bhi.n	800277c <u8g2_draw_string+0xa0>
 800273e:	a201      	add	r2, pc, #4	@ (adr r2, 8002744 <u8g2_draw_string+0x68>)
 8002740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002744:	08002755 	.word	0x08002755
 8002748:	0800275f 	.word	0x0800275f
 800274c:	08002769 	.word	0x08002769
 8002750:	08002773 	.word	0x08002773
      {
	case 0:
	  x += delta;
 8002754:	897a      	ldrh	r2, [r7, #10]
 8002756:	8a7b      	ldrh	r3, [r7, #18]
 8002758:	4413      	add	r3, r2
 800275a:	817b      	strh	r3, [r7, #10]
	  break;
 800275c:	e00e      	b.n	800277c <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800275e:	893a      	ldrh	r2, [r7, #8]
 8002760:	8a7b      	ldrh	r3, [r7, #18]
 8002762:	4413      	add	r3, r2
 8002764:	813b      	strh	r3, [r7, #8]
	  break;
 8002766:	e009      	b.n	800277c <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002768:	897a      	ldrh	r2, [r7, #10]
 800276a:	8a7b      	ldrh	r3, [r7, #18]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	817b      	strh	r3, [r7, #10]
	  break;
 8002770:	e004      	b.n	800277c <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8002772:	893a      	ldrh	r2, [r7, #8]
 8002774:	8a7b      	ldrh	r3, [r7, #18]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	813b      	strh	r3, [r7, #8]
	  break;
 800277a:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 800277c:	8afa      	ldrh	r2, [r7, #22]
 800277e:	8a7b      	ldrh	r3, [r7, #18]
 8002780:	4413      	add	r3, r2
 8002782:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002784:	e7b8      	b.n	80026f8 <u8g2_draw_string+0x1c>
      break;
 8002786:	bf00      	nop
    }
  }
  return sum;
 8002788:	8afb      	ldrh	r3, [r7, #22]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop

08002794 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	607b      	str	r3, [r7, #4]
 800279e:	460b      	mov	r3, r1
 80027a0:	817b      	strh	r3, [r7, #10]
 80027a2:	4613      	mov	r3, r2
 80027a4:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	4a06      	ldr	r2, [pc, #24]	@ (80027c4 <u8g2_DrawStr+0x30>)
 80027aa:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80027ac:	893a      	ldrh	r2, [r7, #8]
 80027ae:	8979      	ldrh	r1, [r7, #10]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f7ff ff92 	bl	80026dc <u8g2_draw_string>
 80027b8:	4603      	mov	r3, r0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	0800305f 	.word	0x0800305f

080027c8 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d05d      	beq.n	8002894 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d04d      	beq.n	8002896 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002800:	2b01      	cmp	r3, #1
 8002802:	d11c      	bne.n	800283e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8002810:	429a      	cmp	r2, r3
 8002812:	da05      	bge.n	8002820 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 800282c:	429a      	cmp	r2, r3
 800282e:	dd32      	ble.n	8002896 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 800283c:	e02b      	b.n	8002896 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8002844:	461a      	mov	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 800284c:	4619      	mov	r1, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002854:	440b      	add	r3, r1
 8002856:	429a      	cmp	r2, r3
 8002858:	da0d      	bge.n	8002876 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002860:	b2da      	uxtb	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002868:	b2db      	uxtb	r3, r3
 800286a:	4413      	add	r3, r2
 800286c:	b2db      	uxtb	r3, r3
 800286e:	b25a      	sxtb	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002882:	429a      	cmp	r2, r3
 8002884:	dd07      	ble.n	8002896 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002892:	e000      	b.n	8002896 <u8g2_UpdateRefHeight+0xce>
    return;
 8002894:	bf00      	nop
  }  
}
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  return 0;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
	...

080028b8 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a04      	ldr	r2, [pc, #16]	@ (80028d4 <u8g2_SetFontPosBaseline+0x1c>)
 80028c4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	080028a1 	.word	0x080028a1

080028d8 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e6:	683a      	ldr	r2, [r7, #0]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d00b      	beq.n	8002904 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3374      	adds	r3, #116	@ 0x74
 80028f6:	6839      	ldr	r1, [r7, #0]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff fa97 	bl	8001e2c <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7ff ff62 	bl	80027c8 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8002904:	bf00      	nop
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	4611      	mov	r1, r2
 8002918:	461a      	mov	r2, r3
 800291a:	460b      	mov	r3, r1
 800291c:	80fb      	strh	r3, [r7, #6]
 800291e:	4613      	mov	r3, r2
 8002920:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	881b      	ldrh	r3, [r3, #0]
 8002926:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8002928:	8afb      	ldrh	r3, [r7, #22]
 800292a:	82bb      	strh	r3, [r7, #20]
	b += *len;
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	881a      	ldrh	r2, [r3, #0]
 8002930:	8abb      	ldrh	r3, [r7, #20]
 8002932:	4413      	add	r3, r2
 8002934:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8002936:	8afa      	ldrh	r2, [r7, #22]
 8002938:	8abb      	ldrh	r3, [r7, #20]
 800293a:	429a      	cmp	r2, r3
 800293c:	d90b      	bls.n	8002956 <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 800293e:	8afa      	ldrh	r2, [r7, #22]
 8002940:	88bb      	ldrh	r3, [r7, #4]
 8002942:	429a      	cmp	r2, r3
 8002944:	d205      	bcs.n	8002952 <u8g2_clip_intersection2+0x46>
			b = d;
 8002946:	88bb      	ldrh	r3, [r7, #4]
 8002948:	82bb      	strh	r3, [r7, #20]
			b--;
 800294a:	8abb      	ldrh	r3, [r7, #20]
 800294c:	3b01      	subs	r3, #1
 800294e:	82bb      	strh	r3, [r7, #20]
 8002950:	e001      	b.n	8002956 <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8002956:	8afa      	ldrh	r2, [r7, #22]
 8002958:	88bb      	ldrh	r3, [r7, #4]
 800295a:	429a      	cmp	r2, r3
 800295c:	d301      	bcc.n	8002962 <u8g2_clip_intersection2+0x56>
		return 0;
 800295e:	2300      	movs	r3, #0
 8002960:	e01c      	b.n	800299c <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8002962:	8aba      	ldrh	r2, [r7, #20]
 8002964:	88fb      	ldrh	r3, [r7, #6]
 8002966:	429a      	cmp	r2, r3
 8002968:	d801      	bhi.n	800296e <u8g2_clip_intersection2+0x62>
		return 0;
 800296a:	2300      	movs	r3, #0
 800296c:	e016      	b.n	800299c <u8g2_clip_intersection2+0x90>
	if (a < c)
 800296e:	8afa      	ldrh	r2, [r7, #22]
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	429a      	cmp	r2, r3
 8002974:	d201      	bcs.n	800297a <u8g2_clip_intersection2+0x6e>
		a = c;
 8002976:	88fb      	ldrh	r3, [r7, #6]
 8002978:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 800297a:	8aba      	ldrh	r2, [r7, #20]
 800297c:	88bb      	ldrh	r3, [r7, #4]
 800297e:	429a      	cmp	r2, r3
 8002980:	d901      	bls.n	8002986 <u8g2_clip_intersection2+0x7a>
		b = d;
 8002982:	88bb      	ldrh	r3, [r7, #4]
 8002984:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8afa      	ldrh	r2, [r7, #22]
 800298a:	801a      	strh	r2, [r3, #0]
	b -= a;
 800298c:	8aba      	ldrh	r2, [r7, #20]
 800298e:	8afb      	ldrh	r3, [r7, #22]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	82bb      	strh	r3, [r7, #20]
	*len = b;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	8aba      	ldrh	r2, [r7, #20]
 8002998:	801a      	strh	r2, [r3, #0]
	return 1;
 800299a:	2301      	movs	r3, #1
}
 800299c:	4618      	mov	r0, r3
 800299e:	371c      	adds	r7, #28
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 80029a8:	b590      	push	{r4, r7, lr}
 80029aa:	b087      	sub	sp, #28
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	4608      	mov	r0, r1
 80029b2:	4611      	mov	r1, r2
 80029b4:	461a      	mov	r2, r3
 80029b6:	4603      	mov	r3, r0
 80029b8:	817b      	strh	r3, [r7, #10]
 80029ba:	460b      	mov	r3, r1
 80029bc:	813b      	strh	r3, [r7, #8]
 80029be:	4613      	mov	r3, r2
 80029c0:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029c6:	893a      	ldrh	r2, [r7, #8]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 80029d0:	88f8      	ldrh	r0, [r7, #6]
 80029d2:	893a      	ldrh	r2, [r7, #8]
 80029d4:	8979      	ldrh	r1, [r7, #10]
 80029d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	4603      	mov	r3, r0
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	47a0      	blx	r4
}
 80029e2:	bf00      	nop
 80029e4:	3714      	adds	r7, #20
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd90      	pop	{r4, r7, pc}

080029ea <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 80029ea:	b590      	push	{r4, r7, lr}
 80029ec:	b087      	sub	sp, #28
 80029ee:	af02      	add	r7, sp, #8
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	4608      	mov	r0, r1
 80029f4:	4611      	mov	r1, r2
 80029f6:	461a      	mov	r2, r3
 80029f8:	4603      	mov	r3, r0
 80029fa:	817b      	strh	r3, [r7, #10]
 80029fc:	460b      	mov	r3, r1
 80029fe:	813b      	strh	r3, [r7, #8]
 8002a00:	4613      	mov	r3, r2
 8002a02:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d075      	beq.n	8002afa <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 8002a0e:	88fb      	ldrh	r3, [r7, #6]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d072      	beq.n	8002afa <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8002a14:	88fb      	ldrh	r3, [r7, #6]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d91a      	bls.n	8002a50 <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 8002a1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d109      	bne.n	8002a36 <u8g2_DrawHVLine+0x4c>
					x -= len;
 8002a22:	897a      	ldrh	r2, [r7, #10]
 8002a24:	88fb      	ldrh	r3, [r7, #6]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	817b      	strh	r3, [r7, #10]
					x++;
 8002a2c:	897b      	ldrh	r3, [r7, #10]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	817b      	strh	r3, [r7, #10]
 8002a34:	e00c      	b.n	8002a50 <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8002a36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d108      	bne.n	8002a50 <u8g2_DrawHVLine+0x66>
					y -= len;
 8002a3e:	893a      	ldrh	r2, [r7, #8]
 8002a40:	88fb      	ldrh	r3, [r7, #6]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	813b      	strh	r3, [r7, #8]
					y++;
 8002a48:	893b      	ldrh	r3, [r7, #8]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8002a50:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8002a5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d11a      	bne.n	8002a9a <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002a6a:	893b      	ldrh	r3, [r7, #8]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d83b      	bhi.n	8002ae8 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002a76:	893b      	ldrh	r3, [r7, #8]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d937      	bls.n	8002aec <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8002a88:	1db9      	adds	r1, r7, #6
 8002a8a:	f107 000a 	add.w	r0, r7, #10
 8002a8e:	f7ff ff3d 	bl	800290c <u8g2_clip_intersection2>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d11a      	bne.n	8002ace <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 8002a98:	e02f      	b.n	8002afa <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002aa0:	897b      	ldrh	r3, [r7, #10]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d824      	bhi.n	8002af0 <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002aac:	897b      	ldrh	r3, [r7, #10]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d920      	bls.n	8002af4 <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002abe:	1db9      	adds	r1, r7, #6
 8002ac0:	f107 0008 	add.w	r0, r7, #8
 8002ac4:	f7ff ff22 	bl	800290c <u8g2_clip_intersection2>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d014      	beq.n	8002af8 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad2:	689c      	ldr	r4, [r3, #8]
 8002ad4:	8979      	ldrh	r1, [r7, #10]
 8002ad6:	893a      	ldrh	r2, [r7, #8]
 8002ad8:	88f8      	ldrh	r0, [r7, #6]
 8002ada:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	47a0      	blx	r4
 8002ae6:	e008      	b.n	8002afa <u8g2_DrawHVLine+0x110>
					return;
 8002ae8:	bf00      	nop
 8002aea:	e006      	b.n	8002afa <u8g2_DrawHVLine+0x110>
					return;
 8002aec:	bf00      	nop
 8002aee:	e004      	b.n	8002afa <u8g2_DrawHVLine+0x110>
					return;
 8002af0:	bf00      	nop
 8002af2:	e002      	b.n	8002afa <u8g2_DrawHVLine+0x110>
					return;
 8002af4:	bf00      	nop
 8002af6:	e000      	b.n	8002afa <u8g2_DrawHVLine+0x110>
					return;
 8002af8:	bf00      	nop
		}
}
 8002afa:	3714      	adds	r7, #20
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd90      	pop	{r4, r7, pc}

08002b00 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002b00:	b490      	push	{r4, r7}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4604      	mov	r4, r0
 8002b08:	4608      	mov	r0, r1
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4623      	mov	r3, r4
 8002b10:	80fb      	strh	r3, [r7, #6]
 8002b12:	4603      	mov	r3, r0
 8002b14:	80bb      	strh	r3, [r7, #4]
 8002b16:	460b      	mov	r3, r1
 8002b18:	807b      	strh	r3, [r7, #2]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8002b1e:	887a      	ldrh	r2, [r7, #2]
 8002b20:	88bb      	ldrh	r3, [r7, #4]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d20d      	bcs.n	8002b42 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8002b26:	883a      	ldrh	r2, [r7, #0]
 8002b28:	88fb      	ldrh	r3, [r7, #6]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d901      	bls.n	8002b32 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e014      	b.n	8002b5c <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8002b32:	887a      	ldrh	r2, [r7, #2]
 8002b34:	883b      	ldrh	r3, [r7, #0]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d901      	bls.n	8002b3e <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e00e      	b.n	8002b5c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	e00c      	b.n	8002b5c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002b42:	883a      	ldrh	r2, [r7, #0]
 8002b44:	88fb      	ldrh	r3, [r7, #6]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d907      	bls.n	8002b5a <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8002b4a:	887a      	ldrh	r2, [r7, #2]
 8002b4c:	883b      	ldrh	r3, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d901      	bls.n	8002b56 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e002      	b.n	8002b5c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002b56:	2300      	movs	r3, #0
 8002b58:	e000      	b.n	8002b5c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8002b5a:	2300      	movs	r3, #0
    }
  }
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc90      	pop	{r4, r7}
 8002b64:	4770      	bx	lr

08002b66 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b084      	sub	sp, #16
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	4608      	mov	r0, r1
 8002b70:	4611      	mov	r1, r2
 8002b72:	461a      	mov	r2, r3
 8002b74:	4603      	mov	r3, r0
 8002b76:	817b      	strh	r3, [r7, #10]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	813b      	strh	r3, [r7, #8]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8002b8c:	8b3b      	ldrh	r3, [r7, #24]
 8002b8e:	893a      	ldrh	r2, [r7, #8]
 8002b90:	f7ff ffb6 	bl	8002b00 <u8g2_is_intersection_decision_tree>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <u8g2_IsIntersection+0x38>
    return 0; 
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e00a      	b.n	8002bb4 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8002baa:	88fb      	ldrh	r3, [r7, #6]
 8002bac:	897a      	ldrh	r2, [r7, #10]
 8002bae:	f7ff ffa7 	bl	8002b00 <u8g2_is_intersection_decision_tree>
 8002bb2:	4603      	mov	r3, r0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b089      	sub	sp, #36	@ 0x24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	4608      	mov	r0, r1
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4603      	mov	r3, r0
 8002bcc:	817b      	strh	r3, [r7, #10]
 8002bce:	460b      	mov	r3, r1
 8002bd0:	813b      	strh	r3, [r7, #8]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002bd6:	893b      	ldrh	r3, [r7, #8]
 8002bd8:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002bda:	7efb      	ldrb	r3, [r7, #27]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8002be2:	2301      	movs	r3, #1
 8002be4:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8002be6:	7e3a      	ldrb	r2, [r7, #24]
 8002be8:	7efb      	ldrb	r3, [r7, #27]
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d801      	bhi.n	8002c06 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8002c02:	7e3b      	ldrb	r3, [r7, #24]
 8002c04:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d001      	beq.n	8002c14 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002c10:	7e3b      	ldrb	r3, [r7, #24]
 8002c12:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002c14:	893b      	ldrh	r3, [r7, #8]
 8002c16:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8002c18:	8afb      	ldrh	r3, [r7, #22]
 8002c1a:	f023 0307 	bic.w	r3, r3, #7
 8002c1e:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	7c1b      	ldrb	r3, [r3, #16]
 8002c26:	461a      	mov	r2, r3
 8002c28:	8afb      	ldrh	r3, [r7, #22]
 8002c2a:	fb13 f302 	smulbb	r3, r3, r2
 8002c2e:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c34:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8002c36:	8afb      	ldrh	r3, [r7, #22]
 8002c38:	69fa      	ldr	r2, [r7, #28]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002c3e:	897b      	ldrh	r3, [r7, #10]
 8002c40:	69fa      	ldr	r2, [r7, #28]
 8002c42:	4413      	add	r3, r2
 8002c44:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8002c46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d117      	bne.n	8002c7e <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	781a      	ldrb	r2, [r3, #0]
 8002c52:	7ebb      	ldrb	r3, [r7, #26]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	781a      	ldrb	r2, [r3, #0]
 8002c60:	7e7b      	ldrb	r3, [r7, #25]
 8002c62:	4053      	eors	r3, r2
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	701a      	strb	r2, [r3, #0]
	ptr++;
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	61fb      	str	r3, [r7, #28]
	len--;
 8002c70:	88fb      	ldrh	r3, [r7, #6]
 8002c72:	3b01      	subs	r3, #1
 8002c74:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8002c76:	88fb      	ldrh	r3, [r7, #6]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1e8      	bne.n	8002c4e <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002c7c:	e038      	b.n	8002cf0 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	781a      	ldrb	r2, [r3, #0]
 8002c82:	7ebb      	ldrb	r3, [r7, #26]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	781a      	ldrb	r2, [r3, #0]
 8002c90:	7e7b      	ldrb	r3, [r7, #25]
 8002c92:	4053      	eors	r3, r2
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8002c9a:	7efb      	ldrb	r3, [r7, #27]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8002ca0:	7efb      	ldrb	r3, [r7, #27]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	76fb      	strb	r3, [r7, #27]
      len--;
 8002ca8:	88fb      	ldrh	r3, [r7, #6]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002cae:	7efb      	ldrb	r3, [r7, #27]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d114      	bne.n	8002cde <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002cb8:	461a      	mov	r2, r3
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d801      	bhi.n	8002cce <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d008      	beq.n	8002cea <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	767b      	strb	r3, [r7, #25]
 8002cdc:	e005      	b.n	8002cea <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8002cde:	7ebb      	ldrb	r3, [r7, #26]
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8002ce4:	7e7b      	ldrb	r3, [r7, #25]
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8002cea:	88fb      	ldrh	r3, [r7, #6]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1c6      	bne.n	8002c7e <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8002cf0:	bf00      	nop
 8002cf2:	3724      	adds	r7, #36	@ 0x24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d1a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	4798      	blx	r3
}
 8002d32:	bf00      	nop
 8002d34:	3708      	adds	r7, #8
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	60f8      	str	r0, [r7, #12]
 8002d42:	60b9      	str	r1, [r7, #8]
 8002d44:	603b      	str	r3, [r7, #0]
 8002d46:	4613      	mov	r3, r2
 8002d48:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	68ba      	ldr	r2, [r7, #8]
 8002d5a:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	79fa      	ldrb	r2, [r7, #7]
 8002d60:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f7ff ffa9 	bl	8002cfc <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f7ff fd84 	bl	80028b8 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8002db8:	bf00      	nop
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002dd4:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002dd6:	89fb      	ldrh	r3, [r7, #14]
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	89fa      	ldrh	r2, [r7, #14]
 8002de0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	7c1b      	ldrb	r3, [r3, #16]
 8002de6:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8002de8:	89fb      	ldrh	r3, [r7, #14]
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	89fa      	ldrh	r2, [r7, #14]
 8002df2:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002dfa:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002dfc:	89fb      	ldrh	r3, [r7, #14]
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	89fa      	ldrh	r2, [r7, #14]
 8002e06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e0e:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8002e10:	89fb      	ldrh	r3, [r7, #14]
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8002e18:	4413      	add	r3, r2
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	7c52      	ldrb	r2, [r2, #17]
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	dd07      	ble.n	8002e32 <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	7c5b      	ldrb	r3, [r3, #17]
 8002e26:	461a      	mov	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002e32:	89fb      	ldrh	r3, [r7, #14]
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8002e54:	89fb      	ldrh	r3, [r7, #14]
 8002e56:	4413      	add	r3, r2
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	8a9a      	ldrh	r2, [r3, #20]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	8ada      	ldrh	r2, [r3, #22]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8002e74:	bf00      	nop
 8002e76:	3714      	adds	r7, #20
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f7ff fe5e 	bl	8002b66 <u8g2_IsIntersection>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d104      	bne.n	8002eba <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8002eb8:	e03b      	b.n	8002f32 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d205      	bcs.n	8002ede <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d905      	bls.n	8002efa <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d205      	bcs.n	8002f16 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d905      	bls.n	8002f32 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b082      	sub	sp, #8
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff ff3c 	bl	8002dc0 <u8g2_update_dimension_common>
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d30a      	bcc.n	8002f9a <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff ff65 	bl	8002e80 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b088      	sub	sp, #32
 8002fc2:	af02      	add	r7, sp, #8
 8002fc4:	60f8      	str	r0, [r7, #12]
 8002fc6:	4608      	mov	r0, r1
 8002fc8:	4611      	mov	r1, r2
 8002fca:	461a      	mov	r2, r3
 8002fcc:	4603      	mov	r3, r0
 8002fce:	817b      	strh	r3, [r7, #10]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	813b      	strh	r3, [r7, #8]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002fde:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8002fe0:	8aba      	ldrh	r2, [r7, #20]
 8002fe2:	893b      	ldrh	r3, [r7, #8]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fee:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8002ff0:	8afa      	ldrh	r2, [r7, #22]
 8002ff2:	897b      	ldrh	r3, [r7, #10]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8002ff8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d107      	bne.n	8003010 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8003000:	8abb      	ldrh	r3, [r7, #20]
 8003002:	3b01      	subs	r3, #1
 8003004:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8003006:	8afa      	ldrh	r2, [r7, #22]
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	82fb      	strh	r3, [r7, #22]
 800300e:	e00a      	b.n	8003026 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8003010:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d106      	bne.n	8003026 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8003018:	8afb      	ldrh	r3, [r7, #22]
 800301a:	3b01      	subs	r3, #1
 800301c:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 800301e:	8aba      	ldrh	r2, [r7, #20]
 8003020:	88fb      	ldrh	r3, [r7, #6]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8003026:	88f8      	ldrh	r0, [r7, #6]
 8003028:	8aba      	ldrh	r2, [r7, #20]
 800302a:	8af9      	ldrh	r1, [r7, #22]
 800302c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	4603      	mov	r3, r0
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f7ff fcb7 	bl	80029a8 <u8g2_draw_hv_line_2dir>
}
 800303a:	bf00      	nop
 800303c:	3718      	adds	r7, #24
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	460b      	mov	r3, r1
 8003068:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800306a:	78fb      	ldrb	r3, [r7, #3]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <u8x8_ascii_next+0x18>
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	2b0a      	cmp	r3, #10
 8003074:	d102      	bne.n	800307c <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8003076:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800307a:	e001      	b.n	8003080 <u8x8_ascii_next+0x22>
  return b;
 800307c:	78fb      	ldrb	r3, [r7, #3]
 800307e:	b29b      	uxth	r3, r3
}
 8003080:	4618      	mov	r0, r3
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 800308c:	b590      	push	{r4, r7, lr}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	460b      	mov	r3, r1
 8003096:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691c      	ldr	r4, [r3, #16]
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	2300      	movs	r3, #0
 80030a0:	2120      	movs	r1, #32
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	47a0      	blx	r4
 80030a6:	4603      	mov	r3, r0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd90      	pop	{r4, r7, pc}

080030b0 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80030b0:	b590      	push	{r4, r7, lr}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	460b      	mov	r3, r1
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	691c      	ldr	r4, [r3, #16]
 80030c2:	7afa      	ldrb	r2, [r7, #11]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2117      	movs	r1, #23
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	47a0      	blx	r4
 80030cc:	4603      	mov	r3, r0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd90      	pop	{r4, r7, pc}

080030d6 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
 80030de:	460b      	mov	r3, r1
 80030e0:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80030e2:	1cfb      	adds	r3, r7, #3
 80030e4:	461a      	mov	r2, r3
 80030e6:	2101      	movs	r1, #1
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff ffe1 	bl	80030b0 <u8x8_byte_SendBytes>
 80030ee:	4603      	mov	r3, r0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80030f8:	b590      	push	{r4, r7, lr}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	68dc      	ldr	r4, [r3, #12]
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	2300      	movs	r3, #0
 800310c:	2115      	movs	r1, #21
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	47a0      	blx	r4
 8003112:	4603      	mov	r3, r0
}
 8003114:	4618      	mov	r0, r3
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	bd90      	pop	{r4, r7, pc}

0800311c <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 800311c:	b590      	push	{r4, r7, lr}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68dc      	ldr	r4, [r3, #12]
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	2300      	movs	r3, #0
 8003130:	2116      	movs	r1, #22
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	47a0      	blx	r4
 8003136:	4603      	mov	r3, r0
}
 8003138:	4618      	mov	r0, r3
 800313a:	370c      	adds	r7, #12
 800313c:	46bd      	mov	sp, r7
 800313e:	bd90      	pop	{r4, r7, pc}

08003140 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8003140:	b590      	push	{r4, r7, lr}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	460b      	mov	r3, r1
 800314a:	607a      	str	r2, [r7, #4]
 800314c:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	68dc      	ldr	r4, [r3, #12]
 8003152:	7afa      	ldrb	r2, [r7, #11]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2117      	movs	r1, #23
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	47a0      	blx	r4
 800315c:	4603      	mov	r3, r0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	bd90      	pop	{r4, r7, pc}

08003166 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8003166:	b590      	push	{r4, r7, lr}
 8003168:	b083      	sub	sp, #12
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	68dc      	ldr	r4, [r3, #12]
 8003172:	2300      	movs	r3, #0
 8003174:	2200      	movs	r2, #0
 8003176:	2118      	movs	r1, #24
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	47a0      	blx	r4
 800317c:	4603      	mov	r3, r0
}
 800317e:	4618      	mov	r0, r3
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	bd90      	pop	{r4, r7, pc}

08003186 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8003186:	b590      	push	{r4, r7, lr}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68dc      	ldr	r4, [r3, #12]
 8003192:	2300      	movs	r3, #0
 8003194:	2200      	movs	r2, #0
 8003196:	2119      	movs	r1, #25
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	47a0      	blx	r4
 800319c:	4603      	mov	r3, r0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd90      	pop	{r4, r7, pc}

080031a6 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80031a6:	b590      	push	{r4, r7, lr}
 80031a8:	b085      	sub	sp, #20
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
 80031ae:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	73fb      	strb	r3, [r7, #15]
    data++;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	3301      	adds	r3, #1
 80031ba:	603b      	str	r3, [r7, #0]
    switch( cmd )
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
 80031be:	2bfe      	cmp	r3, #254	@ 0xfe
 80031c0:	d031      	beq.n	8003226 <u8x8_cad_SendSequence+0x80>
 80031c2:	2bfe      	cmp	r3, #254	@ 0xfe
 80031c4:	dc3d      	bgt.n	8003242 <u8x8_cad_SendSequence+0x9c>
 80031c6:	2b19      	cmp	r3, #25
 80031c8:	dc3b      	bgt.n	8003242 <u8x8_cad_SendSequence+0x9c>
 80031ca:	2b18      	cmp	r3, #24
 80031cc:	da23      	bge.n	8003216 <u8x8_cad_SendSequence+0x70>
 80031ce:	2b16      	cmp	r3, #22
 80031d0:	dc02      	bgt.n	80031d8 <u8x8_cad_SendSequence+0x32>
 80031d2:	2b15      	cmp	r3, #21
 80031d4:	da03      	bge.n	80031de <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 80031d6:	e034      	b.n	8003242 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 80031d8:	2b17      	cmp	r3, #23
 80031da:	d00e      	beq.n	80031fa <u8x8_cad_SendSequence+0x54>
	return;
 80031dc:	e031      	b.n	8003242 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68dc      	ldr	r4, [r3, #12]
 80031e8:	7bba      	ldrb	r2, [r7, #14]
 80031ea:	7bf9      	ldrb	r1, [r7, #15]
 80031ec:	2300      	movs	r3, #0
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	47a0      	blx	r4
	  data++;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	3301      	adds	r3, #1
 80031f6:	603b      	str	r3, [r7, #0]
	  break;
 80031f8:	e022      	b.n	8003240 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8003200:	f107 030e 	add.w	r3, r7, #14
 8003204:	461a      	mov	r2, r3
 8003206:	2101      	movs	r1, #1
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f7ff ff99 	bl	8003140 <u8x8_cad_SendData>
	  data++;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	3301      	adds	r3, #1
 8003212:	603b      	str	r3, [r7, #0]
	  break;
 8003214:	e014      	b.n	8003240 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68dc      	ldr	r4, [r3, #12]
 800321a:	7bf9      	ldrb	r1, [r7, #15]
 800321c:	2300      	movs	r3, #0
 800321e:	2200      	movs	r2, #0
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	47a0      	blx	r4
	  break;
 8003224:	e00c      	b.n	8003240 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800322c:	7bbb      	ldrb	r3, [r7, #14]
 800322e:	461a      	mov	r2, r3
 8003230:	2129      	movs	r1, #41	@ 0x29
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 f9ee 	bl	8003614 <u8x8_gpio_call>
	  data++;
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	3301      	adds	r3, #1
 800323c:	603b      	str	r3, [r7, #0]
	  break;
 800323e:	bf00      	nop
    cmd = *data;
 8003240:	e7b6      	b.n	80031b0 <u8x8_cad_SendSequence+0xa>
	return;
 8003242:	bf00      	nop
    }
  }
}
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	bd90      	pop	{r4, r7, pc}
	...

0800324c <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800324c:	b590      	push	{r4, r7, lr}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	607b      	str	r3, [r7, #4]
 8003256:	460b      	mov	r3, r1
 8003258:	72fb      	strb	r3, [r7, #11]
 800325a:	4613      	mov	r3, r2
 800325c:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800325e:	7afb      	ldrb	r3, [r7, #11]
 8003260:	3b14      	subs	r3, #20
 8003262:	2b05      	cmp	r3, #5
 8003264:	d82f      	bhi.n	80032c6 <u8x8_cad_001+0x7a>
 8003266:	a201      	add	r2, pc, #4	@ (adr r2, 800326c <u8x8_cad_001+0x20>)
 8003268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326c:	080032b5 	.word	0x080032b5
 8003270:	08003285 	.word	0x08003285
 8003274:	08003299 	.word	0x08003299
 8003278:	080032ad 	.word	0x080032ad
 800327c:	080032b5 	.word	0x080032b5
 8003280:	080032b5 	.word	0x080032b5
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8003284:	2100      	movs	r1, #0
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f7ff ff00 	bl	800308c <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800328c:	7abb      	ldrb	r3, [r7, #10]
 800328e:	4619      	mov	r1, r3
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f7ff ff20 	bl	80030d6 <u8x8_byte_SendByte>
      break;
 8003296:	e018      	b.n	80032ca <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8003298:	2100      	movs	r1, #0
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f7ff fef6 	bl	800308c <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80032a0:	7abb      	ldrb	r3, [r7, #10]
 80032a2:	4619      	mov	r1, r3
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f7ff ff16 	bl	80030d6 <u8x8_byte_SendByte>
      break;
 80032aa:	e00e      	b.n	80032ca <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 80032ac:	2101      	movs	r1, #1
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f7ff feec 	bl	800308c <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	691c      	ldr	r4, [r3, #16]
 80032b8:	7aba      	ldrb	r2, [r7, #10]
 80032ba:	7af9      	ldrb	r1, [r7, #11]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	47a0      	blx	r4
 80032c2:	4603      	mov	r3, r0
 80032c4:	e002      	b.n	80032cc <u8x8_cad_001+0x80>
    default:
      return 0;
 80032c6:	2300      	movs	r3, #0
 80032c8:	e000      	b.n	80032cc <u8x8_cad_001+0x80>
  }
  return 1;
 80032ca:	2301      	movs	r3, #1
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd90      	pop	{r4, r7, pc}

080032d4 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	607b      	str	r3, [r7, #4]
 80032de:	460b      	mov	r3, r1
 80032e0:	72fb      	strb	r3, [r7, #11]
 80032e2:	4613      	mov	r3, r2
 80032e4:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80032e6:	7afb      	ldrb	r3, [r7, #11]
 80032e8:	2b0f      	cmp	r3, #15
 80032ea:	d006      	beq.n	80032fa <u8x8_d_st7565_common+0x26>
 80032ec:	2b0f      	cmp	r3, #15
 80032ee:	dc71      	bgt.n	80033d4 <u8x8_d_st7565_common+0x100>
 80032f0:	2b0b      	cmp	r3, #11
 80032f2:	d050      	beq.n	8003396 <u8x8_d_st7565_common+0xc2>
 80032f4:	2b0e      	cmp	r3, #14
 80032f6:	d05b      	beq.n	80033b0 <u8x8_d_st7565_common+0xdc>
 80032f8:	e06c      	b.n	80033d4 <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f7ff ff33 	bl	8003166 <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	795b      	ldrb	r3, [r3, #5]
 8003304:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 8003306:	7dbb      	ldrb	r3, [r7, #22]
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8003312:	7dbb      	ldrb	r3, [r7, #22]
 8003314:	4413      	add	r3, r2
 8003316:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8003318:	7dbb      	ldrb	r3, [r7, #22]
 800331a:	091b      	lsrs	r3, r3, #4
 800331c:	b2db      	uxtb	r3, r3
 800331e:	f043 0310 	orr.w	r3, r3, #16
 8003322:	b2db      	uxtb	r3, r3
 8003324:	4619      	mov	r1, r3
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f7ff fee6 	bl	80030f8 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 800332c:	7dbb      	ldrb	r3, [r7, #22]
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	b2db      	uxtb	r3, r3
 8003334:	4619      	mov	r1, r3
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f7ff fede 	bl	80030f8 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	799b      	ldrb	r3, [r3, #6]
 8003340:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8003344:	b2db      	uxtb	r3, r3
 8003346:	4619      	mov	r1, r3
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f7ff fed5 	bl	80030f8 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	791b      	ldrb	r3, [r3, #4]
 8003352:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8003354:	7dfb      	ldrb	r3, [r7, #23]
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 8003360:	7dfa      	ldrb	r2, [r7, #23]
 8003362:	7dbb      	ldrb	r3, [r7, #22]
 8003364:	4413      	add	r3, r2
 8003366:	2b84      	cmp	r3, #132	@ 0x84
 8003368:	d905      	bls.n	8003376 <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 800336a:	2384      	movs	r3, #132	@ 0x84
 800336c:	75fb      	strb	r3, [r7, #23]
	c -= x;
 800336e:	7dfa      	ldrb	r2, [r7, #23]
 8003370:	7dbb      	ldrb	r3, [r7, #22]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 8003376:	7dfb      	ldrb	r3, [r7, #23]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4619      	mov	r1, r3
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f7ff fedf 	bl	8003140 <u8x8_cad_SendData>
	arg_int--;
 8003382:	7abb      	ldrb	r3, [r7, #10]
 8003384:	3b01      	subs	r3, #1
 8003386:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8003388:	7abb      	ldrb	r3, [r7, #10]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f3      	bne.n	8003376 <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f7ff fef9 	bl	8003186 <u8x8_cad_EndTransfer>
      break;
 8003394:	e020      	b.n	80033d8 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8003396:	7abb      	ldrb	r3, [r7, #10]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d104      	bne.n	80033a6 <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 800339c:	4911      	ldr	r1, [pc, #68]	@ (80033e4 <u8x8_d_st7565_common+0x110>)
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	f7ff ff01 	bl	80031a6 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 80033a4:	e018      	b.n	80033d8 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 80033a6:	4910      	ldr	r1, [pc, #64]	@ (80033e8 <u8x8_d_st7565_common+0x114>)
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f7ff fefc 	bl	80031a6 <u8x8_cad_SendSequence>
      break;
 80033ae:	e013      	b.n	80033d8 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f7ff fed8 	bl	8003166 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80033b6:	2181      	movs	r1, #129	@ 0x81
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f7ff fe9d 	bl	80030f8 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 80033be:	7abb      	ldrb	r3, [r7, #10]
 80033c0:	089b      	lsrs	r3, r3, #2
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	4619      	mov	r1, r3
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f7ff fea8 	bl	800311c <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f7ff feda 	bl	8003186 <u8x8_cad_EndTransfer>
      break;
 80033d2:	e001      	b.n	80033d8 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <u8x8_d_st7565_common+0x106>
  }
  return 1;
 80033d8:	2301      	movs	r3, #1
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	0800b5b0 	.word	0x0800b5b0
 80033e8:	0800b5b8 	.word	0x0800b5b8

080033ec <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	607b      	str	r3, [r7, #4]
 80033f6:	460b      	mov	r3, r1
 80033f8:	72fb      	strb	r3, [r7, #11]
 80033fa:	4613      	mov	r3, r2
 80033fc:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 80033fe:	7aba      	ldrb	r2, [r7, #10]
 8003400:	7af9      	ldrb	r1, [r7, #11]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f7ff ff65 	bl	80032d4 <u8x8_d_st7565_common>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d131      	bne.n	8003474 <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 8003410:	7afb      	ldrb	r3, [r7, #11]
 8003412:	2b0d      	cmp	r3, #13
 8003414:	d013      	beq.n	800343e <u8x8_d_st7565_64128n+0x52>
 8003416:	2b0d      	cmp	r3, #13
 8003418:	dc2a      	bgt.n	8003470 <u8x8_d_st7565_64128n+0x84>
 800341a:	2b09      	cmp	r3, #9
 800341c:	d002      	beq.n	8003424 <u8x8_d_st7565_64128n+0x38>
 800341e:	2b0a      	cmp	r3, #10
 8003420:	d005      	beq.n	800342e <u8x8_d_st7565_64128n+0x42>
 8003422:	e025      	b.n	8003470 <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 8003424:	4916      	ldr	r1, [pc, #88]	@ (8003480 <u8x8_d_st7565_64128n+0x94>)
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 f832 	bl	8003490 <u8x8_d_helper_display_setup_memory>
	break;
 800342c:	e022      	b.n	8003474 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 f842 	bl	80034b8 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 8003434:	4913      	ldr	r1, [pc, #76]	@ (8003484 <u8x8_d_st7565_64128n+0x98>)
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f7ff feb5 	bl	80031a6 <u8x8_cad_SendSequence>
	break;
 800343c:	e01a      	b.n	8003474 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 800343e:	7abb      	ldrb	r3, [r7, #10]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10a      	bne.n	800345a <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8003444:	4910      	ldr	r1, [pc, #64]	@ (8003488 <u8x8_d_st7565_64128n+0x9c>)
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f7ff fead 	bl	80031a6 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	7c9a      	ldrb	r2, [r3, #18]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8003458:	e00c      	b.n	8003474 <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 800345a:	490c      	ldr	r1, [pc, #48]	@ (800348c <u8x8_d_st7565_64128n+0xa0>)
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f7ff fea2 	bl	80031a6 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	7cda      	ldrb	r2, [r3, #19]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 800346e:	e001      	b.n	8003474 <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 8003470:	2300      	movs	r3, #0
 8003472:	e000      	b.n	8003476 <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 8003474:	2301      	movs	r3, #1
}
 8003476:	4618      	mov	r0, r3
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	0800b5f0 	.word	0x0800b5f0
 8003484:	0800b5d0 	.word	0x0800b5d0
 8003488:	0800b5c0 	.word	0x0800b5c0
 800348c:	0800b5c8 	.word	0x0800b5c8

08003490 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	7c9a      	ldrb	r2, [r3, #18]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80034b8:	b590      	push	{r4, r7, lr}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	695c      	ldr	r4, [r3, #20]
 80034c4:	2300      	movs	r3, #0
 80034c6:	2200      	movs	r2, #0
 80034c8:	2128      	movs	r1, #40	@ 0x28
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68dc      	ldr	r4, [r3, #12]
 80034d2:	2300      	movs	r3, #0
 80034d4:	2200      	movs	r2, #0
 80034d6:	2114      	movs	r1, #20
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80034dc:	2201      	movs	r2, #1
 80034de:	214b      	movs	r1, #75	@ 0x4b
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f897 	bl	8003614 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	791b      	ldrb	r3, [r3, #4]
 80034ec:	461a      	mov	r2, r3
 80034ee:	2129      	movs	r1, #41	@ 0x29
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 f88f 	bl	8003614 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80034f6:	2200      	movs	r2, #0
 80034f8:	214b      	movs	r1, #75	@ 0x4b
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f88a 	bl	8003614 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	791b      	ldrb	r3, [r3, #4]
 8003506:	461a      	mov	r2, r3
 8003508:	2129      	movs	r1, #41	@ 0x29
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 f882 	bl	8003614 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8003510:	2201      	movs	r2, #1
 8003512:	214b      	movs	r1, #75	@ 0x4b
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f87d 	bl	8003614 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	795b      	ldrb	r3, [r3, #5]
 8003520:	461a      	mov	r2, r3
 8003522:	2129      	movs	r1, #41	@ 0x29
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 f875 	bl	8003614 <u8x8_gpio_call>
}    
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	bd90      	pop	{r4, r7, pc}

08003532 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8003532:	b590      	push	{r4, r7, lr}
 8003534:	b085      	sub	sp, #20
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	4608      	mov	r0, r1
 800353c:	4611      	mov	r1, r2
 800353e:	461a      	mov	r2, r3
 8003540:	4603      	mov	r3, r0
 8003542:	70fb      	strb	r3, [r7, #3]
 8003544:	460b      	mov	r3, r1
 8003546:	70bb      	strb	r3, [r7, #2]
 8003548:	4613      	mov	r3, r2
 800354a:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800354c:	78fb      	ldrb	r3, [r7, #3]
 800354e:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8003550:	78bb      	ldrb	r3, [r7, #2]
 8003552:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8003554:	787b      	ldrb	r3, [r7, #1]
 8003556:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003558:	6a3b      	ldr	r3, [r7, #32]
 800355a:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689c      	ldr	r4, [r3, #8]
 8003560:	f107 0308 	add.w	r3, r7, #8
 8003564:	2201      	movs	r2, #1
 8003566:	210f      	movs	r1, #15
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	47a0      	blx	r4
 800356c:	4603      	mov	r3, r0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	bd90      	pop	{r4, r7, pc}

08003576 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8003576:	b590      	push	{r4, r7, lr}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689c      	ldr	r4, [r3, #8]
 8003582:	2300      	movs	r3, #0
 8003584:	2200      	movs	r2, #0
 8003586:	2109      	movs	r1, #9
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	47a0      	blx	r4
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	bd90      	pop	{r4, r7, pc}

08003594 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8003594:	b590      	push	{r4, r7, lr}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689c      	ldr	r4, [r3, #8]
 80035a0:	2300      	movs	r3, #0
 80035a2:	2200      	movs	r2, #0
 80035a4:	210a      	movs	r1, #10
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd90      	pop	{r4, r7, pc}

080035b2 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80035b2:	b590      	push	{r4, r7, lr}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	460b      	mov	r3, r1
 80035bc:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689c      	ldr	r4, [r3, #8]
 80035c2:	78fa      	ldrb	r2, [r7, #3]
 80035c4:	2300      	movs	r3, #0
 80035c6:	210b      	movs	r1, #11
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	47a0      	blx	r4
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd90      	pop	{r4, r7, pc}

080035d4 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 80035d4:	b590      	push	{r4, r7, lr}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689c      	ldr	r4, [r3, #8]
 80035e4:	78fa      	ldrb	r2, [r7, #3]
 80035e6:	2300      	movs	r3, #0
 80035e8:	210e      	movs	r1, #14
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	47a0      	blx	r4
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd90      	pop	{r4, r7, pc}

080035f6 <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80035f6:	b590      	push	{r4, r7, lr}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	689c      	ldr	r4, [r3, #8]
 8003602:	2300      	movs	r3, #0
 8003604:	2200      	movs	r2, #0
 8003606:	2110      	movs	r1, #16
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	47a0      	blx	r4
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	bd90      	pop	{r4, r7, pc}

08003614 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	460b      	mov	r3, r1
 800361e:	70fb      	strb	r3, [r7, #3]
 8003620:	4613      	mov	r3, r2
 8003622:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695c      	ldr	r4, [r3, #20]
 8003628:	78ba      	ldrb	r2, [r7, #2]
 800362a:	78f9      	ldrb	r1, [r7, #3]
 800362c:	2300      	movs	r3, #0
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	47a0      	blx	r4
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	bd90      	pop	{r4, r7, pc}

0800363a <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800363a:	b480      	push	{r7}
 800363c:	b085      	sub	sp, #20
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	607b      	str	r3, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	72fb      	strb	r3, [r7, #11]
 8003648:	4613      	mov	r3, r2
 800364a:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3714      	adds	r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
	...

0800365c <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a11      	ldr	r2, [pc, #68]	@ (80036b4 <u8x8_SetupDefaults+0x58>)
 800366e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a10      	ldr	r2, [pc, #64]	@ (80036b4 <u8x8_SetupDefaults+0x58>)
 8003674:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a0e      	ldr	r2, [pc, #56]	@ (80036b4 <u8x8_SetupDefaults+0x58>)
 800367a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a0d      	ldr	r2, [pc, #52]	@ (80036b4 <u8x8_SetupDefaults+0x58>)
 8003680:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	22ff      	movs	r2, #255	@ 0xff
 800369c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	22ff      	movs	r2, #255	@ 0xff
 80036a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	0800363b 	.word	0x0800363b

080036b8 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f7ff ffc8 	bl	800365c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f7ff ff46 	bl	8003576 <u8x8_SetupMemory>
}
 80036ea:	bf00      	nop
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b088      	sub	sp, #32
 80036f6:	af04      	add	r7, sp, #16
 80036f8:	6078      	str	r0, [r7, #4]
 80036fa:	460b      	mov	r3, r1
 80036fc:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_01  : 0;
 8003702:	7bbb      	ldrb	r3, [r7, #14]
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	b2db      	uxtb	r3, r3
 800370a:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 800370c:	7bbb      	ldrb	r3, [r7, #14]
 800370e:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 8003710:	7bbb      	ldrb	r3, [r7, #14]
 8003712:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 8003714:	7bbb      	ldrb	r3, [r7, #14]
 8003716:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR      == PIN_INPUT) ? CELL_01_LED_01     : 0;
 8003718:	7bbb      	ldrb	r3, [r7, #14]
 800371a:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 800371c:	7bbb      	ldrb	r3, [r7, #14]
 800371e:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 8003720:	7bbb      	ldrb	r3, [r7, #14]
 8003722:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 8003724:	7bbb      	ldrb	r3, [r7, #14]
 8003726:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_02  : 0;
 800372c:	7b7b      	ldrb	r3, [r7, #13]
 800372e:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? CELL_02_LED_01 	: 0;
 8003730:	7b7b      	ldrb	r3, [r7, #13]
 8003732:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? CELL_03_LED_01 	: 0;
 8003734:	7b7b      	ldrb	r3, [r7, #13]
 8003736:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? EXPANDER_FAN_CTRL 	: 0;
 8003738:	7b7b      	ldrb	r3, [r7, #13]
 800373a:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_03	: 0;
 800373c:	7b7b      	ldrb	r3, [r7, #13]
 800373e:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_02 : 0;
 8003740:	7b7b      	ldrb	r3, [r7, #13]
 8003742:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_01 : 0;
 8003744:	7b7b      	ldrb	r3, [r7, #13]
 8003746:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_03 	: 0;
 8003748:	7b7b      	ldrb	r3, [r7, #13]
 800374a:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 800374c:	78fb      	ldrb	r3, [r7, #3]
 800374e:	b29b      	uxth	r3, r3
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	b299      	uxth	r1, r3
 8003754:	2364      	movs	r3, #100	@ 0x64
 8003756:	9302      	str	r3, [sp, #8]
 8003758:	2301      	movs	r3, #1
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	f107 030e 	add.w	r3, r7, #14
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	2301      	movs	r3, #1
 8003764:	2206      	movs	r2, #6
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f003 ff7c 	bl	8007664 <HAL_I2C_Mem_Write>
 800376c:	4603      	mov	r3, r0
 800376e:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 8003770:	7bfb      	ldrb	r3, [r7, #15]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <Expander_InitPinDirections+0x88>
    {
        return status;
 8003776:	7bfb      	ldrb	r3, [r7, #15]
 8003778:	e012      	b.n	80037a0 <Expander_InitPinDirections+0xae>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 800377a:	78fb      	ldrb	r3, [r7, #3]
 800377c:	b29b      	uxth	r3, r3
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	b299      	uxth	r1, r3
 8003782:	2364      	movs	r3, #100	@ 0x64
 8003784:	9302      	str	r3, [sp, #8]
 8003786:	2301      	movs	r3, #1
 8003788:	9301      	str	r3, [sp, #4]
 800378a:	f107 030d 	add.w	r3, r7, #13
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	2301      	movs	r3, #1
 8003792:	2207      	movs	r2, #7
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f003 ff65 	bl	8007664 <HAL_I2C_Mem_Write>
 800379a:	4603      	mov	r3, r0
 800379c:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 800379e:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af04      	add	r7, sp, #16
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	4608      	mov	r0, r1
 80037b2:	4611      	mov	r1, r2
 80037b4:	461a      	mov	r2, r3
 80037b6:	4603      	mov	r3, r0
 80037b8:	70fb      	strb	r3, [r7, #3]
 80037ba:	460b      	mov	r3, r1
 80037bc:	803b      	strh	r3, [r7, #0]
 80037be:	4613      	mov	r3, r2
 80037c0:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 80037c2:	883b      	ldrh	r3, [r7, #0]
 80037c4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d142      	bne.n	8003852 <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 80037cc:	2302      	movs	r3, #2
 80037ce:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	b299      	uxth	r1, r3
 80037d8:	7bfb      	ldrb	r3, [r7, #15]
 80037da:	b29a      	uxth	r2, r3
 80037dc:	2364      	movs	r3, #100	@ 0x64
 80037de:	9302      	str	r3, [sp, #8]
 80037e0:	2301      	movs	r3, #1
 80037e2:	9301      	str	r3, [sp, #4]
 80037e4:	f107 030c 	add.w	r3, r7, #12
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	2301      	movs	r3, #1
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f004 f833 	bl	8007858 <HAL_I2C_Mem_Read>
 80037f2:	4603      	mov	r3, r0
 80037f4:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 80037f6:	7bbb      	ldrb	r3, [r7, #14]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <Expander_SetPinState+0x58>
            return status;
 80037fc:	7bbb      	ldrb	r3, [r7, #14]
 80037fe:	e073      	b.n	80038e8 <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 8003800:	78bb      	ldrb	r3, [r7, #2]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d106      	bne.n	8003814 <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 8003806:	883b      	ldrh	r3, [r7, #0]
 8003808:	b2da      	uxtb	r2, r3
 800380a:	7b3b      	ldrb	r3, [r7, #12]
 800380c:	4313      	orrs	r3, r2
 800380e:	b2db      	uxtb	r3, r3
 8003810:	733b      	strb	r3, [r7, #12]
 8003812:	e009      	b.n	8003828 <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 8003814:	883b      	ldrh	r3, [r7, #0]
 8003816:	b25b      	sxtb	r3, r3
 8003818:	43db      	mvns	r3, r3
 800381a:	b25a      	sxtb	r2, r3
 800381c:	7b3b      	ldrb	r3, [r7, #12]
 800381e:	b25b      	sxtb	r3, r3
 8003820:	4013      	ands	r3, r2
 8003822:	b25b      	sxtb	r3, r3
 8003824:	b2db      	uxtb	r3, r3
 8003826:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003828:	78fb      	ldrb	r3, [r7, #3]
 800382a:	b29b      	uxth	r3, r3
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	b299      	uxth	r1, r3
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	b29a      	uxth	r2, r3
 8003834:	2364      	movs	r3, #100	@ 0x64
 8003836:	9302      	str	r3, [sp, #8]
 8003838:	2301      	movs	r3, #1
 800383a:	9301      	str	r3, [sp, #4]
 800383c:	f107 030c 	add.w	r3, r7, #12
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	2301      	movs	r3, #1
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f003 ff0d 	bl	8007664 <HAL_I2C_Mem_Write>
 800384a:	4603      	mov	r3, r0
 800384c:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 800384e:	7bbb      	ldrb	r3, [r7, #14]
 8003850:	e04a      	b.n	80038e8 <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 8003852:	883b      	ldrh	r3, [r7, #0]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d145      	bne.n	80038e6 <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 800385a:	2303      	movs	r3, #3
 800385c:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 800385e:	78fb      	ldrb	r3, [r7, #3]
 8003860:	b29b      	uxth	r3, r3
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	b299      	uxth	r1, r3
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	b29a      	uxth	r2, r3
 800386a:	2364      	movs	r3, #100	@ 0x64
 800386c:	9302      	str	r3, [sp, #8]
 800386e:	2301      	movs	r3, #1
 8003870:	9301      	str	r3, [sp, #4]
 8003872:	f107 030c 	add.w	r3, r7, #12
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	2301      	movs	r3, #1
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f003 ffec 	bl	8007858 <HAL_I2C_Mem_Read>
 8003880:	4603      	mov	r3, r0
 8003882:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003884:	7bbb      	ldrb	r3, [r7, #14]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <Expander_SetPinState+0xe6>
            return status;
 800388a:	7bbb      	ldrb	r3, [r7, #14]
 800388c:	e02c      	b.n	80038e8 <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 800388e:	883b      	ldrh	r3, [r7, #0]
 8003890:	0a1b      	lsrs	r3, r3, #8
 8003892:	b29b      	uxth	r3, r3
 8003894:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 8003896:	78bb      	ldrb	r3, [r7, #2]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d105      	bne.n	80038a8 <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 800389c:	7b3a      	ldrb	r2, [r7, #12]
 800389e:	7b7b      	ldrb	r3, [r7, #13]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	733b      	strb	r3, [r7, #12]
 80038a6:	e009      	b.n	80038bc <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 80038a8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80038ac:	43db      	mvns	r3, r3
 80038ae:	b25a      	sxtb	r2, r3
 80038b0:	7b3b      	ldrb	r3, [r7, #12]
 80038b2:	b25b      	sxtb	r3, r3
 80038b4:	4013      	ands	r3, r2
 80038b6:	b25b      	sxtb	r3, r3
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 80038bc:	78fb      	ldrb	r3, [r7, #3]
 80038be:	b29b      	uxth	r3, r3
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	b299      	uxth	r1, r3
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	2364      	movs	r3, #100	@ 0x64
 80038ca:	9302      	str	r3, [sp, #8]
 80038cc:	2301      	movs	r3, #1
 80038ce:	9301      	str	r3, [sp, #4]
 80038d0:	f107 030c 	add.w	r3, r7, #12
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	2301      	movs	r3, #1
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f003 fec3 	bl	8007664 <HAL_I2C_Mem_Write>
 80038de:	4603      	mov	r3, r0
 80038e0:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 80038e2:	7bbb      	ldrb	r3, [r7, #14]
 80038e4:	e000      	b.n	80038e8 <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
    }
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 80038f8:	4b11      	ldr	r3, [pc, #68]	@ (8003940 <Expander_InitAllDevices+0x50>)
 80038fa:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 80038fc:	2304      	movs	r3, #4
 80038fe:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	e012      	b.n	800392c <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 8003906:	f107 0208 	add.w	r2, r7, #8
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	4413      	add	r3, r2
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	4619      	mov	r1, r3
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7ff feed 	bl	80036f2 <Expander_InitPinDirections>
 8003918:	4603      	mov	r3, r0
 800391a:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 800391c:	7bfb      	ldrb	r3, [r7, #15]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <Expander_InitAllDevices+0x36>
        {
            return status;
 8003922:	7bfb      	ldrb	r3, [r7, #15]
 8003924:	e007      	b.n	8003936 <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	3301      	adds	r3, #1
 800392a:	617b      	str	r3, [r7, #20]
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	429a      	cmp	r2, r3
 8003932:	d3e8      	bcc.n	8003906 <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	24232221 	.word	0x24232221

08003944 <get_cell_control_params>:


// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expander_Address, uint16_t *v_set_pin_01, uint16_t *v_set_pin_02, uint16_t *v_set_pin_03 ,uint16_t *LED_PIN )
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	60b9      	str	r1, [r7, #8]
 800394c:	607a      	str	r2, [r7, #4]
 800394e:	603b      	str	r3, [r7, #0]
 8003950:	4603      	mov	r3, r0
 8003952:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8003954:	7bfb      	ldrb	r3, [r7, #15]
 8003956:	2b17      	cmp	r3, #23
 8003958:	f200 81dc 	bhi.w	8003d14 <get_cell_control_params+0x3d0>
 800395c:	a201      	add	r2, pc, #4	@ (adr r2, 8003964 <get_cell_control_params+0x20>)
 800395e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003962:	bf00      	nop
 8003964:	080039c5 	.word	0x080039c5
 8003968:	080039e5 	.word	0x080039e5
 800396c:	08003a07 	.word	0x08003a07
 8003970:	08003a2f 	.word	0x08003a2f
 8003974:	08003a4f 	.word	0x08003a4f
 8003978:	08003a71 	.word	0x08003a71
 800397c:	08003a99 	.word	0x08003a99
 8003980:	08003ab9 	.word	0x08003ab9
 8003984:	08003adb 	.word	0x08003adb
 8003988:	08003b03 	.word	0x08003b03
 800398c:	08003b23 	.word	0x08003b23
 8003990:	08003b45 	.word	0x08003b45
 8003994:	08003b6d 	.word	0x08003b6d
 8003998:	08003b8d 	.word	0x08003b8d
 800399c:	08003baf 	.word	0x08003baf
 80039a0:	08003bd7 	.word	0x08003bd7
 80039a4:	08003bf7 	.word	0x08003bf7
 80039a8:	08003c19 	.word	0x08003c19
 80039ac:	08003c41 	.word	0x08003c41
 80039b0:	08003c61 	.word	0x08003c61
 80039b4:	08003c83 	.word	0x08003c83
 80039b8:	08003cab 	.word	0x08003cab
 80039bc:	08003ccb 	.word	0x08003ccb
 80039c0:	08003ced 	.word	0x08003ced
    {

    // for the cell 01 to 12
        case CELL_1:
            *expander_Address = GPIO_EXPANDER_ID_01;
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	2221      	movs	r2, #33	@ 0x21
 80039c8:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2202      	movs	r2, #2
 80039ce:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	2204      	movs	r2, #4
 80039d4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	2208      	movs	r2, #8
 80039da:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2210      	movs	r2, #16
 80039e0:	801a      	strh	r2, [r3, #0]
            break;
 80039e2:	e1a7      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_2:
            *expander_Address = GPIO_EXPANDER_ID_01;
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2221      	movs	r2, #33	@ 0x21
 80039e8:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2280      	movs	r2, #128	@ 0x80
 80039ee:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	2240      	movs	r2, #64	@ 0x40
 80039f4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	2220      	movs	r2, #32
 80039fa:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a02:	801a      	strh	r2, [r3, #0]
            break;
 8003a04:	e196      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_3:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	2221      	movs	r2, #33	@ 0x21
 8003a0a:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a12:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a1a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003a22:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a2a:	801a      	strh	r2, [r3, #0]
            break;
 8003a2c:	e182      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_4:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	2222      	movs	r2, #34	@ 0x22
 8003a32:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2204      	movs	r2, #4
 8003a3e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2208      	movs	r2, #8
 8003a44:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	2210      	movs	r2, #16
 8003a4a:	801a      	strh	r2, [r3, #0]
            break;
 8003a4c:	e172      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_5:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2222      	movs	r2, #34	@ 0x22
 8003a52:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2280      	movs	r2, #128	@ 0x80
 8003a58:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	2240      	movs	r2, #64	@ 0x40
 8003a5e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	2220      	movs	r2, #32
 8003a64:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a6c:	801a      	strh	r2, [r3, #0]
            break;
 8003a6e:	e161      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_6:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	2222      	movs	r2, #34	@ 0x22
 8003a74:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a7c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a84:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003a8c:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a94:	801a      	strh	r2, [r3, #0]
            break;
 8003a96:	e14d      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_7:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2223      	movs	r2, #35	@ 0x23
 8003a9c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2204      	movs	r2, #4
 8003aa8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	2208      	movs	r2, #8
 8003aae:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	801a      	strh	r2, [r3, #0]
            break;
 8003ab6:	e13d      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_8:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	2223      	movs	r2, #35	@ 0x23
 8003abc:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2280      	movs	r2, #128	@ 0x80
 8003ac2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	2240      	movs	r2, #64	@ 0x40
 8003ac8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	2220      	movs	r2, #32
 8003ace:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ad6:	801a      	strh	r2, [r3, #0]
            break;
 8003ad8:	e12c      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_9:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	2223      	movs	r2, #35	@ 0x23
 8003ade:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ae6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003aee:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003af6:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003afe:	801a      	strh	r2, [r3, #0]
            break;
 8003b00:	e118      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_10:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	2224      	movs	r2, #36	@ 0x24
 8003b06:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2204      	movs	r2, #4
 8003b12:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	2208      	movs	r2, #8
 8003b18:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	2210      	movs	r2, #16
 8003b1e:	801a      	strh	r2, [r3, #0]
            break;
 8003b20:	e108      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_11:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	2224      	movs	r2, #36	@ 0x24
 8003b26:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2280      	movs	r2, #128	@ 0x80
 8003b2c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2240      	movs	r2, #64	@ 0x40
 8003b32:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	2220      	movs	r2, #32
 8003b38:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b40:	801a      	strh	r2, [r3, #0]
            break;
 8003b42:	e0f7      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_12:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	2224      	movs	r2, #36	@ 0x24
 8003b48:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b50:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b58:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003b60:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b68:	801a      	strh	r2, [r3, #0]
            break;
 8003b6a:	e0e3      	b.n	8003d34 <get_cell_control_params+0x3f0>

            // for the cell 12 to 24

        case CELL_13:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	2221      	movs	r2, #33	@ 0x21
 8003b70:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2202      	movs	r2, #2
 8003b76:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	2204      	movs	r2, #4
 8003b7c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	2208      	movs	r2, #8
 8003b82:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	2210      	movs	r2, #16
 8003b88:	801a      	strh	r2, [r3, #0]

            break;
 8003b8a:	e0d3      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_14:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	2221      	movs	r2, #33	@ 0x21
 8003b90:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2280      	movs	r2, #128	@ 0x80
 8003b96:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2240      	movs	r2, #64	@ 0x40
 8003b9c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003baa:	801a      	strh	r2, [r3, #0]

            break;
 8003bac:	e0c2      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_15:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2221      	movs	r2, #33	@ 0x21
 8003bb2:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003bba:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bc2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003bca:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bd2:	801a      	strh	r2, [r3, #0]
            break;
 8003bd4:	e0ae      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_16:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2222      	movs	r2, #34	@ 0x22
 8003bda:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2204      	movs	r2, #4
 8003be6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	2208      	movs	r2, #8
 8003bec:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	2210      	movs	r2, #16
 8003bf2:	801a      	strh	r2, [r3, #0]
            break;
 8003bf4:	e09e      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_17:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2222      	movs	r2, #34	@ 0x22
 8003bfa:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2280      	movs	r2, #128	@ 0x80
 8003c00:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2240      	movs	r2, #64	@ 0x40
 8003c06:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c14:	801a      	strh	r2, [r3, #0]
            break;
 8003c16:	e08d      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_18:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2222      	movs	r2, #34	@ 0x22
 8003c1c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003c24:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003c2c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c34:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c3c:	801a      	strh	r2, [r3, #0]
            break;
 8003c3e:	e079      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_19:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2223      	movs	r2, #35	@ 0x23
 8003c44:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2202      	movs	r2, #2
 8003c4a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	2204      	movs	r2, #4
 8003c50:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	2208      	movs	r2, #8
 8003c56:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	2210      	movs	r2, #16
 8003c5c:	801a      	strh	r2, [r3, #0]
            break;
 8003c5e:	e069      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_20:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2223      	movs	r2, #35	@ 0x23
 8003c64:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2280      	movs	r2, #128	@ 0x80
 8003c6a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	2240      	movs	r2, #64	@ 0x40
 8003c70:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	2220      	movs	r2, #32
 8003c76:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c7e:	801a      	strh	r2, [r3, #0]
            break;
 8003c80:	e058      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_21:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2223      	movs	r2, #35	@ 0x23
 8003c86:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003c8e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003c96:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c9e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ca6:	801a      	strh	r2, [r3, #0]
            break;
 8003ca8:	e044      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_22:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2224      	movs	r2, #36	@ 0x24
 8003cae:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2204      	movs	r2, #4
 8003cba:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2208      	movs	r2, #8
 8003cc0:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	2210      	movs	r2, #16
 8003cc6:	801a      	strh	r2, [r3, #0]
            break;
 8003cc8:	e034      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_23:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2224      	movs	r2, #36	@ 0x24
 8003cce:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2280      	movs	r2, #128	@ 0x80
 8003cd4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	2240      	movs	r2, #64	@ 0x40
 8003cda:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ce8:	801a      	strh	r2, [r3, #0]
            break;
 8003cea:	e023      	b.n	8003d34 <get_cell_control_params+0x3f0>

        case CELL_24:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2224      	movs	r2, #36	@ 0x24
 8003cf0:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003cf8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d00:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d08:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d10:	801a      	strh	r2, [r3, #0]
            break;
 8003d12:	e00f      	b.n	8003d34 <get_cell_control_params+0x3f0>



        default:
            // Default to CELL_1 if an invalid cell is specified
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2221      	movs	r2, #33	@ 0x21
 8003d18:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	2204      	movs	r2, #4
 8003d24:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	2208      	movs	r2, #8
 8003d2a:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	2210      	movs	r2, #16
 8003d30:	801a      	strh	r2, [r3, #0]
            break;
 8003d32:	bf00      	nop
    }
}
 8003d34:	bf00      	nop
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage( CellID cell, float voltage)
{
 8003d40:	b590      	push	{r4, r7, lr}
 8003d42:	b08b      	sub	sp, #44	@ 0x2c
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	4603      	mov	r3, r0
 8003d48:	ed87 0a00 	vstr	s0, [r7]
 8003d4c:	71fb      	strb	r3, [r7, #7]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 8003d4e:	79fb      	ldrb	r3, [r7, #7]
 8003d50:	2b0b      	cmp	r3, #11
 8003d52:	d802      	bhi.n	8003d5a <Set_Output_Voltage+0x1a>
        target_i2c = &hi2c2;
 8003d54:	4b2e      	ldr	r3, [pc, #184]	@ (8003e10 <Set_Output_Voltage+0xd0>)
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	e001      	b.n	8003d5e <Set_Output_Voltage+0x1e>
    } else {
        target_i2c = &hi2c3;
 8003d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e14 <Set_Output_Voltage+0xd4>)
 8003d5c:	61fb      	str	r3, [r7, #28]
    }

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 8003d5e:	23ff      	movs	r3, #255	@ 0xff
 8003d60:	76fb      	strb	r3, [r7, #27]
    for (int i = 0; i < 8; i++) {
 8003d62:	2300      	movs	r3, #0
 8003d64:	617b      	str	r3, [r7, #20]
 8003d66:	e016      	b.n	8003d96 <Set_Output_Voltage+0x56>
        if (default_map[i].voltage == voltage) {
 8003d68:	4a2b      	ldr	r2, [pc, #172]	@ (8003e18 <Set_Output_Voltage+0xd8>)
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	4413      	add	r3, r2
 8003d70:	edd3 7a00 	vldr	s15, [r3]
 8003d74:	ed97 7a00 	vldr	s14, [r7]
 8003d78:	eeb4 7a67 	vcmp.f32	s14, s15
 8003d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d80:	d106      	bne.n	8003d90 <Set_Output_Voltage+0x50>
            mux_channel = default_map[i].mux_channel;
 8003d82:	4a25      	ldr	r2, [pc, #148]	@ (8003e18 <Set_Output_Voltage+0xd8>)
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	00db      	lsls	r3, r3, #3
 8003d88:	4413      	add	r3, r2
 8003d8a:	791b      	ldrb	r3, [r3, #4]
 8003d8c:	76fb      	strb	r3, [r7, #27]
            break;
 8003d8e:	e005      	b.n	8003d9c <Set_Output_Voltage+0x5c>
    for (int i = 0; i < 8; i++) {
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	3301      	adds	r3, #1
 8003d94:	617b      	str	r3, [r7, #20]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	2b07      	cmp	r3, #7
 8003d9a:	dde5      	ble.n	8003d68 <Set_Output_Voltage+0x28>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 8003d9c:	7efb      	ldrb	r3, [r7, #27]
 8003d9e:	2bff      	cmp	r3, #255	@ 0xff
 8003da0:	d032      	beq.n	8003e08 <Set_Output_Voltage+0xc8>

    // Convert mux_channel into its 3 select bits.This is use for the Analog mux switch
    uint8_t ANG_MUX_PIN_A = (mux_channel >> 0) & 0x01;
 8003da2:	7efb      	ldrb	r3, [r7, #27]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	74fb      	strb	r3, [r7, #19]
    uint8_t ANG_MUX_PIN_B = (mux_channel >> 1) & 0x01;
 8003daa:	7efb      	ldrb	r3, [r7, #27]
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	74bb      	strb	r3, [r7, #18]
    uint8_t ANG_MUX_PIN_C = (mux_channel >> 2) & 0x01;
 8003db6:	7efb      	ldrb	r3, [r7, #27]
 8003db8:	089b      	lsrs	r3, r3, #2
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	747b      	strb	r3, [r7, #17]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN ;
    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 8003dc2:	f107 040c 	add.w	r4, r7, #12
 8003dc6:	f107 020e 	add.w	r2, r7, #14
 8003dca:	f107 0110 	add.w	r1, r7, #16
 8003dce:	79f8      	ldrb	r0, [r7, #7]
 8003dd0:	f107 0308 	add.w	r3, r7, #8
 8003dd4:	9301      	str	r3, [sp, #4]
 8003dd6:	f107 030a 	add.w	r3, r7, #10
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	4623      	mov	r3, r4
 8003dde:	f7ff fdb1 	bl	8003944 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_01, ANG_MUX_PIN_A);
 8003de2:	7c39      	ldrb	r1, [r7, #16]
 8003de4:	89fa      	ldrh	r2, [r7, #14]
 8003de6:	7cfb      	ldrb	r3, [r7, #19]
 8003de8:	69f8      	ldr	r0, [r7, #28]
 8003dea:	f7ff fcdd 	bl	80037a8 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_02, ANG_MUX_PIN_B);
 8003dee:	7c39      	ldrb	r1, [r7, #16]
 8003df0:	89ba      	ldrh	r2, [r7, #12]
 8003df2:	7cbb      	ldrb	r3, [r7, #18]
 8003df4:	69f8      	ldr	r0, [r7, #28]
 8003df6:	f7ff fcd7 	bl	80037a8 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_03, ANG_MUX_PIN_C);
 8003dfa:	7c39      	ldrb	r1, [r7, #16]
 8003dfc:	897a      	ldrh	r2, [r7, #10]
 8003dfe:	7c7b      	ldrb	r3, [r7, #17]
 8003e00:	69f8      	ldr	r0, [r7, #28]
 8003e02:	f7ff fcd1 	bl	80037a8 <Expander_SetPinState>
 8003e06:	e000      	b.n	8003e0a <Set_Output_Voltage+0xca>
    if (mux_channel == 0xFF) return; // Voltage not found
 8003e08:	bf00      	nop
}
 8003e0a:	3724      	adds	r7, #36	@ 0x24
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd90      	pop	{r4, r7, pc}
 8003e10:	20001180 	.word	0x20001180
 8003e14:	200011d4 	.word	0x200011d4
 8003e18:	20000568 	.word	0x20000568

08003e1c <Set_LED_status>:

void Set_LED_status ( CellID cell, uint8_t state)

{
 8003e1c:	b590      	push	{r4, r7, lr}
 8003e1e:	b089      	sub	sp, #36	@ 0x24
 8003e20:	af02      	add	r7, sp, #8
 8003e22:	4603      	mov	r3, r0
 8003e24:	460a      	mov	r2, r1
 8003e26:	71fb      	strb	r3, [r7, #7]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	71bb      	strb	r3, [r7, #6]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 8003e2c:	79fb      	ldrb	r3, [r7, #7]
 8003e2e:	2b0b      	cmp	r3, #11
 8003e30:	d802      	bhi.n	8003e38 <Set_LED_status+0x1c>
        target_i2c = &hi2c2;
 8003e32:	4b0f      	ldr	r3, [pc, #60]	@ (8003e70 <Set_LED_status+0x54>)
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	e001      	b.n	8003e3c <Set_LED_status+0x20>
    } else {
        target_i2c = &hi2c3;
 8003e38:	4b0e      	ldr	r3, [pc, #56]	@ (8003e74 <Set_LED_status+0x58>)
 8003e3a:	617b      	str	r3, [r7, #20]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN;

    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 8003e3c:	f107 040e 	add.w	r4, r7, #14
 8003e40:	f107 0210 	add.w	r2, r7, #16
 8003e44:	f107 0113 	add.w	r1, r7, #19
 8003e48:	79f8      	ldrb	r0, [r7, #7]
 8003e4a:	f107 030a 	add.w	r3, r7, #10
 8003e4e:	9301      	str	r3, [sp, #4]
 8003e50:	f107 030c 	add.w	r3, r7, #12
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	4623      	mov	r3, r4
 8003e58:	f7ff fd74 	bl	8003944 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, LED_PIN, state);
 8003e5c:	7cf9      	ldrb	r1, [r7, #19]
 8003e5e:	897a      	ldrh	r2, [r7, #10]
 8003e60:	79bb      	ldrb	r3, [r7, #6]
 8003e62:	6978      	ldr	r0, [r7, #20]
 8003e64:	f7ff fca0 	bl	80037a8 <Expander_SetPinState>

}
 8003e68:	bf00      	nop
 8003e6a:	371c      	adds	r7, #28
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd90      	pop	{r4, r7, pc}
 8003e70:	20001180 	.word	0x20001180
 8003e74:	200011d4 	.word	0x200011d4

08003e78 <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af02      	add	r7, sp, #8
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	460b      	mov	r3, r1
 8003e82:	70fb      	strb	r3, [r7, #3]
 8003e84:	4613      	mov	r3, r2
 8003e86:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 8003e88:	4b17      	ldr	r3, [pc, #92]	@ (8003ee8 <INA229_writeReg+0x70>)
 8003e8a:	881b      	ldrh	r3, [r3, #0]
 8003e8c:	81bb      	strh	r3, [r7, #12]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	73bb      	strb	r3, [r7, #14]
    uint8_t rxBuf[3] = {0};
 8003e92:	4b15      	ldr	r3, [pc, #84]	@ (8003ee8 <INA229_writeReg+0x70>)
 8003e94:	881b      	ldrh	r3, [r3, #0]
 8003e96:	813b      	strh	r3, [r7, #8]
 8003e98:	2300      	movs	r3, #0
 8003e9a:	72bb      	strb	r3, [r7, #10]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 8003e9c:	78fb      	ldrb	r3, [r7, #3]
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 8003ea4:	883b      	ldrh	r3, [r7, #0]
 8003ea6:	0a1b      	lsrs	r3, r3, #8
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 8003eae:	883b      	ldrh	r3, [r7, #0]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	7f18      	ldrb	r0, [r3, #28]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	7f59      	ldrb	r1, [r3, #29]
 8003ebc:	f107 020c 	add.w	r2, r7, #12
 8003ec0:	f107 0308 	add.w	r3, r7, #8
 8003ec4:	9300      	str	r3, [sp, #0]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	2203      	movs	r2, #3
 8003eca:	f000 f875 	bl	8003fb8 <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 8003ece:	78fb      	ldrb	r3, [r7, #3]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d105      	bne.n	8003ee0 <INA229_writeReg+0x68>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 8003ed4:	883b      	ldrh	r3, [r7, #0]
 8003ed6:	f003 0310 	and.w	r3, r3, #16
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	82da      	strh	r2, [r3, #22]
    }
}
 8003ee0:	bf00      	nop
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	0800a940 	.word	0x0800a940

08003eec <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	7f1b      	ldrb	r3, [r3, #28]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 f851 	bl	8003fa0 <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	2100      	movs	r1, #0
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ffb6 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	885b      	ldrh	r3, [r3, #2]
 8003f10:	461a      	mov	r2, r3
 8003f12:	2101      	movs	r1, #1
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff ffaf 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	889b      	ldrh	r3, [r3, #4]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	2102      	movs	r1, #2
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7ff ffa8 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	88db      	ldrh	r3, [r3, #6]
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	2103      	movs	r1, #3
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff ffa1 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	891b      	ldrh	r3, [r3, #8]
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	210b      	movs	r1, #11
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7ff ff9a 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	895b      	ldrh	r3, [r3, #10]
 8003f48:	461a      	mov	r2, r3
 8003f4a:	210c      	movs	r1, #12
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7ff ff93 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	899b      	ldrh	r3, [r3, #12]
 8003f56:	461a      	mov	r2, r3
 8003f58:	210d      	movs	r1, #13
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff ff8c 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	89db      	ldrh	r3, [r3, #14]
 8003f64:	461a      	mov	r2, r3
 8003f66:	210e      	movs	r1, #14
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f7ff ff85 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	8a1b      	ldrh	r3, [r3, #16]
 8003f72:	461a      	mov	r2, r3
 8003f74:	210f      	movs	r1, #15
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7ff ff7e 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8a5b      	ldrh	r3, [r3, #18]
 8003f80:	461a      	mov	r2, r3
 8003f82:	2110      	movs	r1, #16
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff ff77 	bl	8003e78 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	8a9b      	ldrh	r3, [r3, #20]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	2111      	movs	r1, #17
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7ff ff70 	bl	8003e78 <INA229_writeReg>

}
 8003f98:	bf00      	nop
 8003f9a:	3708      	adds	r7, #8
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 8003faa:	bf00      	nop
 8003fac:	370c      	adds	r7, #12
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
	...

08003fb8 <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af02      	add	r7, sp, #8
 8003fbe:	603b      	str	r3, [r7, #0]
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	71fb      	strb	r3, [r7, #7]
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	71bb      	strb	r3, [r7, #6]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 8003fcc:	2300      	movs	r3, #0
 8003fce:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d102      	bne.n	8003fdc <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 8003fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8004014 <mcu_spiTransfer+0x5c>)
 8003fd8:	60fb      	str	r3, [r7, #12]
 8003fda:	e007      	b.n	8003fec <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 8003fdc:	79fb      	ldrb	r3, [r7, #7]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d102      	bne.n	8003fe8 <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 8003fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8004018 <mcu_spiTransfer+0x60>)
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	e001      	b.n	8003fec <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e00f      	b.n	800400c <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 8003fec:	797b      	ldrb	r3, [r7, #5]
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff4:	9200      	str	r2, [sp, #0]
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	6839      	ldr	r1, [r7, #0]
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f005 f8b3 	bl	8009166 <HAL_SPI_TransmitReceive>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 8004006:	2301      	movs	r3, #1
 8004008:	e000      	b.n	800400c <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	20001228 	.word	0x20001228
 8004018:	20001280 	.word	0x20001280

0800401c <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	6039      	str	r1, [r7, #0]
 8004026:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 8004028:	2300      	movs	r3, #0
 800402a:	73fb      	strb	r3, [r7, #15]
 800402c:	e044      	b.n	80040b8 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 800402e:	7bfa      	ldrb	r2, [r7, #15]
 8004030:	4613      	mov	r3, r2
 8004032:	019b      	lsls	r3, r3, #6
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	461a      	mov	r2, r3
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	4413      	add	r3, r2
 800403e:	220c      	movs	r2, #12
 8004040:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 8004044:	7bfa      	ldrb	r2, [r7, #15]
 8004046:	4613      	mov	r3, r2
 8004048:	019b      	lsls	r3, r3, #6
 800404a:	4413      	add	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	461a      	mov	r2, r3
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	4413      	add	r3, r2
 8004054:	2204      	movs	r2, #4
 8004056:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 800405a:	7bfa      	ldrb	r2, [r7, #15]
 800405c:	4613      	mov	r3, r2
 800405e:	019b      	lsls	r3, r3, #6
 8004060:	4413      	add	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	461a      	mov	r2, r3
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	4413      	add	r3, r2
 800406a:	2206      	movs	r2, #6
 800406c:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 8004070:	7bfa      	ldrb	r2, [r7, #15]
 8004072:	4613      	mov	r3, r2
 8004074:	019b      	lsls	r3, r3, #6
 8004076:	4413      	add	r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	461a      	mov	r2, r3
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	4413      	add	r3, r2
 8004080:	2204      	movs	r2, #4
 8004082:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 8004086:	7bfa      	ldrb	r2, [r7, #15]
 8004088:	4613      	mov	r3, r2
 800408a:	019b      	lsls	r3, r3, #6
 800408c:	4413      	add	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	461a      	mov	r2, r3
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	4413      	add	r3, r2
 8004096:	2202      	movs	r2, #2
 8004098:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 800409c:	7bfa      	ldrb	r2, [r7, #15]
 800409e:	4613      	mov	r3, r2
 80040a0:	019b      	lsls	r3, r3, #6
 80040a2:	4413      	add	r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	461a      	mov	r2, r3
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	4413      	add	r3, r2
 80040ac:	2203      	movs	r2, #3
 80040ae:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
 80040b4:	3301      	adds	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
 80040b8:	7bfa      	ldrb	r2, [r7, #15]
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	429a      	cmp	r2, r3
 80040be:	d3b6      	bcc.n	800402e <LTC6811_init_reg_limits+0x12>
    }
}
 80040c0:	bf00      	nop
 80040c2:	bf00      	nop
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr

080040ce <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	4603      	mov	r3, r0
 80040d6:	6039      	str	r1, [r7, #0]
 80040d8:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	6839      	ldr	r1, [r7, #0]
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 f900 	bl	80042e4 <LTC681x_wrcfg>
}
 80040e4:	bf00      	nop
 80040e6:	3708      	adds	r7, #8
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	4603      	mov	r3, r0
 80040f4:	6039      	str	r1, [r7, #0]
 80040f6:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 80040f8:	79fb      	ldrb	r3, [r7, #7]
 80040fa:	6839      	ldr	r1, [r7, #0]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 f96f 	bl	80043e0 <LTC681x_reset_crc_count>
}
 8004102:	bf00      	nop
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 800410a:	b580      	push	{r7, lr}
 800410c:	b082      	sub	sp, #8
 800410e:	af00      	add	r7, sp, #0
 8004110:	4603      	mov	r3, r0
 8004112:	6039      	str	r1, [r7, #0]
 8004114:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 8004116:	79fb      	ldrb	r3, [r7, #7]
 8004118:	6839      	ldr	r1, [r7, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f000 f9d2 	bl	80044c4 <LTC681x_init_cfg>
}
 8004120:	bf00      	nop
 8004122:	3708      	adds	r7, #8
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b088      	sub	sp, #32
 800412c:	af06      	add	r7, sp, #24
 800412e:	6039      	str	r1, [r7, #0]
 8004130:	4611      	mov	r1, r2
 8004132:	461a      	mov	r2, r3
 8004134:	4603      	mov	r3, r0
 8004136:	71fb      	strb	r3, [r7, #7]
 8004138:	460b      	mov	r3, r1
 800413a:	71bb      	strb	r3, [r7, #6]
 800413c:	4613      	mov	r3, r2
 800413e:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 8004140:	7979      	ldrb	r1, [r7, #5]
 8004142:	79ba      	ldrb	r2, [r7, #6]
 8004144:	79f8      	ldrb	r0, [r7, #7]
 8004146:	8c3b      	ldrh	r3, [r7, #32]
 8004148:	9304      	str	r3, [sp, #16]
 800414a:	8bbb      	ldrh	r3, [r7, #28]
 800414c:	9303      	str	r3, [sp, #12]
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	9302      	str	r3, [sp, #8]
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	9301      	str	r3, [sp, #4]
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	460b      	mov	r3, r1
 800415c:	6839      	ldr	r1, [r7, #0]
 800415e:	f000 f9e7 	bl	8004530 <LTC681x_set_cfgr>
}
 8004162:	bf00      	nop
 8004164:	3708      	adds	r7, #8
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b088      	sub	sp, #32
 800416e:	af00      	add	r7, sp, #0
 8004170:	4603      	mov	r3, r0
 8004172:	60b9      	str	r1, [r7, #8]
 8004174:	607a      	str	r2, [r7, #4]
 8004176:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 8004178:	2306      	movs	r3, #6
 800417a:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 800417c:	7bfb      	ldrb	r3, [r7, #15]
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	b2db      	uxtb	r3, r3
 8004182:	3304      	adds	r3, #4
 8004184:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 8004186:	7efb      	ldrb	r3, [r7, #27]
 8004188:	4618      	mov	r0, r3
 800418a:	f006 fa55 	bl	800a638 <malloc>
 800418e:	4603      	mov	r3, r0
 8004190:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	781a      	ldrb	r2, [r3, #0]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	3301      	adds	r3, #1
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	7852      	ldrb	r2, [r2, #1]
 80041a2:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 80041a4:	6979      	ldr	r1, [r7, #20]
 80041a6:	2002      	movs	r0, #2
 80041a8:	f000 f86a 	bl	8004280 <pec15_calc>
 80041ac:	4603      	mov	r3, r0
 80041ae:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80041b0:	8a7b      	ldrh	r3, [r7, #18]
 80041b2:	0a1b      	lsrs	r3, r3, #8
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	3302      	adds	r3, #2
 80041ba:	b2d2      	uxtb	r2, r2
 80041bc:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	3303      	adds	r3, #3
 80041c2:	8a7a      	ldrh	r2, [r7, #18]
 80041c4:	b2d2      	uxtb	r2, r2
 80041c6:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 80041c8:	2304      	movs	r3, #4
 80041ca:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 80041cc:	7bfb      	ldrb	r3, [r7, #15]
 80041ce:	77bb      	strb	r3, [r7, #30]
 80041d0:	e042      	b.n	8004258 <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80041d2:	2300      	movs	r3, #0
 80041d4:	777b      	strb	r3, [r7, #29]
 80041d6:	e016      	b.n	8004206 <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 80041d8:	7fbb      	ldrb	r3, [r7, #30]
 80041da:	1e5a      	subs	r2, r3, #1
 80041dc:	4613      	mov	r3, r2
 80041de:	005b      	lsls	r3, r3, #1
 80041e0:	4413      	add	r3, r2
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	461a      	mov	r2, r3
 80041e6:	7f7b      	ldrb	r3, [r7, #29]
 80041e8:	4413      	add	r3, r2
 80041ea:	461a      	mov	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	441a      	add	r2, r3
 80041f0:	7ffb      	ldrb	r3, [r7, #31]
 80041f2:	6979      	ldr	r1, [r7, #20]
 80041f4:	440b      	add	r3, r1
 80041f6:	7812      	ldrb	r2, [r2, #0]
 80041f8:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 80041fa:	7ffb      	ldrb	r3, [r7, #31]
 80041fc:	3301      	adds	r3, #1
 80041fe:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8004200:	7f7b      	ldrb	r3, [r7, #29]
 8004202:	3301      	adds	r3, #1
 8004204:	777b      	strb	r3, [r7, #29]
 8004206:	7f7a      	ldrb	r2, [r7, #29]
 8004208:	7f3b      	ldrb	r3, [r7, #28]
 800420a:	429a      	cmp	r2, r3
 800420c:	d3e4      	bcc.n	80041d8 <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 800420e:	7fbb      	ldrb	r3, [r7, #30]
 8004210:	1e5a      	subs	r2, r3, #1
 8004212:	4613      	mov	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	4413      	add	r3, r2
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	441a      	add	r2, r3
 8004220:	7f3b      	ldrb	r3, [r7, #28]
 8004222:	4611      	mov	r1, r2
 8004224:	4618      	mov	r0, r3
 8004226:	f000 f82b 	bl	8004280 <pec15_calc>
 800422a:	4603      	mov	r3, r0
 800422c:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 800422e:	8a3b      	ldrh	r3, [r7, #16]
 8004230:	0a1b      	lsrs	r3, r3, #8
 8004232:	b299      	uxth	r1, r3
 8004234:	7ffb      	ldrb	r3, [r7, #31]
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4413      	add	r3, r2
 800423a:	b2ca      	uxtb	r2, r1
 800423c:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 800423e:	7ffb      	ldrb	r3, [r7, #31]
 8004240:	3301      	adds	r3, #1
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	4413      	add	r3, r2
 8004246:	8a3a      	ldrh	r2, [r7, #16]
 8004248:	b2d2      	uxtb	r2, r2
 800424a:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 800424c:	7ffb      	ldrb	r3, [r7, #31]
 800424e:	3302      	adds	r3, #2
 8004250:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8004252:	7fbb      	ldrb	r3, [r7, #30]
 8004254:	3b01      	subs	r3, #1
 8004256:	77bb      	strb	r3, [r7, #30]
 8004258:	7fbb      	ldrb	r3, [r7, #30]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1b9      	bne.n	80041d2 <write_68+0x68>
    }

    cs_low();
 800425e:	f000 fc05 	bl	8004a6c <cs_low>
    spi_write_array(CMD_LEN, cmd);
 8004262:	7efb      	ldrb	r3, [r7, #27]
 8004264:	6979      	ldr	r1, [r7, #20]
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fc28 	bl	8004abc <spi_write_array>
    cs_high();
 800426c:	f000 fc12 	bl	8004a94 <cs_high>

    free(cmd);
 8004270:	6978      	ldr	r0, [r7, #20]
 8004272:	f006 f9e9 	bl	800a648 <free>
}
 8004276:	bf00      	nop
 8004278:	3720      	adds	r7, #32
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
	...

08004280 <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	4603      	mov	r3, r0
 8004288:	6039      	str	r1, [r7, #0]
 800428a:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 800428c:	2310      	movs	r3, #16
 800428e:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 8004290:	2300      	movs	r3, #0
 8004292:	737b      	strb	r3, [r7, #13]
 8004294:	e017      	b.n	80042c6 <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 8004296:	89fb      	ldrh	r3, [r7, #14]
 8004298:	09db      	lsrs	r3, r3, #7
 800429a:	b29b      	uxth	r3, r3
 800429c:	7b7a      	ldrb	r2, [r7, #13]
 800429e:	6839      	ldr	r1, [r7, #0]
 80042a0:	440a      	add	r2, r1
 80042a2:	7812      	ldrb	r2, [r2, #0]
 80042a4:	4053      	eors	r3, r2
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 80042ac:	89fb      	ldrh	r3, [r7, #14]
 80042ae:	021b      	lsls	r3, r3, #8
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	897b      	ldrh	r3, [r7, #10]
 80042b4:	490a      	ldr	r1, [pc, #40]	@ (80042e0 <pec15_calc+0x60>)
 80042b6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	4053      	eors	r3, r2
 80042be:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 80042c0:	7b7b      	ldrb	r3, [r7, #13]
 80042c2:	3301      	adds	r3, #1
 80042c4:	737b      	strb	r3, [r7, #13]
 80042c6:	7b7a      	ldrb	r2, [r7, #13]
 80042c8:	79fb      	ldrb	r3, [r7, #7]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d3e3      	bcc.n	8004296 <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 80042ce:	89fb      	ldrh	r3, [r7, #14]
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	b29b      	uxth	r3, r3
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	0800b670 	.word	0x0800b670

080042e4 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b0c4      	sub	sp, #272	@ 0x110
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	4602      	mov	r2, r0
 80042ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80042f4:	6019      	str	r1, [r3, #0]
 80042f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042fa:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80042fe:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 8004300:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004304:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 800430e:	2300      	movs	r3, #0
 8004310:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004314:	2300      	movs	r3, #0
 8004316:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 800431a:	e047      	b.n	80043ac <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 800431c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004320:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800432a:	2b00      	cmp	r3, #0
 800432c:	d104      	bne.n	8004338 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 800432e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8004332:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8004336:	e00b      	b.n	8004350 <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 8004338:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800433c:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8004340:	781a      	ldrb	r2, [r3, #0]
 8004342:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	b2db      	uxtb	r3, r3
 800434a:	3b01      	subs	r3, #1
 800434c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 8004350:	2300      	movs	r3, #0
 8004352:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8004356:	e020      	b.n	800439a <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8004358:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 800435c:	4613      	mov	r3, r2
 800435e:	019b      	lsls	r3, r3, #6
 8004360:	4413      	add	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	461a      	mov	r2, r3
 8004366:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800436a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	1899      	adds	r1, r3, r2
 8004372:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 8004376:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800437a:	5c89      	ldrb	r1, [r1, r2]
 800437c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004380:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8004384:	54d1      	strb	r1, [r2, r3]
            write_count++;
 8004386:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800438a:	3301      	adds	r3, #1
 800438c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 8004390:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8004394:	3301      	adds	r3, #1
 8004396:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 800439a:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 800439e:	2b05      	cmp	r3, #5
 80043a0:	d9da      	bls.n	8004358 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80043a2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80043a6:	3301      	adds	r3, #1
 80043a8:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 80043ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80043b0:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80043b4:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d3ae      	bcc.n	800431c <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 80043be:	f107 0208 	add.w	r2, r7, #8
 80043c2:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 80043c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80043ca:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff feca 	bl	800416a <write_68>
}
 80043d6:	bf00      	nop
 80043d8:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	6039      	str	r1, [r7, #0]
 80043ea:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80043ec:	2300      	movs	r3, #0
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	e05d      	b.n	80044ae <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	4613      	mov	r3, r2
 80043f6:	019b      	lsls	r3, r3, #6
 80043f8:	4413      	add	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	461a      	mov	r2, r3
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	4413      	add	r3, r2
 8004402:	2200      	movs	r2, #0
 8004404:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	4613      	mov	r3, r2
 800440c:	019b      	lsls	r3, r3, #6
 800440e:	4413      	add	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	461a      	mov	r2, r3
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	4413      	add	r3, r2
 8004418:	2200      	movs	r2, #0
 800441a:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	e010      	b.n	8004446 <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	4613      	mov	r3, r2
 8004428:	019b      	lsls	r3, r3, #6
 800442a:	4413      	add	r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	461a      	mov	r2, r3
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	441a      	add	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	3360      	adds	r3, #96	@ 0x60
 8004438:	005b      	lsls	r3, r3, #1
 800443a:	4413      	add	r3, r2
 800443c:	2200      	movs	r2, #0
 800443e:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	3301      	adds	r3, #1
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2b05      	cmp	r3, #5
 800444a:	ddeb      	ble.n	8004424 <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 800444c:	2300      	movs	r3, #0
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	e010      	b.n	8004474 <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	4613      	mov	r3, r2
 8004456:	019b      	lsls	r3, r3, #6
 8004458:	4413      	add	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	461a      	mov	r2, r3
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	441a      	add	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	3368      	adds	r3, #104	@ 0x68
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	4413      	add	r3, r2
 800446a:	2200      	movs	r2, #0
 800446c:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	3301      	adds	r3, #1
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2b03      	cmp	r3, #3
 8004478:	ddeb      	ble.n	8004452 <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 800447a:	2300      	movs	r3, #0
 800447c:	60fb      	str	r3, [r7, #12]
 800447e:	e010      	b.n	80044a2 <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	4613      	mov	r3, r2
 8004484:	019b      	lsls	r3, r3, #6
 8004486:	4413      	add	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	461a      	mov	r2, r3
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	441a      	add	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	336c      	adds	r3, #108	@ 0x6c
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	4413      	add	r3, r2
 8004498:	2200      	movs	r2, #0
 800449a:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	3301      	adds	r3, #1
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	ddeb      	ble.n	8004480 <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	3301      	adds	r3, #1
 80044ac:	60bb      	str	r3, [r7, #8]
 80044ae:	79fb      	ldrb	r3, [r7, #7]
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	db9d      	blt.n	80043f2 <LTC681x_reset_crc_count+0x12>
        }
    }
}
 80044b6:	bf00      	nop
 80044b8:	bf00      	nop
 80044ba:	3714      	adds	r7, #20
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	4603      	mov	r3, r0
 80044cc:	6039      	str	r1, [r7, #0]
 80044ce:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80044d0:	2300      	movs	r3, #0
 80044d2:	73fb      	strb	r3, [r7, #15]
 80044d4:	e021      	b.n	800451a <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 80044d6:	2300      	movs	r3, #0
 80044d8:	73bb      	strb	r3, [r7, #14]
 80044da:	e00d      	b.n	80044f8 <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 80044dc:	7bfa      	ldrb	r2, [r7, #15]
 80044de:	4613      	mov	r3, r2
 80044e0:	019b      	lsls	r3, r3, #6
 80044e2:	4413      	add	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	461a      	mov	r2, r3
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	441a      	add	r2, r3
 80044ec:	7bbb      	ldrb	r3, [r7, #14]
 80044ee:	2100      	movs	r1, #0
 80044f0:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 80044f2:	7bbb      	ldrb	r3, [r7, #14]
 80044f4:	3301      	adds	r3, #1
 80044f6:	73bb      	strb	r3, [r7, #14]
 80044f8:	7bbb      	ldrb	r3, [r7, #14]
 80044fa:	2b05      	cmp	r3, #5
 80044fc:	d9ee      	bls.n	80044dc <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 80044fe:	7bfa      	ldrb	r2, [r7, #15]
 8004500:	4613      	mov	r3, r2
 8004502:	019b      	lsls	r3, r3, #6
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	461a      	mov	r2, r3
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	4413      	add	r3, r2
 800450e:	2200      	movs	r2, #0
 8004510:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	3301      	adds	r3, #1
 8004518:	73fb      	strb	r3, [r7, #15]
 800451a:	7bfa      	ldrb	r2, [r7, #15]
 800451c:	79fb      	ldrb	r3, [r7, #7]
 800451e:	429a      	cmp	r2, r3
 8004520:	d3d9      	bcc.n	80044d6 <LTC681x_init_cfg+0x12>
    }
}
 8004522:	bf00      	nop
 8004524:	bf00      	nop
 8004526:	3714      	adds	r7, #20
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6039      	str	r1, [r7, #0]
 8004538:	4611      	mov	r1, r2
 800453a:	461a      	mov	r2, r3
 800453c:	4603      	mov	r3, r0
 800453e:	71fb      	strb	r3, [r7, #7]
 8004540:	460b      	mov	r3, r1
 8004542:	71bb      	strb	r3, [r7, #6]
 8004544:	4613      	mov	r3, r2
 8004546:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 8004548:	79ba      	ldrb	r2, [r7, #6]
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	6839      	ldr	r1, [r7, #0]
 800454e:	4618      	mov	r0, r3
 8004550:	f000 f828 	bl	80045a4 <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8004554:	797a      	ldrb	r2, [r7, #5]
 8004556:	79fb      	ldrb	r3, [r7, #7]
 8004558:	6839      	ldr	r1, [r7, #0]
 800455a:	4618      	mov	r0, r3
 800455c:	f000 f85e 	bl	800461c <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	6839      	ldr	r1, [r7, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f000 f894 	bl	8004694 <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 800456c:	79fb      	ldrb	r3, [r7, #7]
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	6839      	ldr	r1, [r7, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f000 f8e6 	bl	8004744 <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 8004578:	79fb      	ldrb	r3, [r7, #7]
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	6839      	ldr	r1, [r7, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f000 f97f 	bl	8004882 <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 8004584:	8bba      	ldrh	r2, [r7, #28]
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	6839      	ldr	r1, [r7, #0]
 800458a:	4618      	mov	r0, r3
 800458c:	f000 f9d1 	bl	8004932 <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 8004590:	8c3a      	ldrh	r2, [r7, #32]
 8004592:	79fb      	ldrb	r3, [r7, #7]
 8004594:	6839      	ldr	r1, [r7, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f000 fa1b 	bl	80049d2 <LTC681x_set_cfgr_ov>
}
 800459c:	bf00      	nop
 800459e:	3708      	adds	r7, #8
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	4603      	mov	r3, r0
 80045ac:	6039      	str	r1, [r7, #0]
 80045ae:	71fb      	strb	r3, [r7, #7]
 80045b0:	4613      	mov	r3, r2
 80045b2:	71bb      	strb	r3, [r7, #6]
    if (refon)
 80045b4:	79bb      	ldrb	r3, [r7, #6]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d015      	beq.n	80045e6 <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 80045ba:	79fa      	ldrb	r2, [r7, #7]
 80045bc:	4613      	mov	r3, r2
 80045be:	019b      	lsls	r3, r3, #6
 80045c0:	4413      	add	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	461a      	mov	r2, r3
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	4413      	add	r3, r2
 80045ca:	7819      	ldrb	r1, [r3, #0]
 80045cc:	79fa      	ldrb	r2, [r7, #7]
 80045ce:	4613      	mov	r3, r2
 80045d0:	019b      	lsls	r3, r3, #6
 80045d2:	4413      	add	r3, r2
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	461a      	mov	r2, r3
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	4413      	add	r3, r2
 80045dc:	f041 0204 	orr.w	r2, r1, #4
 80045e0:	b2d2      	uxtb	r2, r2
 80045e2:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 80045e4:	e014      	b.n	8004610 <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 80045e6:	79fa      	ldrb	r2, [r7, #7]
 80045e8:	4613      	mov	r3, r2
 80045ea:	019b      	lsls	r3, r3, #6
 80045ec:	4413      	add	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	461a      	mov	r2, r3
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	4413      	add	r3, r2
 80045f6:	7819      	ldrb	r1, [r3, #0]
 80045f8:	79fa      	ldrb	r2, [r7, #7]
 80045fa:	4613      	mov	r3, r2
 80045fc:	019b      	lsls	r3, r3, #6
 80045fe:	4413      	add	r3, r2
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	461a      	mov	r2, r3
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	4413      	add	r3, r2
 8004608:	f021 0204 	bic.w	r2, r1, #4
 800460c:	b2d2      	uxtb	r2, r2
 800460e:	701a      	strb	r2, [r3, #0]
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	6039      	str	r1, [r7, #0]
 8004626:	71fb      	strb	r3, [r7, #7]
 8004628:	4613      	mov	r3, r2
 800462a:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 800462c:	79bb      	ldrb	r3, [r7, #6]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d015      	beq.n	800465e <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 8004632:	79fa      	ldrb	r2, [r7, #7]
 8004634:	4613      	mov	r3, r2
 8004636:	019b      	lsls	r3, r3, #6
 8004638:	4413      	add	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	461a      	mov	r2, r3
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	4413      	add	r3, r2
 8004642:	7819      	ldrb	r1, [r3, #0]
 8004644:	79fa      	ldrb	r2, [r7, #7]
 8004646:	4613      	mov	r3, r2
 8004648:	019b      	lsls	r3, r3, #6
 800464a:	4413      	add	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	461a      	mov	r2, r3
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	4413      	add	r3, r2
 8004654:	f041 0201 	orr.w	r2, r1, #1
 8004658:	b2d2      	uxtb	r2, r2
 800465a:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 800465c:	e014      	b.n	8004688 <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 800465e:	79fa      	ldrb	r2, [r7, #7]
 8004660:	4613      	mov	r3, r2
 8004662:	019b      	lsls	r3, r3, #6
 8004664:	4413      	add	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	461a      	mov	r2, r3
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	4413      	add	r3, r2
 800466e:	7819      	ldrb	r1, [r3, #0]
 8004670:	79fa      	ldrb	r2, [r7, #7]
 8004672:	4613      	mov	r3, r2
 8004674:	019b      	lsls	r3, r3, #6
 8004676:	4413      	add	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	461a      	mov	r2, r3
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	4413      	add	r3, r2
 8004680:	f021 0201 	bic.w	r2, r1, #1
 8004684:	b2d2      	uxtb	r2, r2
 8004686:	701a      	strb	r2, [r3, #0]
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
 800469a:	4603      	mov	r3, r0
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
 80046a0:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	e043      	b.n	8004730 <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	4413      	add	r3, r2
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01c      	beq.n	80046ee <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80046b4:	7bfa      	ldrb	r2, [r7, #15]
 80046b6:	4613      	mov	r3, r2
 80046b8:	019b      	lsls	r3, r3, #6
 80046ba:	4413      	add	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	461a      	mov	r2, r3
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	4413      	add	r3, r2
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	3303      	adds	r3, #3
 80046cc:	2101      	movs	r1, #1
 80046ce:	fa01 f303 	lsl.w	r3, r1, r3
 80046d2:	b25b      	sxtb	r3, r3
 80046d4:	4313      	orrs	r3, r2
 80046d6:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80046d8:	7bfa      	ldrb	r2, [r7, #15]
 80046da:	4613      	mov	r3, r2
 80046dc:	019b      	lsls	r3, r3, #6
 80046de:	4413      	add	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	461a      	mov	r2, r3
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 80046e8:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80046ea:	701a      	strb	r2, [r3, #0]
 80046ec:	e01d      	b.n	800472a <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80046ee:	7bfa      	ldrb	r2, [r7, #15]
 80046f0:	4613      	mov	r3, r2
 80046f2:	019b      	lsls	r3, r3, #6
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	461a      	mov	r2, r3
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	4413      	add	r3, r2
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	3303      	adds	r3, #3
 8004706:	2101      	movs	r1, #1
 8004708:	fa01 f303 	lsl.w	r3, r1, r3
 800470c:	b25b      	sxtb	r3, r3
 800470e:	43db      	mvns	r3, r3
 8004710:	b25b      	sxtb	r3, r3
 8004712:	4013      	ands	r3, r2
 8004714:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004716:	7bfa      	ldrb	r2, [r7, #15]
 8004718:	4613      	mov	r3, r2
 800471a:	019b      	lsls	r3, r3, #6
 800471c:	4413      	add	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	461a      	mov	r2, r3
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 8004726:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004728:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	3301      	adds	r3, #1
 800472e:	617b      	str	r3, [r7, #20]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2b04      	cmp	r3, #4
 8004734:	ddb8      	ble.n	80046a8 <LTC681x_set_cfgr_gpio+0x14>
    }
}
 8004736:	bf00      	nop
 8004738:	bf00      	nop
 800473a:	371c      	adds	r7, #28
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8004744:	b480      	push	{r7}
 8004746:	b087      	sub	sp, #28
 8004748:	af00      	add	r7, sp, #0
 800474a:	4603      	mov	r3, r0
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 8004752:	2300      	movs	r3, #0
 8004754:	617b      	str	r3, [r7, #20]
 8004756:	e041      	b.n	80047dc <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	4413      	add	r3, r2
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d01b      	beq.n	800479c <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 8004764:	7bfa      	ldrb	r2, [r7, #15]
 8004766:	4613      	mov	r3, r2
 8004768:	019b      	lsls	r3, r3, #6
 800476a:	4413      	add	r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	461a      	mov	r2, r3
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	4413      	add	r3, r2
 8004774:	791b      	ldrb	r3, [r3, #4]
 8004776:	b25a      	sxtb	r2, r3
 8004778:	2101      	movs	r1, #1
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	fa01 f303 	lsl.w	r3, r1, r3
 8004780:	b25b      	sxtb	r3, r3
 8004782:	4313      	orrs	r3, r2
 8004784:	b259      	sxtb	r1, r3
 8004786:	7bfa      	ldrb	r2, [r7, #15]
 8004788:	4613      	mov	r3, r2
 800478a:	019b      	lsls	r3, r3, #6
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	461a      	mov	r2, r3
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	4413      	add	r3, r2
 8004796:	b2ca      	uxtb	r2, r1
 8004798:	711a      	strb	r2, [r3, #4]
 800479a:	e01c      	b.n	80047d6 <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 800479c:	7bfa      	ldrb	r2, [r7, #15]
 800479e:	4613      	mov	r3, r2
 80047a0:	019b      	lsls	r3, r3, #6
 80047a2:	4413      	add	r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	461a      	mov	r2, r3
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	4413      	add	r3, r2
 80047ac:	791b      	ldrb	r3, [r3, #4]
 80047ae:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 80047b0:	2101      	movs	r1, #1
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	fa01 f303 	lsl.w	r3, r1, r3
 80047b8:	b25b      	sxtb	r3, r3
 80047ba:	43db      	mvns	r3, r3
 80047bc:	b25b      	sxtb	r3, r3
 80047be:	4013      	ands	r3, r2
 80047c0:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80047c2:	7bfa      	ldrb	r2, [r7, #15]
 80047c4:	4613      	mov	r3, r2
 80047c6:	019b      	lsls	r3, r3, #6
 80047c8:	4413      	add	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	461a      	mov	r2, r3
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	4413      	add	r3, r2
                    & (~(0x01 << i));
 80047d2:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80047d4:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	3301      	adds	r3, #1
 80047da:	617b      	str	r3, [r7, #20]
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2b07      	cmp	r3, #7
 80047e0:	ddba      	ble.n	8004758 <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]
 80047e6:	e042      	b.n	800486e <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	3308      	adds	r3, #8
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	4413      	add	r3, r2
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d01b      	beq.n	800482e <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 80047f6:	7bfa      	ldrb	r2, [r7, #15]
 80047f8:	4613      	mov	r3, r2
 80047fa:	019b      	lsls	r3, r3, #6
 80047fc:	4413      	add	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	461a      	mov	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	4413      	add	r3, r2
 8004806:	795b      	ldrb	r3, [r3, #5]
 8004808:	b25a      	sxtb	r2, r3
 800480a:	2101      	movs	r1, #1
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	fa01 f303 	lsl.w	r3, r1, r3
 8004812:	b25b      	sxtb	r3, r3
 8004814:	4313      	orrs	r3, r2
 8004816:	b259      	sxtb	r1, r3
 8004818:	7bfa      	ldrb	r2, [r7, #15]
 800481a:	4613      	mov	r3, r2
 800481c:	019b      	lsls	r3, r3, #6
 800481e:	4413      	add	r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	461a      	mov	r2, r3
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	4413      	add	r3, r2
 8004828:	b2ca      	uxtb	r2, r1
 800482a:	715a      	strb	r2, [r3, #5]
 800482c:	e01c      	b.n	8004868 <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800482e:	7bfa      	ldrb	r2, [r7, #15]
 8004830:	4613      	mov	r3, r2
 8004832:	019b      	lsls	r3, r3, #6
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	461a      	mov	r2, r3
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	4413      	add	r3, r2
 800483e:	795b      	ldrb	r3, [r3, #5]
 8004840:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8004842:	2101      	movs	r1, #1
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	fa01 f303 	lsl.w	r3, r1, r3
 800484a:	b25b      	sxtb	r3, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	b25b      	sxtb	r3, r3
 8004850:	4013      	ands	r3, r2
 8004852:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004854:	7bfa      	ldrb	r2, [r7, #15]
 8004856:	4613      	mov	r3, r2
 8004858:	019b      	lsls	r3, r3, #6
 800485a:	4413      	add	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	461a      	mov	r2, r3
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8004864:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004866:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	3301      	adds	r3, #1
 800486c:	617b      	str	r3, [r7, #20]
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2b03      	cmp	r3, #3
 8004872:	ddb9      	ble.n	80047e8 <LTC681x_set_cfgr_dis+0xa4>
    }
}
 8004874:	bf00      	nop
 8004876:	bf00      	nop
 8004878:	371c      	adds	r7, #28
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 8004882:	b480      	push	{r7}
 8004884:	b087      	sub	sp, #28
 8004886:	af00      	add	r7, sp, #0
 8004888:	4603      	mov	r3, r0
 800488a:	60b9      	str	r1, [r7, #8]
 800488c:	607a      	str	r2, [r7, #4]
 800488e:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 8004890:	2300      	movs	r3, #0
 8004892:	617b      	str	r3, [r7, #20]
 8004894:	e043      	b.n	800491e <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	4413      	add	r3, r2
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d01c      	beq.n	80048dc <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80048a2:	7bfa      	ldrb	r2, [r7, #15]
 80048a4:	4613      	mov	r3, r2
 80048a6:	019b      	lsls	r3, r3, #6
 80048a8:	4413      	add	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	461a      	mov	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4413      	add	r3, r2
 80048b2:	795b      	ldrb	r3, [r3, #5]
 80048b4:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	3304      	adds	r3, #4
 80048ba:	2101      	movs	r1, #1
 80048bc:	fa01 f303 	lsl.w	r3, r1, r3
 80048c0:	b25b      	sxtb	r3, r3
 80048c2:	4313      	orrs	r3, r2
 80048c4:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80048c6:	7bfa      	ldrb	r2, [r7, #15]
 80048c8:	4613      	mov	r3, r2
 80048ca:	019b      	lsls	r3, r3, #6
 80048cc:	4413      	add	r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	461a      	mov	r2, r3
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 80048d6:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80048d8:	715a      	strb	r2, [r3, #5]
 80048da:	e01d      	b.n	8004918 <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80048dc:	7bfa      	ldrb	r2, [r7, #15]
 80048de:	4613      	mov	r3, r2
 80048e0:	019b      	lsls	r3, r3, #6
 80048e2:	4413      	add	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	461a      	mov	r2, r3
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4413      	add	r3, r2
 80048ec:	795b      	ldrb	r3, [r3, #5]
 80048ee:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	3304      	adds	r3, #4
 80048f4:	2101      	movs	r1, #1
 80048f6:	fa01 f303 	lsl.w	r3, r1, r3
 80048fa:	b25b      	sxtb	r3, r3
 80048fc:	43db      	mvns	r3, r3
 80048fe:	b25b      	sxtb	r3, r3
 8004900:	4013      	ands	r3, r2
 8004902:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004904:	7bfa      	ldrb	r2, [r7, #15]
 8004906:	4613      	mov	r3, r2
 8004908:	019b      	lsls	r3, r3, #6
 800490a:	4413      	add	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	461a      	mov	r2, r3
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 8004914:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004916:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	3301      	adds	r3, #1
 800491c:	617b      	str	r3, [r7, #20]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	2b03      	cmp	r3, #3
 8004922:	ddb8      	ble.n	8004896 <LTC681x_set_cfgr_dcto+0x14>
    }
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr

08004932 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 8004932:	b480      	push	{r7}
 8004934:	b085      	sub	sp, #20
 8004936:	af00      	add	r7, sp, #0
 8004938:	4603      	mov	r3, r0
 800493a:	6039      	str	r1, [r7, #0]
 800493c:	71fb      	strb	r3, [r7, #7]
 800493e:	4613      	mov	r3, r2
 8004940:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 8004942:	88bb      	ldrh	r3, [r7, #4]
 8004944:	091b      	lsrs	r3, r3, #4
 8004946:	b29b      	uxth	r3, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 800494c:	79fa      	ldrb	r2, [r7, #7]
 800494e:	4613      	mov	r3, r2
 8004950:	019b      	lsls	r3, r3, #6
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	461a      	mov	r2, r3
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	4413      	add	r3, r2
 800495c:	89fa      	ldrh	r2, [r7, #14]
 800495e:	b2d2      	uxtb	r2, r2
 8004960:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 8004962:	79fa      	ldrb	r2, [r7, #7]
 8004964:	4613      	mov	r3, r2
 8004966:	019b      	lsls	r3, r3, #6
 8004968:	4413      	add	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	461a      	mov	r2, r3
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	4413      	add	r3, r2
 8004972:	7899      	ldrb	r1, [r3, #2]
 8004974:	79fa      	ldrb	r2, [r7, #7]
 8004976:	4613      	mov	r3, r2
 8004978:	019b      	lsls	r3, r3, #6
 800497a:	4413      	add	r3, r2
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	461a      	mov	r2, r3
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	4413      	add	r3, r2
 8004984:	f021 020f 	bic.w	r2, r1, #15
 8004988:	b2d2      	uxtb	r2, r2
 800498a:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 800498c:	79fa      	ldrb	r2, [r7, #7]
 800498e:	4613      	mov	r3, r2
 8004990:	019b      	lsls	r3, r3, #6
 8004992:	4413      	add	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	461a      	mov	r2, r3
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	4413      	add	r3, r2
 800499c:	789b      	ldrb	r3, [r3, #2]
 800499e:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 80049a0:	89fb      	ldrh	r3, [r7, #14]
 80049a2:	0a1b      	lsrs	r3, r3, #8
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	b25b      	sxtb	r3, r3
 80049a8:	f003 030f 	and.w	r3, r3, #15
 80049ac:	b25b      	sxtb	r3, r3
 80049ae:	4313      	orrs	r3, r2
 80049b0:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80049b2:	79fa      	ldrb	r2, [r7, #7]
 80049b4:	4613      	mov	r3, r2
 80049b6:	019b      	lsls	r3, r3, #6
 80049b8:	4413      	add	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	461a      	mov	r2, r3
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 80049c2:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80049c4:	709a      	strb	r2, [r3, #2]
}
 80049c6:	bf00      	nop
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b085      	sub	sp, #20
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	4603      	mov	r3, r0
 80049da:	6039      	str	r1, [r7, #0]
 80049dc:	71fb      	strb	r3, [r7, #7]
 80049de:	4613      	mov	r3, r2
 80049e0:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 80049e2:	88bb      	ldrh	r3, [r7, #4]
 80049e4:	091b      	lsrs	r3, r3, #4
 80049e6:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 80049e8:	89fb      	ldrh	r3, [r7, #14]
 80049ea:	091b      	lsrs	r3, r3, #4
 80049ec:	b299      	uxth	r1, r3
 80049ee:	79fa      	ldrb	r2, [r7, #7]
 80049f0:	4613      	mov	r3, r2
 80049f2:	019b      	lsls	r3, r3, #6
 80049f4:	4413      	add	r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	461a      	mov	r2, r3
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	4413      	add	r3, r2
 80049fe:	b2ca      	uxtb	r2, r1
 8004a00:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 8004a02:	79fa      	ldrb	r2, [r7, #7]
 8004a04:	4613      	mov	r3, r2
 8004a06:	019b      	lsls	r3, r3, #6
 8004a08:	4413      	add	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	4413      	add	r3, r2
 8004a12:	7899      	ldrb	r1, [r3, #2]
 8004a14:	79fa      	ldrb	r2, [r7, #7]
 8004a16:	4613      	mov	r3, r2
 8004a18:	019b      	lsls	r3, r3, #6
 8004a1a:	4413      	add	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	461a      	mov	r2, r3
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	4413      	add	r3, r2
 8004a24:	f001 020f 	and.w	r2, r1, #15
 8004a28:	b2d2      	uxtb	r2, r2
 8004a2a:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004a2c:	79fa      	ldrb	r2, [r7, #7]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	019b      	lsls	r3, r3, #6
 8004a32:	4413      	add	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	461a      	mov	r2, r3
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	789b      	ldrb	r3, [r3, #2]
 8004a3e:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 8004a40:	89fb      	ldrh	r3, [r7, #14]
 8004a42:	011b      	lsls	r3, r3, #4
 8004a44:	b25b      	sxtb	r3, r3
 8004a46:	4313      	orrs	r3, r2
 8004a48:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004a4a:	79fa      	ldrb	r2, [r7, #7]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	019b      	lsls	r3, r3, #6
 8004a50:	4413      	add	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	461a      	mov	r2, r3
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 8004a5a:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004a5c:	709a      	strb	r2, [r3, #2]
}
 8004a5e:	bf00      	nop
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
	...

08004a6c <cs_low>:
		4, 4, 4, 3, 3, 3, 2, 2, 2, 1, 1, 1, 0, 0, 0, -1, -1, -1, -2, -2, -2, -3,
		-3, -3, -4, -4, -4, -5, -5, -5, -5, -6, -6, -6, -7, -7, -7, -8, -8, -8,
		-9, -9, -9, -10, -10, -10, -10, -11, -11, -11, -12, -12, -12, -13, -13,
		-13, -13, -14, -14, -14, -15, -15, -15, -16, -16, -16, -16, -25 };

void cs_low() {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8004a70:	2200      	movs	r2, #0
 8004a72:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a76:	4805      	ldr	r0, [pc, #20]	@ (8004a8c <cs_low+0x20>)
 8004a78:	f002 fc64 	bl	8007344 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Enable Pack, /CS asserted
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004a82:	4803      	ldr	r0, [pc, #12]	@ (8004a90 <cs_low+0x24>)
 8004a84:	f002 fc5e 	bl	8007344 <HAL_GPIO_WritePin>


}
 8004a88:	bf00      	nop
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40020400 	.word	0x40020400
 8004a90:	40020c00 	.word	0x40020c00

08004a94 <cs_high>:

void cs_high() {
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a9e:	4805      	ldr	r0, [pc, #20]	@ (8004ab4 <cs_high+0x20>)
 8004aa0:	f002 fc50 	bl	8007344 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Disable Pack, /CS deasserted
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004aaa:	4803      	ldr	r0, [pc, #12]	@ (8004ab8 <cs_high+0x24>)
 8004aac:	f002 fc4a 	bl	8007344 <HAL_GPIO_WritePin>


}
 8004ab0:	bf00      	nop
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40020400 	.word	0x40020400
 8004ab8:	40020c00 	.word	0x40020c00

08004abc <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	6039      	str	r1, [r7, #0]
 8004ac6:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 8004ac8:	2300      	movs	r3, #0
 8004aca:	73fb      	strb	r3, [r7, #15]
 8004acc:	e00f      	b.n	8004aee <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 8004ace:	7bfb      	ldrb	r3, [r7, #15]
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	18d1      	adds	r1, r2, r3
 8004ad4:	2314      	movs	r3, #20
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	4809      	ldr	r0, [pc, #36]	@ (8004b00 <spi_write_array+0x44>)
 8004ada:	f004 fa00 	bl	8008ede <HAL_SPI_Transmit>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 8004ae4:	f001 f889 	bl	8005bfa <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 8004ae8:	7bfb      	ldrb	r3, [r7, #15]
 8004aea:	3301      	adds	r3, #1
 8004aec:	73fb      	strb	r3, [r7, #15]
 8004aee:	7bfa      	ldrb	r2, [r7, #15]
 8004af0:	79fb      	ldrb	r3, [r7, #7]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d3eb      	bcc.n	8004ace <spi_write_array+0x12>
		}
	}

}
 8004af6:	bf00      	nop
 8004af8:	bf00      	nop
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	20001330 	.word	0x20001330

08004b04 <RTC_Init>:
static int BCD2DEC(uint8_t val) {
    return (int)((val / 16 * 10) + (val % 16));
}

void RTC_Init(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af04      	add	r7, sp, #16
    uint8_t ctrl;

    // Step 1: Clear oscillator start bit first
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b0e:	9302      	str	r3, [sp, #8]
 8004b10:	2301      	movs	r3, #1
 8004b12:	9301      	str	r3, [sp, #4]
 8004b14:	1dfb      	adds	r3, r7, #7
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	2301      	movs	r3, #1
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	21df      	movs	r1, #223	@ 0xdf
 8004b1e:	4848      	ldr	r0, [pc, #288]	@ (8004c40 <RTC_Init+0x13c>)
 8004b20:	f002 fe9a 	bl	8007858 <HAL_I2C_Mem_Read>
    ctrl &= ~MCP7940N_ST;
 8004b24:	79fb      	ldrb	r3, [r7, #7]
 8004b26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b32:	9302      	str	r3, [sp, #8]
 8004b34:	2301      	movs	r3, #1
 8004b36:	9301      	str	r3, [sp, #4]
 8004b38:	1dfb      	adds	r3, r7, #7
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	2200      	movs	r2, #0
 8004b40:	21df      	movs	r1, #223	@ 0xdf
 8004b42:	483f      	ldr	r0, [pc, #252]	@ (8004c40 <RTC_Init+0x13c>)
 8004b44:	f002 fd8e 	bl	8007664 <HAL_I2C_Mem_Write>
    HAL_Delay(10);  // Wait for oscillator to stop
 8004b48:	200a      	movs	r0, #10
 8004b4a:	f001 fd53 	bl	80065f4 <HAL_Delay>

    // Step 2: Enable battery backup
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b52:	9302      	str	r3, [sp, #8]
 8004b54:	2301      	movs	r3, #1
 8004b56:	9301      	str	r3, [sp, #4]
 8004b58:	1dfb      	adds	r3, r7, #7
 8004b5a:	9300      	str	r3, [sp, #0]
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	2203      	movs	r2, #3
 8004b60:	21df      	movs	r1, #223	@ 0xdf
 8004b62:	4837      	ldr	r0, [pc, #220]	@ (8004c40 <RTC_Init+0x13c>)
 8004b64:	f002 fe78 	bl	8007858 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_VBATEN;
 8004b68:	79fb      	ldrb	r3, [r7, #7]
 8004b6a:	f043 0308 	orr.w	r3, r3, #8
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004b72:	f04f 33ff 	mov.w	r3, #4294967295
 8004b76:	9302      	str	r3, [sp, #8]
 8004b78:	2301      	movs	r3, #1
 8004b7a:	9301      	str	r3, [sp, #4]
 8004b7c:	1dfb      	adds	r3, r7, #7
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	2301      	movs	r3, #1
 8004b82:	2203      	movs	r2, #3
 8004b84:	21df      	movs	r1, #223	@ 0xdf
 8004b86:	482e      	ldr	r0, [pc, #184]	@ (8004c40 <RTC_Init+0x13c>)
 8004b88:	f002 fd6c 	bl	8007664 <HAL_I2C_Mem_Write>

    // Step 3: Start oscillator
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b90:	9302      	str	r3, [sp, #8]
 8004b92:	2301      	movs	r3, #1
 8004b94:	9301      	str	r3, [sp, #4]
 8004b96:	1dfb      	adds	r3, r7, #7
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	21df      	movs	r1, #223	@ 0xdf
 8004ba0:	4827      	ldr	r0, [pc, #156]	@ (8004c40 <RTC_Init+0x13c>)
 8004ba2:	f002 fe59 	bl	8007858 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_ST;
 8004ba6:	79fb      	ldrb	r3, [r7, #7]
 8004ba8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb4:	9302      	str	r3, [sp, #8]
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	9301      	str	r3, [sp, #4]
 8004bba:	1dfb      	adds	r3, r7, #7
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	21df      	movs	r1, #223	@ 0xdf
 8004bc4:	481e      	ldr	r0, [pc, #120]	@ (8004c40 <RTC_Init+0x13c>)
 8004bc6:	f002 fd4d 	bl	8007664 <HAL_I2C_Mem_Write>

    // Step 4: Wait for oscillator to start running
    do {
        HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004bca:	f04f 33ff 	mov.w	r3, #4294967295
 8004bce:	9302      	str	r3, [sp, #8]
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	9301      	str	r3, [sp, #4]
 8004bd4:	1dfb      	adds	r3, r7, #7
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	2301      	movs	r3, #1
 8004bda:	2203      	movs	r2, #3
 8004bdc:	21df      	movs	r1, #223	@ 0xdf
 8004bde:	4818      	ldr	r0, [pc, #96]	@ (8004c40 <RTC_Init+0x13c>)
 8004be0:	f002 fe3a 	bl	8007858 <HAL_I2C_Mem_Read>
    } while(!(ctrl & MCP7940N_OSCON));
 8004be4:	79fb      	ldrb	r3, [r7, #7]
 8004be6:	f003 0320 	and.w	r3, r3, #32
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0ed      	beq.n	8004bca <RTC_Init+0xc6>

    // Step 5: Clear power fail flag if set
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004bee:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf2:	9302      	str	r3, [sp, #8]
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	9301      	str	r3, [sp, #4]
 8004bf8:	1dfb      	adds	r3, r7, #7
 8004bfa:	9300      	str	r3, [sp, #0]
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	2203      	movs	r2, #3
 8004c00:	21df      	movs	r1, #223	@ 0xdf
 8004c02:	480f      	ldr	r0, [pc, #60]	@ (8004c40 <RTC_Init+0x13c>)
 8004c04:	f002 fe28 	bl	8007858 <HAL_I2C_Mem_Read>
    if(ctrl & MCP7940N_PWRFAIL) {
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	f003 0310 	and.w	r3, r3, #16
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d011      	beq.n	8004c36 <RTC_Init+0x132>
        ctrl &= ~MCP7940N_PWRFAIL;
 8004c12:	79fb      	ldrb	r3, [r7, #7]
 8004c14:	f023 0310 	bic.w	r3, r3, #16
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8004c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c20:	9302      	str	r3, [sp, #8]
 8004c22:	2301      	movs	r3, #1
 8004c24:	9301      	str	r3, [sp, #4]
 8004c26:	1dfb      	adds	r3, r7, #7
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	2203      	movs	r2, #3
 8004c2e:	21df      	movs	r1, #223	@ 0xdf
 8004c30:	4803      	ldr	r0, [pc, #12]	@ (8004c40 <RTC_Init+0x13c>)
 8004c32:	f002 fd17 	bl	8007664 <HAL_I2C_Mem_Write>
    }
}
 8004c36:	bf00      	nop
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	2000112c 	.word	0x2000112c

08004c44 <init_ina229_devices>:

void Voltage_Sequence_Automatic(void);

void Set_voltage_and_measure(const Cell_Config* cell, float voltage);

void init_ina229_devices(void) {
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
    ina229_devices[0] = INA229_0;
 8004c48:	4b36      	ldr	r3, [pc, #216]	@ (8004d24 <init_ina229_devices+0xe0>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a36      	ldr	r2, [pc, #216]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c4e:	6013      	str	r3, [r2, #0]
    ina229_devices[1] = INA229_1;
 8004c50:	4b36      	ldr	r3, [pc, #216]	@ (8004d2c <init_ina229_devices+0xe8>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a34      	ldr	r2, [pc, #208]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c56:	6053      	str	r3, [r2, #4]
    ina229_devices[2] = INA229_2;
 8004c58:	4b35      	ldr	r3, [pc, #212]	@ (8004d30 <init_ina229_devices+0xec>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a32      	ldr	r2, [pc, #200]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c5e:	6093      	str	r3, [r2, #8]
    ina229_devices[3] = INA229_3;
 8004c60:	4b34      	ldr	r3, [pc, #208]	@ (8004d34 <init_ina229_devices+0xf0>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a30      	ldr	r2, [pc, #192]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c66:	60d3      	str	r3, [r2, #12]
    ina229_devices[4] = INA229_4;
 8004c68:	4b33      	ldr	r3, [pc, #204]	@ (8004d38 <init_ina229_devices+0xf4>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a2e      	ldr	r2, [pc, #184]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c6e:	6113      	str	r3, [r2, #16]
    ina229_devices[5] = INA229_5;
 8004c70:	4b32      	ldr	r3, [pc, #200]	@ (8004d3c <init_ina229_devices+0xf8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a2c      	ldr	r2, [pc, #176]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c76:	6153      	str	r3, [r2, #20]
    ina229_devices[6] = INA229_6;
 8004c78:	4b31      	ldr	r3, [pc, #196]	@ (8004d40 <init_ina229_devices+0xfc>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c7e:	6193      	str	r3, [r2, #24]
    ina229_devices[7] = INA229_7;
 8004c80:	4b30      	ldr	r3, [pc, #192]	@ (8004d44 <init_ina229_devices+0x100>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a28      	ldr	r2, [pc, #160]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c86:	61d3      	str	r3, [r2, #28]
    ina229_devices[8] = INA229_8;
 8004c88:	4b2f      	ldr	r3, [pc, #188]	@ (8004d48 <init_ina229_devices+0x104>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a26      	ldr	r2, [pc, #152]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c8e:	6213      	str	r3, [r2, #32]
    ina229_devices[9] = INA229_9;
 8004c90:	4b2e      	ldr	r3, [pc, #184]	@ (8004d4c <init_ina229_devices+0x108>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a24      	ldr	r2, [pc, #144]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c96:	6253      	str	r3, [r2, #36]	@ 0x24
    ina229_devices[10] = INA229_10;
 8004c98:	4b2d      	ldr	r3, [pc, #180]	@ (8004d50 <init_ina229_devices+0x10c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a22      	ldr	r2, [pc, #136]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004c9e:	6293      	str	r3, [r2, #40]	@ 0x28
    ina229_devices[11] = INA229_11;
 8004ca0:	4b2c      	ldr	r3, [pc, #176]	@ (8004d54 <init_ina229_devices+0x110>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a20      	ldr	r2, [pc, #128]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    ina229_devices[12] = INA229_12;
 8004ca8:	4b2b      	ldr	r3, [pc, #172]	@ (8004d58 <init_ina229_devices+0x114>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a1e      	ldr	r2, [pc, #120]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cae:	6313      	str	r3, [r2, #48]	@ 0x30
    ina229_devices[13] = INA229_13;
 8004cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8004d5c <init_ina229_devices+0x118>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cb6:	6353      	str	r3, [r2, #52]	@ 0x34
    ina229_devices[14] = INA229_14;
 8004cb8:	4b29      	ldr	r3, [pc, #164]	@ (8004d60 <init_ina229_devices+0x11c>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a1a      	ldr	r2, [pc, #104]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cbe:	6393      	str	r3, [r2, #56]	@ 0x38
    ina229_devices[15] = INA229_15;
 8004cc0:	4b28      	ldr	r3, [pc, #160]	@ (8004d64 <init_ina229_devices+0x120>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a18      	ldr	r2, [pc, #96]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cc6:	63d3      	str	r3, [r2, #60]	@ 0x3c
    ina229_devices[16] = INA229_16;
 8004cc8:	4b27      	ldr	r3, [pc, #156]	@ (8004d68 <init_ina229_devices+0x124>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a16      	ldr	r2, [pc, #88]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cce:	6413      	str	r3, [r2, #64]	@ 0x40
    ina229_devices[17] = INA229_17;
 8004cd0:	4b26      	ldr	r3, [pc, #152]	@ (8004d6c <init_ina229_devices+0x128>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a14      	ldr	r2, [pc, #80]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cd6:	6453      	str	r3, [r2, #68]	@ 0x44
    ina229_devices[18] = INA229_18;
 8004cd8:	4b25      	ldr	r3, [pc, #148]	@ (8004d70 <init_ina229_devices+0x12c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a12      	ldr	r2, [pc, #72]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cde:	6493      	str	r3, [r2, #72]	@ 0x48
    ina229_devices[19] = INA229_19;
 8004ce0:	4b24      	ldr	r3, [pc, #144]	@ (8004d74 <init_ina229_devices+0x130>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a10      	ldr	r2, [pc, #64]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004ce6:	64d3      	str	r3, [r2, #76]	@ 0x4c
    ina229_devices[20] = INA229_20;
 8004ce8:	4b23      	ldr	r3, [pc, #140]	@ (8004d78 <init_ina229_devices+0x134>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a0e      	ldr	r2, [pc, #56]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cee:	6513      	str	r3, [r2, #80]	@ 0x50
    ina229_devices[21] = INA229_21;
 8004cf0:	4b22      	ldr	r3, [pc, #136]	@ (8004d7c <init_ina229_devices+0x138>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a0c      	ldr	r2, [pc, #48]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cf6:	6553      	str	r3, [r2, #84]	@ 0x54
    ina229_devices[22] = INA229_22;
 8004cf8:	4b21      	ldr	r3, [pc, #132]	@ (8004d80 <init_ina229_devices+0x13c>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004cfe:	6593      	str	r3, [r2, #88]	@ 0x58
    ina229_devices[23] = INA229_23;
 8004d00:	4b20      	ldr	r3, [pc, #128]	@ (8004d84 <init_ina229_devices+0x140>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a08      	ldr	r2, [pc, #32]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004d06:	65d3      	str	r3, [r2, #92]	@ 0x5c
    ina229_devices[24] = INA229_24;
 8004d08:	4b1f      	ldr	r3, [pc, #124]	@ (8004d88 <init_ina229_devices+0x144>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a06      	ldr	r2, [pc, #24]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004d0e:	6613      	str	r3, [r2, #96]	@ 0x60
    ina229_devices[25] = INA229_25;
 8004d10:	4b1e      	ldr	r3, [pc, #120]	@ (8004d8c <init_ina229_devices+0x148>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a04      	ldr	r2, [pc, #16]	@ (8004d28 <init_ina229_devices+0xe4>)
 8004d16:	6653      	str	r3, [r2, #100]	@ 0x64
}
 8004d18:	bf00      	nop
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	0800b608 	.word	0x0800b608
 8004d28:	20001074 	.word	0x20001074
 8004d2c:	0800b60c 	.word	0x0800b60c
 8004d30:	0800b610 	.word	0x0800b610
 8004d34:	0800b614 	.word	0x0800b614
 8004d38:	0800b618 	.word	0x0800b618
 8004d3c:	0800b61c 	.word	0x0800b61c
 8004d40:	0800b620 	.word	0x0800b620
 8004d44:	0800b624 	.word	0x0800b624
 8004d48:	0800b628 	.word	0x0800b628
 8004d4c:	0800b62c 	.word	0x0800b62c
 8004d50:	0800b630 	.word	0x0800b630
 8004d54:	0800b634 	.word	0x0800b634
 8004d58:	0800b638 	.word	0x0800b638
 8004d5c:	0800b63c 	.word	0x0800b63c
 8004d60:	0800b640 	.word	0x0800b640
 8004d64:	0800b644 	.word	0x0800b644
 8004d68:	0800b648 	.word	0x0800b648
 8004d6c:	0800b64c 	.word	0x0800b64c
 8004d70:	0800b650 	.word	0x0800b650
 8004d74:	0800b654 	.word	0x0800b654
 8004d78:	0800b658 	.word	0x0800b658
 8004d7c:	0800b65c 	.word	0x0800b65c
 8004d80:	0800b660 	.word	0x0800b660
 8004d84:	0800b664 	.word	0x0800b664
 8004d88:	0800b668 	.word	0x0800b668
 8004d8c:	0800b66c 	.word	0x0800b66c

08004d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d90:	b590      	push	{r4, r7, lr}
 8004d92:	b089      	sub	sp, #36	@ 0x24
 8004d94:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d96:	f001 fbbb 	bl	8006510 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d9a:	f000 f9b1 	bl	8005100 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004d9e:	f000 fcc5 	bl	800572c <MX_GPIO_Init>
  MX_SPI1_Init();
 8004da2:	f000 fb43 	bl	800542c <MX_SPI1_Init>
  MX_SPI2_Init();
 8004da6:	f000 fb77 	bl	8005498 <MX_SPI2_Init>
  MX_I2C2_Init();
 8004daa:	f000 fabf 	bl	800532c <MX_I2C2_Init>
  MX_I2C3_Init();
 8004dae:	f000 fafd 	bl	80053ac <MX_I2C3_Init>
  MX_SPI3_Init();
 8004db2:	f000 fba7 	bl	8005504 <MX_SPI3_Init>
  MX_SPI4_Init();
 8004db6:	f000 fbdb 	bl	8005570 <MX_SPI4_Init>
  MX_CAN1_Init();
 8004dba:	f000 fa0d 	bl	80051d8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8004dbe:	f000 fa41 	bl	8005244 <MX_CAN2_Init>
  MX_I2C1_Init();
 8004dc2:	f000 fa73 	bl	80052ac <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8004dc6:	f000 fc09 	bl	80055dc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004dca:	f000 fc31 	bl	8005630 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004dce:	f000 fc59 	bl	8005684 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8004dd2:	f000 fc81 	bl	80056d8 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8004dd6:	f005 fb69 	bl	800a4ac <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  RTC_Init();
 8004dda:	f7ff fe93 	bl	8004b04 <RTC_Init>
  LED_Init();		/* Reset all LEDs */
 8004dde:	f7fb ff73 	bl	8000cc8 <LED_Init>

  init_ina229_devices();
 8004de2:	f7ff ff2f 	bl	8004c44 <init_ina229_devices>

  for (int i = 0; i < NUM_INA229; i++)
 8004de6:	2300      	movs	r3, #0
 8004de8:	607b      	str	r3, [r7, #4]
 8004dea:	e00c      	b.n	8004e06 <main+0x76>
  { INA229_config(ina229_devices[i]); HAL_Delay(10); }
 8004dec:	4ab7      	ldr	r2, [pc, #732]	@ (80050cc <main+0x33c>)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7ff f879 	bl	8003eec <INA229_config>
 8004dfa:	200a      	movs	r0, #10
 8004dfc:	f001 fbfa 	bl	80065f4 <HAL_Delay>
  for (int i = 0; i < NUM_INA229; i++)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	3301      	adds	r3, #1
 8004e04:	607b      	str	r3, [r7, #4]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b19      	cmp	r3, #25
 8004e0a:	ddef      	ble.n	8004dec <main+0x5c>



  mcu_spiInit(0);
 8004e0c:	2000      	movs	r0, #0
 8004e0e:	f7ff f8c7 	bl	8003fa0 <mcu_spiInit>
  HAL_Delay(10);
 8004e12:	200a      	movs	r0, #10
 8004e14:	f001 fbee 	bl	80065f4 <HAL_Delay>

  //init ltc ics

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 8004e18:	49ad      	ldr	r1, [pc, #692]	@ (80050d0 <main+0x340>)
 8004e1a:	2002      	movs	r0, #2
 8004e1c:	f7ff f975 	bl	800410a <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8004e20:	2300      	movs	r3, #0
 8004e22:	70fb      	strb	r3, [r7, #3]
 8004e24:	e018      	b.n	8004e58 <main+0xc8>
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 8004e26:	4bab      	ldr	r3, [pc, #684]	@ (80050d4 <main+0x344>)
 8004e28:	7819      	ldrb	r1, [r3, #0]
 8004e2a:	4bab      	ldr	r3, [pc, #684]	@ (80050d8 <main+0x348>)
 8004e2c:	781c      	ldrb	r4, [r3, #0]
 8004e2e:	4bab      	ldr	r3, [pc, #684]	@ (80050dc <main+0x34c>)
 8004e30:	881b      	ldrh	r3, [r3, #0]
 8004e32:	4aab      	ldr	r2, [pc, #684]	@ (80050e0 <main+0x350>)
 8004e34:	8812      	ldrh	r2, [r2, #0]
 8004e36:	78f8      	ldrb	r0, [r7, #3]
 8004e38:	9204      	str	r2, [sp, #16]
 8004e3a:	9303      	str	r3, [sp, #12]
 8004e3c:	4ba9      	ldr	r3, [pc, #676]	@ (80050e4 <main+0x354>)
 8004e3e:	9302      	str	r3, [sp, #8]
 8004e40:	4ba9      	ldr	r3, [pc, #676]	@ (80050e8 <main+0x358>)
 8004e42:	9301      	str	r3, [sp, #4]
 8004e44:	4ba9      	ldr	r3, [pc, #676]	@ (80050ec <main+0x35c>)
 8004e46:	9300      	str	r3, [sp, #0]
 8004e48:	4623      	mov	r3, r4
 8004e4a:	460a      	mov	r2, r1
 8004e4c:	49a0      	ldr	r1, [pc, #640]	@ (80050d0 <main+0x340>)
 8004e4e:	f7ff f96b 	bl	8004128 <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8004e52:	78fb      	ldrb	r3, [r7, #3]
 8004e54:	3301      	adds	r3, #1
 8004e56:	70fb      	strb	r3, [r7, #3]
 8004e58:	78fb      	ldrb	r3, [r7, #3]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d9e3      	bls.n	8004e26 <main+0x96>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8004e5e:	499c      	ldr	r1, [pc, #624]	@ (80050d0 <main+0x340>)
 8004e60:	2002      	movs	r0, #2
 8004e62:	f7ff f934 	bl	80040ce <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8004e66:	499a      	ldr	r1, [pc, #616]	@ (80050d0 <main+0x340>)
 8004e68:	2002      	movs	r0, #2
 8004e6a:	f7ff f93f 	bl	80040ec <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8004e6e:	4998      	ldr	r1, [pc, #608]	@ (80050d0 <main+0x340>)
 8004e70:	2002      	movs	r0, #2
 8004e72:	f7ff f8d3 	bl	800401c <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8004e76:	f7fc fd5b 	bl	8001930 <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8004e7a:	f7fc fd81 	bl	8001980 <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8004e7e:	489c      	ldr	r0, [pc, #624]	@ (80050f0 <main+0x360>)
 8004e80:	f7fe fd36 	bl	80038f0 <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8004e84:	489b      	ldr	r0, [pc, #620]	@ (80050f4 <main+0x364>)
 8004e86:	f7fe fd33 	bl	80038f0 <Expander_InitAllDevices>

    /* USER CODE BEGIN 3 */



		  cell12_Temp_01_Set(resistance[0]);
 8004e8a:	4b9b      	ldr	r3, [pc, #620]	@ (80050f8 <main+0x368>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	ee07 3a90 	vmov	s15, r3
 8004e92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e96:	eeb0 0a67 	vmov.f32	s0, s15
 8004e9a:	f7fc f849 	bl	8000f30 <cell12_Temp_01_Set>
		  cell12_Temp_02_Set(resistance[1]);
 8004e9e:	4b96      	ldr	r3, [pc, #600]	@ (80050f8 <main+0x368>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004eaa:	eeb0 0a67 	vmov.f32	s0, s15
 8004eae:	f7fc f8f5 	bl	800109c <cell12_Temp_02_Set>
		  cell12_Temp_03_Set(resistance[2]);
 8004eb2:	4b91      	ldr	r3, [pc, #580]	@ (80050f8 <main+0x368>)
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	ee07 3a90 	vmov	s15, r3
 8004eba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ebe:	eeb0 0a67 	vmov.f32	s0, s15
 8004ec2:	f7fc f9ab 	bl	800121c <cell12_Temp_03_Set>
		  cell11_Temp_01_Set(resistance[3]);
 8004ec6:	4b8c      	ldr	r3, [pc, #560]	@ (80050f8 <main+0x368>)
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	ee07 3a90 	vmov	s15, r3
 8004ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ed2:	eeb0 0a67 	vmov.f32	s0, s15
 8004ed6:	f7fc fa57 	bl	8001388 <cell11_Temp_01_Set>
		  cell11_Temp_02_Set(resistance[4]);
 8004eda:	4b87      	ldr	r3, [pc, #540]	@ (80050f8 <main+0x368>)
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	ee07 3a90 	vmov	s15, r3
 8004ee2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ee6:	eeb0 0a67 	vmov.f32	s0, s15
 8004eea:	f7fc fb0d 	bl	8001508 <cell11_Temp_02_Set>
		  cell11_Temp_03_Set(resistance[4]);
 8004eee:	4b82      	ldr	r3, [pc, #520]	@ (80050f8 <main+0x368>)
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	ee07 3a90 	vmov	s15, r3
 8004ef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004efa:	eeb0 0a67 	vmov.f32	s0, s15
 8004efe:	f7fc fbc3 	bl	8001688 <cell11_Temp_03_Set>

//	        Voltage_Sequence_Automatic();

	        // Process battery tests

	        Set_LED_status(CELL_1,HIGH);
 8004f02:	2101      	movs	r1, #1
 8004f04:	2000      	movs	r0, #0
 8004f06:	f7fe ff89 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_2,HIGH);
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	2001      	movs	r0, #1
 8004f0e:	f7fe ff85 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_3,HIGH);
 8004f12:	2101      	movs	r1, #1
 8004f14:	2002      	movs	r0, #2
 8004f16:	f7fe ff81 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_4,HIGH);
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	2003      	movs	r0, #3
 8004f1e:	f7fe ff7d 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_5,HIGH);
 8004f22:	2101      	movs	r1, #1
 8004f24:	2004      	movs	r0, #4
 8004f26:	f7fe ff79 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_6,HIGH);
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	2005      	movs	r0, #5
 8004f2e:	f7fe ff75 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_7,HIGH);
 8004f32:	2101      	movs	r1, #1
 8004f34:	2006      	movs	r0, #6
 8004f36:	f7fe ff71 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_8,HIGH);
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	2007      	movs	r0, #7
 8004f3e:	f7fe ff6d 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_9,HIGH);
 8004f42:	2101      	movs	r1, #1
 8004f44:	2008      	movs	r0, #8
 8004f46:	f7fe ff69 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_10,HIGH);
 8004f4a:	2101      	movs	r1, #1
 8004f4c:	2009      	movs	r0, #9
 8004f4e:	f7fe ff65 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_11,HIGH);
 8004f52:	2101      	movs	r1, #1
 8004f54:	200a      	movs	r0, #10
 8004f56:	f7fe ff61 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_12,HIGH);
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	200b      	movs	r0, #11
 8004f5e:	f7fe ff5d 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_13,HIGH);
 8004f62:	2101      	movs	r1, #1
 8004f64:	200c      	movs	r0, #12
 8004f66:	f7fe ff59 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_14,HIGH);
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	200d      	movs	r0, #13
 8004f6e:	f7fe ff55 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_15,HIGH);
 8004f72:	2101      	movs	r1, #1
 8004f74:	200e      	movs	r0, #14
 8004f76:	f7fe ff51 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_16,HIGH);
 8004f7a:	2101      	movs	r1, #1
 8004f7c:	200f      	movs	r0, #15
 8004f7e:	f7fe ff4d 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_17,HIGH);
 8004f82:	2101      	movs	r1, #1
 8004f84:	2010      	movs	r0, #16
 8004f86:	f7fe ff49 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_18,HIGH);
 8004f8a:	2101      	movs	r1, #1
 8004f8c:	2011      	movs	r0, #17
 8004f8e:	f7fe ff45 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_19,HIGH);
 8004f92:	2101      	movs	r1, #1
 8004f94:	2012      	movs	r0, #18
 8004f96:	f7fe ff41 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_20,HIGH);
 8004f9a:	2101      	movs	r1, #1
 8004f9c:	2013      	movs	r0, #19
 8004f9e:	f7fe ff3d 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_21,HIGH);
 8004fa2:	2101      	movs	r1, #1
 8004fa4:	2014      	movs	r0, #20
 8004fa6:	f7fe ff39 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_22,HIGH);
 8004faa:	2101      	movs	r1, #1
 8004fac:	2015      	movs	r0, #21
 8004fae:	f7fe ff35 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_23,HIGH);
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	2016      	movs	r0, #22
 8004fb6:	f7fe ff31 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_24,HIGH);
 8004fba:	2101      	movs	r1, #1
 8004fbc:	2017      	movs	r0, #23
 8004fbe:	f7fe ff2d 	bl	8003e1c <Set_LED_status>
		  Set_LED_status(CELL_13,HIGH);
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	200c      	movs	r0, #12
 8004fc6:	f7fe ff29 	bl	8003e1c <Set_LED_status>
		  Set_LED_status(CELL_14,HIGH);
 8004fca:	2101      	movs	r1, #1
 8004fcc:	200d      	movs	r0, #13
 8004fce:	f7fe ff25 	bl	8003e1c <Set_LED_status>

	        Set_Output_Voltage(CELL_1, 4.2f);
 8004fd2:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 80050fc <main+0x36c>
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	f7fe feb2 	bl	8003d40 <Set_Output_Voltage>
	        HAL_Delay(1000);
 8004fdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004fe0:	f001 fb08 	bl	80065f4 <HAL_Delay>
	        Set_LED_status(CELL_13,LOW);
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	200c      	movs	r0, #12
 8004fe8:	f7fe ff18 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_14,LOW);
 8004fec:	2100      	movs	r1, #0
 8004fee:	200d      	movs	r0, #13
 8004ff0:	f7fe ff14 	bl	8003e1c <Set_LED_status>

	        Set_LED_status(CELL_1,LOW);
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	f7fe ff10 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_2,LOW);
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	2001      	movs	r0, #1
 8005000:	f7fe ff0c 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_3,LOW);
 8005004:	2100      	movs	r1, #0
 8005006:	2002      	movs	r0, #2
 8005008:	f7fe ff08 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_4,LOW);
 800500c:	2100      	movs	r1, #0
 800500e:	2003      	movs	r0, #3
 8005010:	f7fe ff04 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_5,LOW);
 8005014:	2100      	movs	r1, #0
 8005016:	2004      	movs	r0, #4
 8005018:	f7fe ff00 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_6,LOW);
 800501c:	2100      	movs	r1, #0
 800501e:	2005      	movs	r0, #5
 8005020:	f7fe fefc 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_7,LOW);
 8005024:	2100      	movs	r1, #0
 8005026:	2006      	movs	r0, #6
 8005028:	f7fe fef8 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_8,LOW);
 800502c:	2100      	movs	r1, #0
 800502e:	2007      	movs	r0, #7
 8005030:	f7fe fef4 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_9,LOW);
 8005034:	2100      	movs	r1, #0
 8005036:	2008      	movs	r0, #8
 8005038:	f7fe fef0 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_10,LOW);
 800503c:	2100      	movs	r1, #0
 800503e:	2009      	movs	r0, #9
 8005040:	f7fe feec 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_11,LOW);
 8005044:	2100      	movs	r1, #0
 8005046:	200a      	movs	r0, #10
 8005048:	f7fe fee8 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_12,LOW);
 800504c:	2100      	movs	r1, #0
 800504e:	200b      	movs	r0, #11
 8005050:	f7fe fee4 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_13,LOW);
 8005054:	2100      	movs	r1, #0
 8005056:	200c      	movs	r0, #12
 8005058:	f7fe fee0 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_14,LOW);
 800505c:	2100      	movs	r1, #0
 800505e:	200d      	movs	r0, #13
 8005060:	f7fe fedc 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_15,LOW);
 8005064:	2100      	movs	r1, #0
 8005066:	200e      	movs	r0, #14
 8005068:	f7fe fed8 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_16,LOW);
 800506c:	2100      	movs	r1, #0
 800506e:	200f      	movs	r0, #15
 8005070:	f7fe fed4 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_17,LOW);
 8005074:	2100      	movs	r1, #0
 8005076:	2010      	movs	r0, #16
 8005078:	f7fe fed0 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_18,LOW);
 800507c:	2100      	movs	r1, #0
 800507e:	2011      	movs	r0, #17
 8005080:	f7fe fecc 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_19,LOW);
 8005084:	2100      	movs	r1, #0
 8005086:	2012      	movs	r0, #18
 8005088:	f7fe fec8 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_20,LOW);
 800508c:	2100      	movs	r1, #0
 800508e:	2013      	movs	r0, #19
 8005090:	f7fe fec4 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_21,LOW);
 8005094:	2100      	movs	r1, #0
 8005096:	2014      	movs	r0, #20
 8005098:	f7fe fec0 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_22,LOW);
 800509c:	2100      	movs	r1, #0
 800509e:	2015      	movs	r0, #21
 80050a0:	f7fe febc 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_23,LOW);
 80050a4:	2100      	movs	r1, #0
 80050a6:	2016      	movs	r0, #22
 80050a8:	f7fe feb8 	bl	8003e1c <Set_LED_status>
	        Set_LED_status(CELL_24,LOW);
 80050ac:	2100      	movs	r1, #0
 80050ae:	2017      	movs	r0, #23
 80050b0:	f7fe feb4 	bl	8003e1c <Set_LED_status>
	        Set_Output_Voltage(CELL_1, 2.0f);
 80050b4:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80050b8:	2000      	movs	r0, #0
 80050ba:	f7fe fe41 	bl	8003d40 <Set_Output_Voltage>
	        HAL_Delay(1000);
 80050be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80050c2:	f001 fa97 	bl	80065f4 <HAL_Delay>
		  cell12_Temp_01_Set(resistance[0]);
 80050c6:	bf00      	nop
 80050c8:	e6df      	b.n	8004e8a <main+0xfa>
 80050ca:	bf00      	nop
 80050cc:	20001074 	.word	0x20001074
 80050d0:	20000e5c 	.word	0x20000e5c
 80050d4:	20000900 	.word	0x20000900
 80050d8:	20001064 	.word	0x20001064
 80050dc:	2000090a 	.word	0x2000090a
 80050e0:	2000090c 	.word	0x2000090c
 80050e4:	20000910 	.word	0x20000910
 80050e8:	20001068 	.word	0x20001068
 80050ec:	20000904 	.word	0x20000904
 80050f0:	20001180 	.word	0x20001180
 80050f4:	200011d4 	.word	0x200011d4
 80050f8:	200008e8 	.word	0x200008e8
 80050fc:	40866666 	.word	0x40866666

08005100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b094      	sub	sp, #80	@ 0x50
 8005104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005106:	f107 0320 	add.w	r3, r7, #32
 800510a:	2230      	movs	r2, #48	@ 0x30
 800510c:	2100      	movs	r1, #0
 800510e:	4618      	mov	r0, r3
 8005110:	f005 fb50 	bl	800a7b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005114:	f107 030c 	add.w	r3, r7, #12
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	605a      	str	r2, [r3, #4]
 800511e:	609a      	str	r2, [r3, #8]
 8005120:	60da      	str	r2, [r3, #12]
 8005122:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005124:	2300      	movs	r3, #0
 8005126:	60bb      	str	r3, [r7, #8]
 8005128:	4b29      	ldr	r3, [pc, #164]	@ (80051d0 <SystemClock_Config+0xd0>)
 800512a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800512c:	4a28      	ldr	r2, [pc, #160]	@ (80051d0 <SystemClock_Config+0xd0>)
 800512e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005132:	6413      	str	r3, [r2, #64]	@ 0x40
 8005134:	4b26      	ldr	r3, [pc, #152]	@ (80051d0 <SystemClock_Config+0xd0>)
 8005136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800513c:	60bb      	str	r3, [r7, #8]
 800513e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005140:	2300      	movs	r3, #0
 8005142:	607b      	str	r3, [r7, #4]
 8005144:	4b23      	ldr	r3, [pc, #140]	@ (80051d4 <SystemClock_Config+0xd4>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800514c:	4a21      	ldr	r2, [pc, #132]	@ (80051d4 <SystemClock_Config+0xd4>)
 800514e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005152:	6013      	str	r3, [r2, #0]
 8005154:	4b1f      	ldr	r3, [pc, #124]	@ (80051d4 <SystemClock_Config+0xd4>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800515c:	607b      	str	r3, [r7, #4]
 800515e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005160:	2302      	movs	r3, #2
 8005162:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005164:	2301      	movs	r3, #1
 8005166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005168:	2310      	movs	r3, #16
 800516a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800516c:	2302      	movs	r3, #2
 800516e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005170:	2300      	movs	r3, #0
 8005172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8005174:	230f      	movs	r3, #15
 8005176:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8005178:	2390      	movs	r3, #144	@ 0x90
 800517a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800517c:	2302      	movs	r3, #2
 800517e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8005180:	2305      	movs	r3, #5
 8005182:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005184:	f107 0320 	add.w	r3, r7, #32
 8005188:	4618      	mov	r0, r3
 800518a:	f003 f9c7 	bl	800851c <HAL_RCC_OscConfig>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8005194:	f000 fd31 	bl	8005bfa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005198:	230f      	movs	r3, #15
 800519a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800519c:	2302      	movs	r3, #2
 800519e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051a0:	2300      	movs	r3, #0
 80051a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80051a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80051a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80051aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80051b0:	f107 030c 	add.w	r3, r7, #12
 80051b4:	2102      	movs	r1, #2
 80051b6:	4618      	mov	r0, r3
 80051b8:	f003 fc28 	bl	8008a0c <HAL_RCC_ClockConfig>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80051c2:	f000 fd1a 	bl	8005bfa <Error_Handler>
  }
}
 80051c6:	bf00      	nop
 80051c8:	3750      	adds	r7, #80	@ 0x50
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	40023800 	.word	0x40023800
 80051d4:	40007000 	.word	0x40007000

080051d8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80051dc:	4b17      	ldr	r3, [pc, #92]	@ (800523c <MX_CAN1_Init+0x64>)
 80051de:	4a18      	ldr	r2, [pc, #96]	@ (8005240 <MX_CAN1_Init+0x68>)
 80051e0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 80051e2:	4b16      	ldr	r3, [pc, #88]	@ (800523c <MX_CAN1_Init+0x64>)
 80051e4:	220a      	movs	r2, #10
 80051e6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80051e8:	4b14      	ldr	r3, [pc, #80]	@ (800523c <MX_CAN1_Init+0x64>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80051ee:	4b13      	ldr	r3, [pc, #76]	@ (800523c <MX_CAN1_Init+0x64>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80051f4:	4b11      	ldr	r3, [pc, #68]	@ (800523c <MX_CAN1_Init+0x64>)
 80051f6:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80051fa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 80051fc:	4b0f      	ldr	r3, [pc, #60]	@ (800523c <MX_CAN1_Init+0x64>)
 80051fe:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8005202:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8005204:	4b0d      	ldr	r3, [pc, #52]	@ (800523c <MX_CAN1_Init+0x64>)
 8005206:	2200      	movs	r2, #0
 8005208:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800520a:	4b0c      	ldr	r3, [pc, #48]	@ (800523c <MX_CAN1_Init+0x64>)
 800520c:	2200      	movs	r2, #0
 800520e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8005210:	4b0a      	ldr	r3, [pc, #40]	@ (800523c <MX_CAN1_Init+0x64>)
 8005212:	2200      	movs	r2, #0
 8005214:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8005216:	4b09      	ldr	r3, [pc, #36]	@ (800523c <MX_CAN1_Init+0x64>)
 8005218:	2200      	movs	r2, #0
 800521a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800521c:	4b07      	ldr	r3, [pc, #28]	@ (800523c <MX_CAN1_Init+0x64>)
 800521e:	2200      	movs	r2, #0
 8005220:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8005222:	4b06      	ldr	r3, [pc, #24]	@ (800523c <MX_CAN1_Init+0x64>)
 8005224:	2200      	movs	r2, #0
 8005226:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005228:	4804      	ldr	r0, [pc, #16]	@ (800523c <MX_CAN1_Init+0x64>)
 800522a:	f001 fa07 	bl	800663c <HAL_CAN_Init>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d001      	beq.n	8005238 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8005234:	f000 fce1 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8005238:	bf00      	nop
 800523a:	bd80      	pop	{r7, pc}
 800523c:	200010dc 	.word	0x200010dc
 8005240:	40006400 	.word	0x40006400

08005244 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8005248:	4b16      	ldr	r3, [pc, #88]	@ (80052a4 <MX_CAN2_Init+0x60>)
 800524a:	4a17      	ldr	r2, [pc, #92]	@ (80052a8 <MX_CAN2_Init+0x64>)
 800524c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 800524e:	4b15      	ldr	r3, [pc, #84]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005250:	2210      	movs	r2, #16
 8005252:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8005254:	4b13      	ldr	r3, [pc, #76]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005256:	2200      	movs	r2, #0
 8005258:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800525a:	4b12      	ldr	r3, [pc, #72]	@ (80052a4 <MX_CAN2_Init+0x60>)
 800525c:	2200      	movs	r2, #0
 800525e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8005260:	4b10      	ldr	r3, [pc, #64]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005262:	2200      	movs	r2, #0
 8005264:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8005266:	4b0f      	ldr	r3, [pc, #60]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005268:	2200      	movs	r2, #0
 800526a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800526c:	4b0d      	ldr	r3, [pc, #52]	@ (80052a4 <MX_CAN2_Init+0x60>)
 800526e:	2200      	movs	r2, #0
 8005270:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8005272:	4b0c      	ldr	r3, [pc, #48]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005274:	2200      	movs	r2, #0
 8005276:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8005278:	4b0a      	ldr	r3, [pc, #40]	@ (80052a4 <MX_CAN2_Init+0x60>)
 800527a:	2200      	movs	r2, #0
 800527c:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800527e:	4b09      	ldr	r3, [pc, #36]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005280:	2200      	movs	r2, #0
 8005282:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8005284:	4b07      	ldr	r3, [pc, #28]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005286:	2200      	movs	r2, #0
 8005288:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800528a:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <MX_CAN2_Init+0x60>)
 800528c:	2200      	movs	r2, #0
 800528e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8005290:	4804      	ldr	r0, [pc, #16]	@ (80052a4 <MX_CAN2_Init+0x60>)
 8005292:	f001 f9d3 	bl	800663c <HAL_CAN_Init>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 800529c:	f000 fcad 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80052a0:	bf00      	nop
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	20001104 	.word	0x20001104
 80052a8:	40006800 	.word	0x40006800

080052ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80052b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005324 <MX_I2C1_Init+0x78>)
 80052b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80052b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052b8:	4a1b      	ldr	r2, [pc, #108]	@ (8005328 <MX_I2C1_Init+0x7c>)
 80052ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80052bc:	4b18      	ldr	r3, [pc, #96]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052be:	2200      	movs	r2, #0
 80052c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80052c2:	4b17      	ldr	r3, [pc, #92]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052c8:	4b15      	ldr	r3, [pc, #84]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052d0:	4b13      	ldr	r3, [pc, #76]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80052d6:	4b12      	ldr	r3, [pc, #72]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052d8:	2200      	movs	r2, #0
 80052da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80052dc:	4b10      	ldr	r3, [pc, #64]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052de:	2200      	movs	r2, #0
 80052e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052e8:	480d      	ldr	r0, [pc, #52]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052ea:	f002 f877 	bl	80073dc <HAL_I2C_Init>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80052f4:	f000 fc81 	bl	8005bfa <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80052f8:	2100      	movs	r1, #0
 80052fa:	4809      	ldr	r0, [pc, #36]	@ (8005320 <MX_I2C1_Init+0x74>)
 80052fc:	f003 f892 	bl	8008424 <HAL_I2CEx_ConfigAnalogFilter>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8005306:	f000 fc78 	bl	8005bfa <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800530a:	2100      	movs	r1, #0
 800530c:	4804      	ldr	r0, [pc, #16]	@ (8005320 <MX_I2C1_Init+0x74>)
 800530e:	f003 f8c5 	bl	800849c <HAL_I2CEx_ConfigDigitalFilter>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d001      	beq.n	800531c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8005318:	f000 fc6f 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800531c:	bf00      	nop
 800531e:	bd80      	pop	{r7, pc}
 8005320:	2000112c 	.word	0x2000112c
 8005324:	40005400 	.word	0x40005400
 8005328:	000186a0 	.word	0x000186a0

0800532c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8005330:	4b1b      	ldr	r3, [pc, #108]	@ (80053a0 <MX_I2C2_Init+0x74>)
 8005332:	4a1c      	ldr	r2, [pc, #112]	@ (80053a4 <MX_I2C2_Init+0x78>)
 8005334:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8005336:	4b1a      	ldr	r3, [pc, #104]	@ (80053a0 <MX_I2C2_Init+0x74>)
 8005338:	4a1b      	ldr	r2, [pc, #108]	@ (80053a8 <MX_I2C2_Init+0x7c>)
 800533a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800533c:	4b18      	ldr	r3, [pc, #96]	@ (80053a0 <MX_I2C2_Init+0x74>)
 800533e:	2200      	movs	r2, #0
 8005340:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8005342:	4b17      	ldr	r3, [pc, #92]	@ (80053a0 <MX_I2C2_Init+0x74>)
 8005344:	2200      	movs	r2, #0
 8005346:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005348:	4b15      	ldr	r3, [pc, #84]	@ (80053a0 <MX_I2C2_Init+0x74>)
 800534a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800534e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005350:	4b13      	ldr	r3, [pc, #76]	@ (80053a0 <MX_I2C2_Init+0x74>)
 8005352:	2200      	movs	r2, #0
 8005354:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005356:	4b12      	ldr	r3, [pc, #72]	@ (80053a0 <MX_I2C2_Init+0x74>)
 8005358:	2200      	movs	r2, #0
 800535a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800535c:	4b10      	ldr	r3, [pc, #64]	@ (80053a0 <MX_I2C2_Init+0x74>)
 800535e:	2200      	movs	r2, #0
 8005360:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005362:	4b0f      	ldr	r3, [pc, #60]	@ (80053a0 <MX_I2C2_Init+0x74>)
 8005364:	2200      	movs	r2, #0
 8005366:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005368:	480d      	ldr	r0, [pc, #52]	@ (80053a0 <MX_I2C2_Init+0x74>)
 800536a:	f002 f837 	bl	80073dc <HAL_I2C_Init>
 800536e:	4603      	mov	r3, r0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d001      	beq.n	8005378 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8005374:	f000 fc41 	bl	8005bfa <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005378:	2100      	movs	r1, #0
 800537a:	4809      	ldr	r0, [pc, #36]	@ (80053a0 <MX_I2C2_Init+0x74>)
 800537c:	f003 f852 	bl	8008424 <HAL_I2CEx_ConfigAnalogFilter>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8005386:	f000 fc38 	bl	8005bfa <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800538a:	2100      	movs	r1, #0
 800538c:	4804      	ldr	r0, [pc, #16]	@ (80053a0 <MX_I2C2_Init+0x74>)
 800538e:	f003 f885 	bl	800849c <HAL_I2CEx_ConfigDigitalFilter>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8005398:	f000 fc2f 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800539c:	bf00      	nop
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	20001180 	.word	0x20001180
 80053a4:	40005800 	.word	0x40005800
 80053a8:	00061a80 	.word	0x00061a80

080053ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80053b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005424 <MX_I2C3_Init+0x78>)
 80053b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80053b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053b8:	4a1b      	ldr	r2, [pc, #108]	@ (8005428 <MX_I2C3_Init+0x7c>)
 80053ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80053bc:	4b18      	ldr	r3, [pc, #96]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053be:	2200      	movs	r2, #0
 80053c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80053c2:	4b17      	ldr	r3, [pc, #92]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80053c8:	4b15      	ldr	r3, [pc, #84]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80053ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80053d0:	4b13      	ldr	r3, [pc, #76]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80053d6:	4b12      	ldr	r3, [pc, #72]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053d8:	2200      	movs	r2, #0
 80053da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80053dc:	4b10      	ldr	r3, [pc, #64]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053de:	2200      	movs	r2, #0
 80053e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80053e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80053e8:	480d      	ldr	r0, [pc, #52]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053ea:	f001 fff7 	bl	80073dc <HAL_I2C_Init>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d001      	beq.n	80053f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80053f4:	f000 fc01 	bl	8005bfa <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80053f8:	2100      	movs	r1, #0
 80053fa:	4809      	ldr	r0, [pc, #36]	@ (8005420 <MX_I2C3_Init+0x74>)
 80053fc:	f003 f812 	bl	8008424 <HAL_I2CEx_ConfigAnalogFilter>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8005406:	f000 fbf8 	bl	8005bfa <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800540a:	2100      	movs	r1, #0
 800540c:	4804      	ldr	r0, [pc, #16]	@ (8005420 <MX_I2C3_Init+0x74>)
 800540e:	f003 f845 	bl	800849c <HAL_I2CEx_ConfigDigitalFilter>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8005418:	f000 fbef 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800541c:	bf00      	nop
 800541e:	bd80      	pop	{r7, pc}
 8005420:	200011d4 	.word	0x200011d4
 8005424:	40005c00 	.word	0x40005c00
 8005428:	00061a80 	.word	0x00061a80

0800542c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005430:	4b17      	ldr	r3, [pc, #92]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005432:	4a18      	ldr	r2, [pc, #96]	@ (8005494 <MX_SPI1_Init+0x68>)
 8005434:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005436:	4b16      	ldr	r3, [pc, #88]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005438:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800543c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800543e:	4b14      	ldr	r3, [pc, #80]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005440:	2200      	movs	r2, #0
 8005442:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005444:	4b12      	ldr	r3, [pc, #72]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005446:	2200      	movs	r2, #0
 8005448:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800544a:	4b11      	ldr	r3, [pc, #68]	@ (8005490 <MX_SPI1_Init+0x64>)
 800544c:	2200      	movs	r2, #0
 800544e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005450:	4b0f      	ldr	r3, [pc, #60]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005452:	2201      	movs	r2, #1
 8005454:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005456:	4b0e      	ldr	r3, [pc, #56]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005458:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800545c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800545e:	4b0c      	ldr	r3, [pc, #48]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005460:	2228      	movs	r2, #40	@ 0x28
 8005462:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005464:	4b0a      	ldr	r3, [pc, #40]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005466:	2200      	movs	r2, #0
 8005468:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800546a:	4b09      	ldr	r3, [pc, #36]	@ (8005490 <MX_SPI1_Init+0x64>)
 800546c:	2200      	movs	r2, #0
 800546e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005470:	4b07      	ldr	r3, [pc, #28]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005472:	2200      	movs	r2, #0
 8005474:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005476:	4b06      	ldr	r3, [pc, #24]	@ (8005490 <MX_SPI1_Init+0x64>)
 8005478:	220a      	movs	r2, #10
 800547a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800547c:	4804      	ldr	r0, [pc, #16]	@ (8005490 <MX_SPI1_Init+0x64>)
 800547e:	f003 fca5 	bl	8008dcc <HAL_SPI_Init>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8005488:	f000 fbb7 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800548c:	bf00      	nop
 800548e:	bd80      	pop	{r7, pc}
 8005490:	20001228 	.word	0x20001228
 8005494:	40013000 	.word	0x40013000

08005498 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800549c:	4b17      	ldr	r3, [pc, #92]	@ (80054fc <MX_SPI2_Init+0x64>)
 800549e:	4a18      	ldr	r2, [pc, #96]	@ (8005500 <MX_SPI2_Init+0x68>)
 80054a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80054a2:	4b16      	ldr	r3, [pc, #88]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80054a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80054aa:	4b14      	ldr	r3, [pc, #80]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80054b0:	4b12      	ldr	r3, [pc, #72]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80054b6:	4b11      	ldr	r3, [pc, #68]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054b8:	2200      	movs	r2, #0
 80054ba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80054bc:	4b0f      	ldr	r3, [pc, #60]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054be:	2201      	movs	r2, #1
 80054c0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80054c2:	4b0e      	ldr	r3, [pc, #56]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054c8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80054ca:	4b0c      	ldr	r3, [pc, #48]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054cc:	2218      	movs	r2, #24
 80054ce:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80054d0:	4b0a      	ldr	r3, [pc, #40]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80054d6:	4b09      	ldr	r3, [pc, #36]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054d8:	2200      	movs	r2, #0
 80054da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054dc:	4b07      	ldr	r3, [pc, #28]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054de:	2200      	movs	r2, #0
 80054e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80054e2:	4b06      	ldr	r3, [pc, #24]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054e4:	220a      	movs	r2, #10
 80054e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80054e8:	4804      	ldr	r0, [pc, #16]	@ (80054fc <MX_SPI2_Init+0x64>)
 80054ea:	f003 fc6f 	bl	8008dcc <HAL_SPI_Init>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80054f4:	f000 fb81 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80054f8:	bf00      	nop
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	20001280 	.word	0x20001280
 8005500:	40003800 	.word	0x40003800

08005504 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8005508:	4b17      	ldr	r3, [pc, #92]	@ (8005568 <MX_SPI3_Init+0x64>)
 800550a:	4a18      	ldr	r2, [pc, #96]	@ (800556c <MX_SPI3_Init+0x68>)
 800550c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800550e:	4b16      	ldr	r3, [pc, #88]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005510:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005514:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005516:	4b14      	ldr	r3, [pc, #80]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005518:	2200      	movs	r2, #0
 800551a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800551c:	4b12      	ldr	r3, [pc, #72]	@ (8005568 <MX_SPI3_Init+0x64>)
 800551e:	2200      	movs	r2, #0
 8005520:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005522:	4b11      	ldr	r3, [pc, #68]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005524:	2200      	movs	r2, #0
 8005526:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005528:	4b0f      	ldr	r3, [pc, #60]	@ (8005568 <MX_SPI3_Init+0x64>)
 800552a:	2200      	movs	r2, #0
 800552c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800552e:	4b0e      	ldr	r3, [pc, #56]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005530:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005534:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005536:	4b0c      	ldr	r3, [pc, #48]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005538:	2220      	movs	r2, #32
 800553a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800553c:	4b0a      	ldr	r3, [pc, #40]	@ (8005568 <MX_SPI3_Init+0x64>)
 800553e:	2200      	movs	r2, #0
 8005540:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005542:	4b09      	ldr	r3, [pc, #36]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005544:	2200      	movs	r2, #0
 8005546:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005548:	4b07      	ldr	r3, [pc, #28]	@ (8005568 <MX_SPI3_Init+0x64>)
 800554a:	2200      	movs	r2, #0
 800554c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800554e:	4b06      	ldr	r3, [pc, #24]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005550:	220a      	movs	r2, #10
 8005552:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005554:	4804      	ldr	r0, [pc, #16]	@ (8005568 <MX_SPI3_Init+0x64>)
 8005556:	f003 fc39 	bl	8008dcc <HAL_SPI_Init>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8005560:	f000 fb4b 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005564:	bf00      	nop
 8005566:	bd80      	pop	{r7, pc}
 8005568:	200012d8 	.word	0x200012d8
 800556c:	40003c00 	.word	0x40003c00

08005570 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8005574:	4b17      	ldr	r3, [pc, #92]	@ (80055d4 <MX_SPI4_Init+0x64>)
 8005576:	4a18      	ldr	r2, [pc, #96]	@ (80055d8 <MX_SPI4_Init+0x68>)
 8005578:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800557a:	4b16      	ldr	r3, [pc, #88]	@ (80055d4 <MX_SPI4_Init+0x64>)
 800557c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005580:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8005582:	4b14      	ldr	r3, [pc, #80]	@ (80055d4 <MX_SPI4_Init+0x64>)
 8005584:	2200      	movs	r2, #0
 8005586:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8005588:	4b12      	ldr	r3, [pc, #72]	@ (80055d4 <MX_SPI4_Init+0x64>)
 800558a:	2200      	movs	r2, #0
 800558c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800558e:	4b11      	ldr	r3, [pc, #68]	@ (80055d4 <MX_SPI4_Init+0x64>)
 8005590:	2200      	movs	r2, #0
 8005592:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005594:	4b0f      	ldr	r3, [pc, #60]	@ (80055d4 <MX_SPI4_Init+0x64>)
 8005596:	2200      	movs	r2, #0
 8005598:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800559a:	4b0e      	ldr	r3, [pc, #56]	@ (80055d4 <MX_SPI4_Init+0x64>)
 800559c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055a0:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80055a2:	4b0c      	ldr	r3, [pc, #48]	@ (80055d4 <MX_SPI4_Init+0x64>)
 80055a4:	2230      	movs	r2, #48	@ 0x30
 80055a6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80055a8:	4b0a      	ldr	r3, [pc, #40]	@ (80055d4 <MX_SPI4_Init+0x64>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80055ae:	4b09      	ldr	r3, [pc, #36]	@ (80055d4 <MX_SPI4_Init+0x64>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055b4:	4b07      	ldr	r3, [pc, #28]	@ (80055d4 <MX_SPI4_Init+0x64>)
 80055b6:	2200      	movs	r2, #0
 80055b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 80055ba:	4b06      	ldr	r3, [pc, #24]	@ (80055d4 <MX_SPI4_Init+0x64>)
 80055bc:	220a      	movs	r2, #10
 80055be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80055c0:	4804      	ldr	r0, [pc, #16]	@ (80055d4 <MX_SPI4_Init+0x64>)
 80055c2:	f003 fc03 	bl	8008dcc <HAL_SPI_Init>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d001      	beq.n	80055d0 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80055cc:	f000 fb15 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80055d0:	bf00      	nop
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	20001330 	.word	0x20001330
 80055d8:	40013400 	.word	0x40013400

080055dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80055e0:	4b11      	ldr	r3, [pc, #68]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 80055e2:	4a12      	ldr	r2, [pc, #72]	@ (800562c <MX_USART1_UART_Init+0x50>)
 80055e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80055e6:	4b10      	ldr	r3, [pc, #64]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 80055e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80055ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80055ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 80055f0:	2200      	movs	r2, #0
 80055f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80055f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80055fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005600:	4b09      	ldr	r3, [pc, #36]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 8005602:	220c      	movs	r2, #12
 8005604:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005606:	4b08      	ldr	r3, [pc, #32]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 8005608:	2200      	movs	r2, #0
 800560a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800560c:	4b06      	ldr	r3, [pc, #24]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 800560e:	2200      	movs	r2, #0
 8005610:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005612:	4805      	ldr	r0, [pc, #20]	@ (8005628 <MX_USART1_UART_Init+0x4c>)
 8005614:	f004 f82c 	bl	8009670 <HAL_UART_Init>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800561e:	f000 faec 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005622:	bf00      	nop
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	20001388 	.word	0x20001388
 800562c:	40011000 	.word	0x40011000

08005630 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005634:	4b11      	ldr	r3, [pc, #68]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 8005636:	4a12      	ldr	r2, [pc, #72]	@ (8005680 <MX_USART2_UART_Init+0x50>)
 8005638:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800563a:	4b10      	ldr	r3, [pc, #64]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 800563c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005640:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005642:	4b0e      	ldr	r3, [pc, #56]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 8005644:	2200      	movs	r2, #0
 8005646:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005648:	4b0c      	ldr	r3, [pc, #48]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 800564a:	2200      	movs	r2, #0
 800564c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800564e:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 8005650:	2200      	movs	r2, #0
 8005652:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005654:	4b09      	ldr	r3, [pc, #36]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 8005656:	220c      	movs	r2, #12
 8005658:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800565a:	4b08      	ldr	r3, [pc, #32]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 800565c:	2200      	movs	r2, #0
 800565e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005660:	4b06      	ldr	r3, [pc, #24]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 8005662:	2200      	movs	r2, #0
 8005664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005666:	4805      	ldr	r0, [pc, #20]	@ (800567c <MX_USART2_UART_Init+0x4c>)
 8005668:	f004 f802 	bl	8009670 <HAL_UART_Init>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d001      	beq.n	8005676 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005672:	f000 fac2 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005676:	bf00      	nop
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	200013d0 	.word	0x200013d0
 8005680:	40004400 	.word	0x40004400

08005684 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005688:	4b11      	ldr	r3, [pc, #68]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 800568a:	4a12      	ldr	r2, [pc, #72]	@ (80056d4 <MX_USART3_UART_Init+0x50>)
 800568c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800568e:	4b10      	ldr	r3, [pc, #64]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 8005690:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005694:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005696:	4b0e      	ldr	r3, [pc, #56]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 8005698:	2200      	movs	r2, #0
 800569a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800569c:	4b0c      	ldr	r3, [pc, #48]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 800569e:	2200      	movs	r2, #0
 80056a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80056a2:	4b0b      	ldr	r3, [pc, #44]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80056a8:	4b09      	ldr	r3, [pc, #36]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 80056aa:	220c      	movs	r2, #12
 80056ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80056ae:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80056b4:	4b06      	ldr	r3, [pc, #24]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 80056b6:	2200      	movs	r2, #0
 80056b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80056ba:	4805      	ldr	r0, [pc, #20]	@ (80056d0 <MX_USART3_UART_Init+0x4c>)
 80056bc:	f003 ffd8 	bl	8009670 <HAL_UART_Init>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d001      	beq.n	80056ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80056c6:	f000 fa98 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80056ca:	bf00      	nop
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	20001418 	.word	0x20001418
 80056d4:	40004800 	.word	0x40004800

080056d8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80056dc:	4b11      	ldr	r3, [pc, #68]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 80056de:	4a12      	ldr	r2, [pc, #72]	@ (8005728 <MX_USART6_UART_Init+0x50>)
 80056e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80056e2:	4b10      	ldr	r3, [pc, #64]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 80056e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80056e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80056ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80056f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80056f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 80056f8:	2200      	movs	r2, #0
 80056fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80056fc:	4b09      	ldr	r3, [pc, #36]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 80056fe:	220c      	movs	r2, #12
 8005700:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005702:	4b08      	ldr	r3, [pc, #32]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 8005704:	2200      	movs	r2, #0
 8005706:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005708:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 800570a:	2200      	movs	r2, #0
 800570c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800570e:	4805      	ldr	r0, [pc, #20]	@ (8005724 <MX_USART6_UART_Init+0x4c>)
 8005710:	f003 ffae 	bl	8009670 <HAL_UART_Init>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800571a:	f000 fa6e 	bl	8005bfa <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800571e:	bf00      	nop
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20001460 	.word	0x20001460
 8005728:	40011400 	.word	0x40011400

0800572c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08e      	sub	sp, #56	@ 0x38
 8005730:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005736:	2200      	movs	r2, #0
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	605a      	str	r2, [r3, #4]
 800573c:	609a      	str	r2, [r3, #8]
 800573e:	60da      	str	r2, [r3, #12]
 8005740:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005742:	2300      	movs	r3, #0
 8005744:	623b      	str	r3, [r7, #32]
 8005746:	4bb6      	ldr	r3, [pc, #728]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800574a:	4ab5      	ldr	r2, [pc, #724]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 800574c:	f043 0310 	orr.w	r3, r3, #16
 8005750:	6313      	str	r3, [r2, #48]	@ 0x30
 8005752:	4bb3      	ldr	r3, [pc, #716]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005756:	f003 0310 	and.w	r3, r3, #16
 800575a:	623b      	str	r3, [r7, #32]
 800575c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800575e:	2300      	movs	r3, #0
 8005760:	61fb      	str	r3, [r7, #28]
 8005762:	4baf      	ldr	r3, [pc, #700]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005766:	4aae      	ldr	r2, [pc, #696]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800576c:	6313      	str	r3, [r2, #48]	@ 0x30
 800576e:	4bac      	ldr	r3, [pc, #688]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005776:	61fb      	str	r3, [r7, #28]
 8005778:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800577a:	2300      	movs	r3, #0
 800577c:	61bb      	str	r3, [r7, #24]
 800577e:	4ba8      	ldr	r3, [pc, #672]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005782:	4aa7      	ldr	r2, [pc, #668]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005784:	f043 0304 	orr.w	r3, r3, #4
 8005788:	6313      	str	r3, [r2, #48]	@ 0x30
 800578a:	4ba5      	ldr	r3, [pc, #660]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 800578c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800578e:	f003 0304 	and.w	r3, r3, #4
 8005792:	61bb      	str	r3, [r7, #24]
 8005794:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005796:	2300      	movs	r3, #0
 8005798:	617b      	str	r3, [r7, #20]
 800579a:	4ba1      	ldr	r3, [pc, #644]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 800579c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579e:	4aa0      	ldr	r2, [pc, #640]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057a0:	f043 0320 	orr.w	r3, r3, #32
 80057a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80057a6:	4b9e      	ldr	r3, [pc, #632]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057aa:	f003 0320 	and.w	r3, r3, #32
 80057ae:	617b      	str	r3, [r7, #20]
 80057b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80057b2:	2300      	movs	r3, #0
 80057b4:	613b      	str	r3, [r7, #16]
 80057b6:	4b9a      	ldr	r3, [pc, #616]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ba:	4a99      	ldr	r2, [pc, #612]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80057c2:	4b97      	ldr	r3, [pc, #604]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ca:	613b      	str	r3, [r7, #16]
 80057cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80057ce:	2300      	movs	r3, #0
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	4b93      	ldr	r3, [pc, #588]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d6:	4a92      	ldr	r2, [pc, #584]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057d8:	f043 0301 	orr.w	r3, r3, #1
 80057dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80057de:	4b90      	ldr	r3, [pc, #576]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	60fb      	str	r3, [r7, #12]
 80057e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057ea:	2300      	movs	r3, #0
 80057ec:	60bb      	str	r3, [r7, #8]
 80057ee:	4b8c      	ldr	r3, [pc, #560]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f2:	4a8b      	ldr	r2, [pc, #556]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057f4:	f043 0302 	orr.w	r3, r3, #2
 80057f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80057fa:	4b89      	ldr	r3, [pc, #548]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 80057fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	60bb      	str	r3, [r7, #8]
 8005804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005806:	2300      	movs	r3, #0
 8005808:	607b      	str	r3, [r7, #4]
 800580a:	4b85      	ldr	r3, [pc, #532]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 800580c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580e:	4a84      	ldr	r2, [pc, #528]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005814:	6313      	str	r3, [r2, #48]	@ 0x30
 8005816:	4b82      	ldr	r3, [pc, #520]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800581a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800581e:	607b      	str	r3, [r7, #4]
 8005820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005822:	2300      	movs	r3, #0
 8005824:	603b      	str	r3, [r7, #0]
 8005826:	4b7e      	ldr	r3, [pc, #504]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582a:	4a7d      	ldr	r2, [pc, #500]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 800582c:	f043 0308 	orr.w	r3, r3, #8
 8005830:	6313      	str	r3, [r2, #48]	@ 0x30
 8005832:	4b7b      	ldr	r3, [pc, #492]	@ (8005a20 <MX_GPIO_Init+0x2f4>)
 8005834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005836:	f003 0308 	and.w	r3, r3, #8
 800583a:	603b      	str	r3, [r7, #0]
 800583c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 800583e:	2201      	movs	r2, #1
 8005840:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8005844:	4877      	ldr	r0, [pc, #476]	@ (8005a24 <MX_GPIO_Init+0x2f8>)
 8005846:	f001 fd7d 	bl	8007344 <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin, GPIO_PIN_SET);
 800584a:	2201      	movs	r2, #1
 800584c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8005850:	4875      	ldr	r0, [pc, #468]	@ (8005a28 <MX_GPIO_Init+0x2fc>)
 8005852:	f001 fd77 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 8005856:	2201      	movs	r2, #1
 8005858:	f242 0133 	movw	r1, #8243	@ 0x2033
 800585c:	4873      	ldr	r0, [pc, #460]	@ (8005a2c <MX_GPIO_Init+0x300>)
 800585e:	f001 fd71 	bl	8007344 <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin|CELL12_CS_10_Pin|LED_DC_Y_Pin|LED_DC_G_Pin
 8005862:	2200      	movs	r2, #0
 8005864:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
 8005868:	486f      	ldr	r0, [pc, #444]	@ (8005a28 <MX_GPIO_Init+0x2fc>)
 800586a:	f001 fd6b 	bl	8007344 <HAL_GPIO_WritePin>
                          |LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 800586e:	2201      	movs	r2, #1
 8005870:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 8005874:	486e      	ldr	r0, [pc, #440]	@ (8005a30 <MX_GPIO_Init+0x304>)
 8005876:	f001 fd65 	bl	8007344 <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_02_Pin|GPIO_03_Pin|GPIO_04_Pin|GPIO_05_Pin
 800587a:	2200      	movs	r2, #0
 800587c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005880:	486b      	ldr	r0, [pc, #428]	@ (8005a30 <MX_GPIO_Init+0x304>)
 8005882:	f001 fd5f 	bl	8007344 <HAL_GPIO_WritePin>
                          |GPIO_06_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8005886:	2201      	movs	r2, #1
 8005888:	2101      	movs	r1, #1
 800588a:	486a      	ldr	r0, [pc, #424]	@ (8005a34 <MX_GPIO_Init+0x308>)
 800588c:	f001 fd5a 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART2_ENABLE_GPIO_Port, USART2_ENABLE_Pin, GPIO_PIN_RESET);
 8005890:	2200      	movs	r2, #0
 8005892:	2102      	movs	r1, #2
 8005894:	4867      	ldr	r0, [pc, #412]	@ (8005a34 <MX_GPIO_Init+0x308>)
 8005896:	f001 fd55 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 800589a:	2200      	movs	r2, #0
 800589c:	f24c 010c 	movw	r1, #49164	@ 0xc00c
 80058a0:	4865      	ldr	r0, [pc, #404]	@ (8005a38 <MX_GPIO_Init+0x30c>)
 80058a2:	f001 fd4f 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_Pin, GPIO_PIN_SET);
 80058a6:	2201      	movs	r2, #1
 80058a8:	f648 0103 	movw	r1, #34819	@ 0x8803
 80058ac:	4863      	ldr	r0, [pc, #396]	@ (8005a3c <MX_GPIO_Init+0x310>)
 80058ae:	f001 fd49 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin, GPIO_PIN_SET);
 80058b2:	2201      	movs	r2, #1
 80058b4:	2103      	movs	r1, #3
 80058b6:	4862      	ldr	r0, [pc, #392]	@ (8005a40 <MX_GPIO_Init+0x314>)
 80058b8:	f001 fd44 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin|LED_05_Pin, GPIO_PIN_RESET);
 80058bc:	2200      	movs	r2, #0
 80058be:	f648 0103 	movw	r1, #34819	@ 0x8803
 80058c2:	4858      	ldr	r0, [pc, #352]	@ (8005a24 <MX_GPIO_Init+0x2f8>)
 80058c4:	f001 fd3e 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_11_Pin|GPIO_12_Pin|LED_03_Pin|LED_07_Pin
 80058c8:	2200      	movs	r2, #0
 80058ca:	f244 4138 	movw	r1, #17464	@ 0x4438
 80058ce:	485b      	ldr	r0, [pc, #364]	@ (8005a3c <MX_GPIO_Init+0x310>)
 80058d0:	f001 fd38 	bl	8007344 <HAL_GPIO_WritePin>
                          |USART1_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 80058d4:	2201      	movs	r2, #1
 80058d6:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 80058da:	4857      	ldr	r0, [pc, #348]	@ (8005a38 <MX_GPIO_Init+0x30c>)
 80058dc:	f001 fd32 	bl	8007344 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 80058e0:	2201      	movs	r2, #1
 80058e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80058e6:	4857      	ldr	r0, [pc, #348]	@ (8005a44 <MX_GPIO_Init+0x318>)
 80058e8:	f001 fd2c 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin, GPIO_PIN_RESET);
 80058ec:	2200      	movs	r2, #0
 80058ee:	f640 010c 	movw	r1, #2060	@ 0x80c
 80058f2:	4854      	ldr	r0, [pc, #336]	@ (8005a44 <MX_GPIO_Init+0x318>)
 80058f4:	f001 fd26 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 80058f8:	2200      	movs	r2, #0
 80058fa:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 80058fe:	4850      	ldr	r0, [pc, #320]	@ (8005a40 <MX_GPIO_Init+0x314>)
 8005900:	f001 fd20 	bl	8007344 <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART6_ENABLE_GPIO_Port, USART6_ENABLE_Pin, GPIO_PIN_RESET);
 8005904:	2200      	movs	r2, #0
 8005906:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800590a:	4848      	ldr	r0, [pc, #288]	@ (8005a2c <MX_GPIO_Init+0x300>)
 800590c:	f001 fd1a 	bl	8007344 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin GPIO_09_Pin GPIO_10_Pin LED_06_Pin
                           LED_05_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8005910:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 8005914:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin|GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin
                          |LED_05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005916:	2301      	movs	r3, #1
 8005918:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800591a:	2300      	movs	r3, #0
 800591c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800591e:	2300      	movs	r3, #0
 8005920:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005926:	4619      	mov	r1, r3
 8005928:	483e      	ldr	r0, [pc, #248]	@ (8005a24 <MX_GPIO_Init+0x2f8>)
 800592a:	f001 fb5f 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 800592e:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8005932:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005934:	2301      	movs	r3, #1
 8005936:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005938:	2300      	movs	r3, #0
 800593a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800593c:	2300      	movs	r3, #0
 800593e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005944:	4619      	mov	r1, r3
 8005946:	4838      	ldr	r0, [pc, #224]	@ (8005a28 <MX_GPIO_Init+0x2fc>)
 8005948:	f001 fb50 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin USART6_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin|USART6_ENABLE_Pin;
 800594c:	f242 1330 	movw	r3, #8496	@ 0x2130
 8005950:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005952:	2301      	movs	r3, #1
 8005954:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005956:	2300      	movs	r3, #0
 8005958:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800595a:	2300      	movs	r3, #0
 800595c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800595e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005962:	4619      	mov	r1, r3
 8005964:	4831      	ldr	r0, [pc, #196]	@ (8005a2c <MX_GPIO_Init+0x300>)
 8005966:	f001 fb41 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin GPIO_02_Pin GPIO_03_Pin
                           GPIO_04_Pin GPIO_05_Pin GPIO_06_Pin CELL11_CS_03_Pin
                           CELL11_CS_04_Pin CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|GPIO_02_Pin|GPIO_03_Pin
 800596a:	f64f 23bb 	movw	r3, #64187	@ 0xfabb
 800596e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_04_Pin|GPIO_05_Pin|GPIO_06_Pin|CELL11_CS_03_Pin
                          |CELL11_CS_04_Pin|CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005970:	2301      	movs	r3, #1
 8005972:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005974:	2300      	movs	r3, #0
 8005976:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005978:	2300      	movs	r3, #0
 800597a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800597c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005980:	4619      	mov	r1, r3
 8005982:	482b      	ldr	r0, [pc, #172]	@ (8005a30 <MX_GPIO_Init+0x304>)
 8005984:	f001 fb32 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 8005988:	2304      	movs	r3, #4
 800598a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800598c:	2301      	movs	r3, #1
 800598e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005990:	2300      	movs	r3, #0
 8005992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005994:	2302      	movs	r3, #2
 8005996:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 8005998:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800599c:	4619      	mov	r1, r3
 800599e:	4824      	ldr	r0, [pc, #144]	@ (8005a30 <MX_GPIO_Init+0x304>)
 80059a0:	f001 fb24 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 80059a4:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 80059a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80059aa:	2301      	movs	r3, #1
 80059ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80059ae:	2301      	movs	r3, #1
 80059b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059b2:	2303      	movs	r3, #3
 80059b4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80059b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059ba:	4619      	mov	r1, r3
 80059bc:	481c      	ldr	r0, [pc, #112]	@ (8005a30 <MX_GPIO_Init+0x304>)
 80059be:	f001 fb15 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 80059c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80059c8:	2301      	movs	r3, #1
 80059ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80059cc:	2302      	movs	r3, #2
 80059ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059d0:	2303      	movs	r3, #3
 80059d2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 80059d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059d8:	4619      	mov	r1, r3
 80059da:	4815      	ldr	r0, [pc, #84]	@ (8005a30 <MX_GPIO_Init+0x304>)
 80059dc:	f001 fb06 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 80059e0:	2301      	movs	r3, #1
 80059e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80059e4:	2301      	movs	r3, #1
 80059e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80059e8:	2302      	movs	r3, #2
 80059ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059ec:	2303      	movs	r3, #3
 80059ee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 80059f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059f4:	4619      	mov	r1, r3
 80059f6:	480d      	ldr	r0, [pc, #52]	@ (8005a2c <MX_GPIO_Init+0x300>)
 80059f8:	f001 faf8 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 80059fc:	2302      	movs	r3, #2
 80059fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a00:	2301      	movs	r3, #1
 8005a02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a04:	2301      	movs	r3, #1
 8005a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 8005a0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a10:	4619      	mov	r1, r3
 8005a12:	4806      	ldr	r0, [pc, #24]	@ (8005a2c <MX_GPIO_Init+0x300>)
 8005a14:	f001 faea 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e013      	b.n	8005a48 <MX_GPIO_Init+0x31c>
 8005a20:	40023800 	.word	0x40023800
 8005a24:	40021000 	.word	0x40021000
 8005a28:	40022000 	.word	0x40022000
 8005a2c:	40020800 	.word	0x40020800
 8005a30:	40021400 	.word	0x40021400
 8005a34:	40020000 	.word	0x40020000
 8005a38:	40021c00 	.word	0x40021c00
 8005a3c:	40020400 	.word	0x40020400
 8005a40:	40021800 	.word	0x40021800
 8005a44:	40020c00 	.word	0x40020c00
 8005a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 8005a52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a56:	4619      	mov	r1, r3
 8005a58:	485c      	ldr	r0, [pc, #368]	@ (8005bcc <MX_GPIO_Init+0x4a0>)
 8005a5a:	f001 fac7 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_ENABLE_Pin */
  GPIO_InitStruct.Pin = USART2_ENABLE_Pin;
 8005a5e:	2302      	movs	r3, #2
 8005a60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a62:	2301      	movs	r3, #1
 8005a64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a66:	2300      	movs	r3, #0
 8005a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART2_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8005a6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a72:	4619      	mov	r1, r3
 8005a74:	4855      	ldr	r0, [pc, #340]	@ (8005bcc <MX_GPIO_Init+0x4a0>)
 8005a76:	f001 fab9 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_14_Pin GPIO_07_Pin LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin;
 8005a7a:	f24c 030c 	movw	r3, #49164	@ 0xc00c
 8005a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a80:	2301      	movs	r3, #1
 8005a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a84:	2300      	movs	r3, #0
 8005a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a90:	4619      	mov	r1, r3
 8005a92:	484f      	ldr	r0, [pc, #316]	@ (8005bd0 <MX_GPIO_Init+0x4a4>)
 8005a94:	f001 faaa 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin GPIO_11_Pin GPIO_12_Pin
                           CS_Pin LED_03_Pin LED_07_Pin USART1_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|GPIO_11_Pin|GPIO_12_Pin
 8005a98:	f24c 433b 	movw	r3, #50235	@ 0xc43b
 8005a9c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CS_Pin|LED_03_Pin|LED_07_Pin|USART1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005aaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005aae:	4619      	mov	r1, r3
 8005ab0:	4848      	ldr	r0, [pc, #288]	@ (8005bd4 <MX_GPIO_Init+0x4a8>)
 8005ab2:	f001 fa9b 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 8005ab6:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 8005aba:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005abc:	2301      	movs	r3, #1
 8005abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005ac8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005acc:	4619      	mov	r1, r3
 8005ace:	4842      	ldr	r0, [pc, #264]	@ (8005bd8 <MX_GPIO_Init+0x4ac>)
 8005ad0:	f001 fa8c 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 8005ad4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005ada:	2301      	movs	r3, #1
 8005adc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 8005ae6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005aea:	4619      	mov	r1, r3
 8005aec:	4839      	ldr	r0, [pc, #228]	@ (8005bd4 <MX_GPIO_Init+0x4a8>)
 8005aee:	f001 fa7d 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 8005af2:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8005af6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005af8:	2301      	movs	r3, #1
 8005afa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005afc:	2302      	movs	r3, #2
 8005afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b00:	2303      	movs	r3, #3
 8005b02:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005b04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b08:	4619      	mov	r1, r3
 8005b0a:	4831      	ldr	r0, [pc, #196]	@ (8005bd0 <MX_GPIO_Init+0x4a4>)
 8005b0c:	f001 fa6e 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8005b10:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b16:	2301      	movs	r3, #1
 8005b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b26:	4619      	mov	r1, r3
 8005b28:	4829      	ldr	r0, [pc, #164]	@ (8005bd0 <MX_GPIO_Init+0x4a4>)
 8005b2a:	f001 fa5f 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin USART3_ENABLE_Pin DISPLAY_CS_Pin SPI5_CS_02_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin;
 8005b2e:	f640 430c 	movw	r3, #3084	@ 0xc0c
 8005b32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b34:	2301      	movs	r3, #1
 8005b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b44:	4619      	mov	r1, r3
 8005b46:	4825      	ldr	r0, [pc, #148]	@ (8005bdc <MX_GPIO_Init+0x4b0>)
 8005b48:	f001 fa50 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PUSH_BUTTON_01_Pin PUSH_BUTTON_02_Pin PUSH_BUTTON_03_Pin PUSH_BUTTON_04_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_01_Pin|PUSH_BUTTON_02_Pin|PUSH_BUTTON_03_Pin|PUSH_BUTTON_04_Pin;
 8005b4c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005b52:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005b56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b60:	4619      	mov	r1, r3
 8005b62:	481e      	ldr	r0, [pc, #120]	@ (8005bdc <MX_GPIO_Init+0x4b0>)
 8005b64:	f001 fa42 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 8005b68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b72:	2301      	movs	r3, #1
 8005b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 8005b76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	4814      	ldr	r0, [pc, #80]	@ (8005bd0 <MX_GPIO_Init+0x4a4>)
 8005b7e:	f001 fa35 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_01_Pin DIP_SWITCH_02_Pin DIP_SWITCH_03_Pin DIP_SWITCH_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_01_Pin|DIP_SWITCH_02_Pin|DIP_SWITCH_03_Pin|DIP_SWITCH_04_Pin;
 8005b82:	23f0      	movs	r3, #240	@ 0xf0
 8005b84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b86:	2300      	movs	r3, #0
 8005b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b92:	4619      	mov	r1, r3
 8005b94:	4811      	ldr	r0, [pc, #68]	@ (8005bdc <MX_GPIO_Init+0x4b0>)
 8005b96:	f001 fa29 	bl	8006fec <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_MODE_01_Pin DIP_SWITCH_MODE_02_Pin DIP_SWITCH_MODE_03_Pin DIP_SWITCH_MODE_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_MODE_01_Pin|DIP_SWITCH_MODE_02_Pin|DIP_SWITCH_MODE_03_Pin|DIP_SWITCH_MODE_04_Pin;
 8005b9a:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8005b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005ba8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005bac:	4619      	mov	r1, r3
 8005bae:	480a      	ldr	r0, [pc, #40]	@ (8005bd8 <MX_GPIO_Init+0x4ac>)
 8005bb0:	f001 fa1c 	bl	8006fec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	2028      	movs	r0, #40	@ 0x28
 8005bba:	f001 f94e 	bl	8006e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005bbe:	2028      	movs	r0, #40	@ 0x28
 8005bc0:	f001 f967 	bl	8006e92 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005bc4:	bf00      	nop
 8005bc6:	3738      	adds	r7, #56	@ 0x38
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	40020000 	.word	0x40020000
 8005bd0:	40021c00 	.word	0x40021c00
 8005bd4:	40020400 	.word	0x40020400
 8005bd8:	40021800 	.word	0x40021800
 8005bdc:	40020c00 	.word	0x40020c00

08005be0 <HAL_GPIO_EXTI_Callback>:
                        LOW);
    }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	4603      	mov	r3, r0
 8005be8:	80fb      	strh	r3, [r7, #6]
    UNUSED(GPIO_Pin);
    Push_ButtonHandler(GPIO_Pin);
 8005bea:	88fb      	ldrh	r3, [r7, #6]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7fb f901 	bl	8000df4 <Push_ButtonHandler>
}
 8005bf2:	bf00      	nop
 8005bf4:	3708      	adds	r7, #8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005bfe:	b672      	cpsid	i
}
 8005c00:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <Error_Handler+0x8>
	...

08005c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c0e:	2300      	movs	r3, #0
 8005c10:	607b      	str	r3, [r7, #4]
 8005c12:	4b10      	ldr	r3, [pc, #64]	@ (8005c54 <HAL_MspInit+0x4c>)
 8005c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c16:	4a0f      	ldr	r2, [pc, #60]	@ (8005c54 <HAL_MspInit+0x4c>)
 8005c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c54 <HAL_MspInit+0x4c>)
 8005c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c26:	607b      	str	r3, [r7, #4]
 8005c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	603b      	str	r3, [r7, #0]
 8005c2e:	4b09      	ldr	r3, [pc, #36]	@ (8005c54 <HAL_MspInit+0x4c>)
 8005c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c32:	4a08      	ldr	r2, [pc, #32]	@ (8005c54 <HAL_MspInit+0x4c>)
 8005c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c38:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c3a:	4b06      	ldr	r3, [pc, #24]	@ (8005c54 <HAL_MspInit+0x4c>)
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c42:	603b      	str	r3, [r7, #0]
 8005c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c46:	bf00      	nop
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40023800 	.word	0x40023800

08005c58 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08c      	sub	sp, #48	@ 0x30
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c60:	f107 031c 	add.w	r3, r7, #28
 8005c64:	2200      	movs	r2, #0
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	605a      	str	r2, [r3, #4]
 8005c6a:	609a      	str	r2, [r3, #8]
 8005c6c:	60da      	str	r2, [r3, #12]
 8005c6e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a4a      	ldr	r2, [pc, #296]	@ (8005da0 <HAL_CAN_MspInit+0x148>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d145      	bne.n	8005d06 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8005c7a:	4b4a      	ldr	r3, [pc, #296]	@ (8005da4 <HAL_CAN_MspInit+0x14c>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	3301      	adds	r3, #1
 8005c80:	4a48      	ldr	r2, [pc, #288]	@ (8005da4 <HAL_CAN_MspInit+0x14c>)
 8005c82:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8005c84:	4b47      	ldr	r3, [pc, #284]	@ (8005da4 <HAL_CAN_MspInit+0x14c>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d10d      	bne.n	8005ca8 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	61bb      	str	r3, [r7, #24]
 8005c90:	4b45      	ldr	r3, [pc, #276]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c94:	4a44      	ldr	r2, [pc, #272]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005c96:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c9c:	4b42      	ldr	r3, [pc, #264]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ca4:	61bb      	str	r3, [r7, #24]
 8005ca6:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]
 8005cac:	4b3e      	ldr	r3, [pc, #248]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb0:	4a3d      	ldr	r2, [pc, #244]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005cb2:	f043 0308 	orr.w	r3, r3, #8
 8005cb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8005cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cbc:	f003 0308 	and.w	r3, r3, #8
 8005cc0:	617b      	str	r3, [r7, #20]
 8005cc2:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8005cd4:	2309      	movs	r3, #9
 8005cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005cd8:	f107 031c 	add.w	r3, r7, #28
 8005cdc:	4619      	mov	r1, r3
 8005cde:	4833      	ldr	r0, [pc, #204]	@ (8005dac <HAL_CAN_MspInit+0x154>)
 8005ce0:	f001 f984 	bl	8006fec <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	2100      	movs	r1, #0
 8005ce8:	2014      	movs	r0, #20
 8005cea:	f001 f8b6 	bl	8006e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8005cee:	2014      	movs	r0, #20
 8005cf0:	f001 f8cf 	bl	8006e92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	2100      	movs	r1, #0
 8005cf8:	2015      	movs	r0, #21
 8005cfa:	f001 f8ae 	bl	8006e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8005cfe:	2015      	movs	r0, #21
 8005d00:	f001 f8c7 	bl	8006e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8005d04:	e048      	b.n	8005d98 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a29      	ldr	r2, [pc, #164]	@ (8005db0 <HAL_CAN_MspInit+0x158>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d143      	bne.n	8005d98 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8005d10:	2300      	movs	r3, #0
 8005d12:	613b      	str	r3, [r7, #16]
 8005d14:	4b24      	ldr	r3, [pc, #144]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d18:	4a23      	ldr	r2, [pc, #140]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d20:	4b21      	ldr	r3, [pc, #132]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8005d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005da4 <HAL_CAN_MspInit+0x14c>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	3301      	adds	r3, #1
 8005d32:	4a1c      	ldr	r2, [pc, #112]	@ (8005da4 <HAL_CAN_MspInit+0x14c>)
 8005d34:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8005d36:	4b1b      	ldr	r3, [pc, #108]	@ (8005da4 <HAL_CAN_MspInit+0x14c>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d10d      	bne.n	8005d5a <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8005d3e:	2300      	movs	r3, #0
 8005d40:	60fb      	str	r3, [r7, #12]
 8005d42:	4b19      	ldr	r3, [pc, #100]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d46:	4a18      	ldr	r2, [pc, #96]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d48:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d4e:	4b16      	ldr	r3, [pc, #88]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d56:	60fb      	str	r3, [r7, #12]
 8005d58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60bb      	str	r3, [r7, #8]
 8005d5e:	4b12      	ldr	r3, [pc, #72]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d62:	4a11      	ldr	r2, [pc, #68]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d64:	f043 0302 	orr.w	r3, r3, #2
 8005d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8005da8 <HAL_CAN_MspInit+0x150>)
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	60bb      	str	r3, [r7, #8]
 8005d74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8005d76:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8005d7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d80:	2300      	movs	r3, #0
 8005d82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d84:	2303      	movs	r3, #3
 8005d86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8005d88:	2309      	movs	r3, #9
 8005d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d8c:	f107 031c 	add.w	r3, r7, #28
 8005d90:	4619      	mov	r1, r3
 8005d92:	4808      	ldr	r0, [pc, #32]	@ (8005db4 <HAL_CAN_MspInit+0x15c>)
 8005d94:	f001 f92a 	bl	8006fec <HAL_GPIO_Init>
}
 8005d98:	bf00      	nop
 8005d9a:	3730      	adds	r7, #48	@ 0x30
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40006400 	.word	0x40006400
 8005da4:	200014a8 	.word	0x200014a8
 8005da8:	40023800 	.word	0x40023800
 8005dac:	40020c00 	.word	0x40020c00
 8005db0:	40006800 	.word	0x40006800
 8005db4:	40020400 	.word	0x40020400

08005db8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b08e      	sub	sp, #56	@ 0x38
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	601a      	str	r2, [r3, #0]
 8005dc8:	605a      	str	r2, [r3, #4]
 8005dca:	609a      	str	r2, [r3, #8]
 8005dcc:	60da      	str	r2, [r3, #12]
 8005dce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a4c      	ldr	r2, [pc, #304]	@ (8005f08 <HAL_I2C_MspInit+0x150>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d12d      	bne.n	8005e36 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dda:	2300      	movs	r3, #0
 8005ddc:	623b      	str	r3, [r7, #32]
 8005dde:	4b4b      	ldr	r3, [pc, #300]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005de2:	4a4a      	ldr	r2, [pc, #296]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005de4:	f043 0302 	orr.w	r3, r3, #2
 8005de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005dea:	4b48      	ldr	r3, [pc, #288]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	623b      	str	r3, [r7, #32]
 8005df4:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005df6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005dfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005dfc:	2312      	movs	r3, #18
 8005dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e00:	2300      	movs	r3, #0
 8005e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e04:	2303      	movs	r3, #3
 8005e06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005e08:	2304      	movs	r3, #4
 8005e0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e10:	4619      	mov	r1, r3
 8005e12:	483f      	ldr	r0, [pc, #252]	@ (8005f10 <HAL_I2C_MspInit+0x158>)
 8005e14:	f001 f8ea 	bl	8006fec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005e18:	2300      	movs	r3, #0
 8005e1a:	61fb      	str	r3, [r7, #28]
 8005e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e20:	4a3a      	ldr	r2, [pc, #232]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005e26:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e28:	4b38      	ldr	r3, [pc, #224]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e30:	61fb      	str	r3, [r7, #28]
 8005e32:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8005e34:	e063      	b.n	8005efe <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C2)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a36      	ldr	r2, [pc, #216]	@ (8005f14 <HAL_I2C_MspInit+0x15c>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d12c      	bne.n	8005e9a <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8005e40:	2300      	movs	r3, #0
 8005e42:	61bb      	str	r3, [r7, #24]
 8005e44:	4b31      	ldr	r3, [pc, #196]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e48:	4a30      	ldr	r2, [pc, #192]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e50:	4b2e      	ldr	r3, [pc, #184]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e58:	61bb      	str	r3, [r7, #24]
 8005e5a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005e5c:	2330      	movs	r3, #48	@ 0x30
 8005e5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005e60:	2312      	movs	r3, #18
 8005e62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e64:	2300      	movs	r3, #0
 8005e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005e6c:	2304      	movs	r3, #4
 8005e6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e74:	4619      	mov	r1, r3
 8005e76:	4828      	ldr	r0, [pc, #160]	@ (8005f18 <HAL_I2C_MspInit+0x160>)
 8005e78:	f001 f8b8 	bl	8006fec <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	617b      	str	r3, [r7, #20]
 8005e80:	4b22      	ldr	r3, [pc, #136]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e84:	4a21      	ldr	r2, [pc, #132]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e86:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e94:	617b      	str	r3, [r7, #20]
 8005e96:	697b      	ldr	r3, [r7, #20]
}
 8005e98:	e031      	b.n	8005efe <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C3)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a1f      	ldr	r2, [pc, #124]	@ (8005f1c <HAL_I2C_MspInit+0x164>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d12c      	bne.n	8005efe <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	613b      	str	r3, [r7, #16]
 8005ea8:	4b18      	ldr	r3, [pc, #96]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eac:	4a17      	ldr	r2, [pc, #92]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005eae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8005eb4:	4b15      	ldr	r3, [pc, #84]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ebc:	613b      	str	r3, [r7, #16]
 8005ebe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8005ec0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8005ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005ec6:	2312      	movs	r3, #18
 8005ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005ed2:	2304      	movs	r3, #4
 8005ed4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005ed6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005eda:	4619      	mov	r1, r3
 8005edc:	480e      	ldr	r0, [pc, #56]	@ (8005f18 <HAL_I2C_MspInit+0x160>)
 8005ede:	f001 f885 	bl	8006fec <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	60fb      	str	r3, [r7, #12]
 8005ee6:	4b09      	ldr	r3, [pc, #36]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	4a08      	ldr	r2, [pc, #32]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005eec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ef0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ef2:	4b06      	ldr	r3, [pc, #24]	@ (8005f0c <HAL_I2C_MspInit+0x154>)
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005efa:	60fb      	str	r3, [r7, #12]
 8005efc:	68fb      	ldr	r3, [r7, #12]
}
 8005efe:	bf00      	nop
 8005f00:	3738      	adds	r7, #56	@ 0x38
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	40005400 	.word	0x40005400
 8005f0c:	40023800 	.word	0x40023800
 8005f10:	40020400 	.word	0x40020400
 8005f14:	40005800 	.word	0x40005800
 8005f18:	40021c00 	.word	0x40021c00
 8005f1c:	40005c00 	.word	0x40005c00

08005f20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b090      	sub	sp, #64	@ 0x40
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	601a      	str	r2, [r3, #0]
 8005f30:	605a      	str	r2, [r3, #4]
 8005f32:	609a      	str	r2, [r3, #8]
 8005f34:	60da      	str	r2, [r3, #12]
 8005f36:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a6d      	ldr	r2, [pc, #436]	@ (80060f4 <HAL_SPI_MspInit+0x1d4>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d12c      	bne.n	8005f9c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005f42:	2300      	movs	r3, #0
 8005f44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f46:	4b6c      	ldr	r3, [pc, #432]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4a:	4a6b      	ldr	r2, [pc, #428]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005f4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f50:	6453      	str	r3, [r2, #68]	@ 0x44
 8005f52:	4b69      	ldr	r3, [pc, #420]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f5e:	2300      	movs	r3, #0
 8005f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f62:	4b65      	ldr	r3, [pc, #404]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f66:	4a64      	ldr	r2, [pc, #400]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005f68:	f043 0301 	orr.w	r3, r3, #1
 8005f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f6e:	4b62      	ldr	r3, [pc, #392]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005f7a:	23e0      	movs	r3, #224	@ 0xe0
 8005f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f7e:	2302      	movs	r3, #2
 8005f80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f82:	2300      	movs	r3, #0
 8005f84:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f86:	2303      	movs	r3, #3
 8005f88:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005f8a:	2305      	movs	r3, #5
 8005f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f92:	4619      	mov	r1, r3
 8005f94:	4859      	ldr	r0, [pc, #356]	@ (80060fc <HAL_SPI_MspInit+0x1dc>)
 8005f96:	f001 f829 	bl	8006fec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8005f9a:	e0a7      	b.n	80060ec <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI2)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a57      	ldr	r2, [pc, #348]	@ (8006100 <HAL_SPI_MspInit+0x1e0>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d12c      	bne.n	8006000 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	623b      	str	r3, [r7, #32]
 8005faa:	4b53      	ldr	r3, [pc, #332]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fae:	4a52      	ldr	r2, [pc, #328]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005fb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fb6:	4b50      	ldr	r3, [pc, #320]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fbe:	623b      	str	r3, [r7, #32]
 8005fc0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	61fb      	str	r3, [r7, #28]
 8005fc6:	4b4c      	ldr	r3, [pc, #304]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fca:	4a4b      	ldr	r2, [pc, #300]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fd2:	4b49      	ldr	r3, [pc, #292]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8005fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fda:	61fb      	str	r3, [r7, #28]
 8005fdc:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005fde:	230e      	movs	r3, #14
 8005fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fe2:	2302      	movs	r3, #2
 8005fe4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fea:	2303      	movs	r3, #3
 8005fec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005fee:	2305      	movs	r3, #5
 8005ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005ff2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	4842      	ldr	r0, [pc, #264]	@ (8006104 <HAL_SPI_MspInit+0x1e4>)
 8005ffa:	f000 fff7 	bl	8006fec <HAL_GPIO_Init>
}
 8005ffe:	e075      	b.n	80060ec <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI3)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a40      	ldr	r2, [pc, #256]	@ (8006108 <HAL_SPI_MspInit+0x1e8>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d12d      	bne.n	8006066 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800600a:	2300      	movs	r3, #0
 800600c:	61bb      	str	r3, [r7, #24]
 800600e:	4b3a      	ldr	r3, [pc, #232]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006012:	4a39      	ldr	r2, [pc, #228]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006014:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006018:	6413      	str	r3, [r2, #64]	@ 0x40
 800601a:	4b37      	ldr	r3, [pc, #220]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 800601c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006022:	61bb      	str	r3, [r7, #24]
 8006024:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006026:	2300      	movs	r3, #0
 8006028:	617b      	str	r3, [r7, #20]
 800602a:	4b33      	ldr	r3, [pc, #204]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 800602c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800602e:	4a32      	ldr	r2, [pc, #200]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006030:	f043 0304 	orr.w	r3, r3, #4
 8006034:	6313      	str	r3, [r2, #48]	@ 0x30
 8006036:	4b30      	ldr	r3, [pc, #192]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800603a:	f003 0304 	and.w	r3, r3, #4
 800603e:	617b      	str	r3, [r7, #20]
 8006040:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006042:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8006046:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006048:	2302      	movs	r3, #2
 800604a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800604c:	2300      	movs	r3, #0
 800604e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006050:	2303      	movs	r3, #3
 8006052:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006054:	2306      	movs	r3, #6
 8006056:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006058:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800605c:	4619      	mov	r1, r3
 800605e:	482b      	ldr	r0, [pc, #172]	@ (800610c <HAL_SPI_MspInit+0x1ec>)
 8006060:	f000 ffc4 	bl	8006fec <HAL_GPIO_Init>
}
 8006064:	e042      	b.n	80060ec <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI4)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a29      	ldr	r2, [pc, #164]	@ (8006110 <HAL_SPI_MspInit+0x1f0>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d13d      	bne.n	80060ec <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8006070:	2300      	movs	r3, #0
 8006072:	613b      	str	r3, [r7, #16]
 8006074:	4b20      	ldr	r3, [pc, #128]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006078:	4a1f      	ldr	r2, [pc, #124]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 800607a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800607e:	6453      	str	r3, [r2, #68]	@ 0x44
 8006080:	4b1d      	ldr	r3, [pc, #116]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006084:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800608c:	2300      	movs	r3, #0
 800608e:	60fb      	str	r3, [r7, #12]
 8006090:	4b19      	ldr	r3, [pc, #100]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006094:	4a18      	ldr	r2, [pc, #96]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 8006096:	f043 0310 	orr.w	r3, r3, #16
 800609a:	6313      	str	r3, [r2, #48]	@ 0x30
 800609c:	4b16      	ldr	r3, [pc, #88]	@ (80060f8 <HAL_SPI_MspInit+0x1d8>)
 800609e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a0:	f003 0310 	and.w	r3, r3, #16
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80060a8:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80060ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060ae:	2302      	movs	r3, #2
 80060b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060b2:	2300      	movs	r3, #0
 80060b4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060b6:	2303      	movs	r3, #3
 80060b8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80060ba:	2305      	movs	r3, #5
 80060bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80060be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80060c2:	4619      	mov	r1, r3
 80060c4:	4813      	ldr	r0, [pc, #76]	@ (8006114 <HAL_SPI_MspInit+0x1f4>)
 80060c6:	f000 ff91 	bl	8006fec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80060ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80060ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060d0:	2302      	movs	r3, #2
 80060d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060d4:	2301      	movs	r3, #1
 80060d6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060d8:	2303      	movs	r3, #3
 80060da:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80060dc:	2305      	movs	r3, #5
 80060de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80060e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80060e4:	4619      	mov	r1, r3
 80060e6:	480b      	ldr	r0, [pc, #44]	@ (8006114 <HAL_SPI_MspInit+0x1f4>)
 80060e8:	f000 ff80 	bl	8006fec <HAL_GPIO_Init>
}
 80060ec:	bf00      	nop
 80060ee:	3740      	adds	r7, #64	@ 0x40
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	40013000 	.word	0x40013000
 80060f8:	40023800 	.word	0x40023800
 80060fc:	40020000 	.word	0x40020000
 8006100:	40003800 	.word	0x40003800
 8006104:	40022000 	.word	0x40022000
 8006108:	40003c00 	.word	0x40003c00
 800610c:	40020800 	.word	0x40020800
 8006110:	40013400 	.word	0x40013400
 8006114:	40021000 	.word	0x40021000

08006118 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b090      	sub	sp, #64	@ 0x40
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006120:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006124:	2200      	movs	r2, #0
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	605a      	str	r2, [r3, #4]
 800612a:	609a      	str	r2, [r3, #8]
 800612c:	60da      	str	r2, [r3, #12]
 800612e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a74      	ldr	r2, [pc, #464]	@ (8006308 <HAL_UART_MspInit+0x1f0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d134      	bne.n	80061a4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800613a:	2300      	movs	r3, #0
 800613c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800613e:	4b73      	ldr	r3, [pc, #460]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006142:	4a72      	ldr	r2, [pc, #456]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006144:	f043 0310 	orr.w	r3, r3, #16
 8006148:	6453      	str	r3, [r2, #68]	@ 0x44
 800614a:	4b70      	ldr	r3, [pc, #448]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 800614c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614e:	f003 0310 	and.w	r3, r3, #16
 8006152:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006154:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006156:	2300      	movs	r3, #0
 8006158:	627b      	str	r3, [r7, #36]	@ 0x24
 800615a:	4b6c      	ldr	r3, [pc, #432]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 800615c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800615e:	4a6b      	ldr	r2, [pc, #428]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006160:	f043 0302 	orr.w	r3, r3, #2
 8006164:	6313      	str	r3, [r2, #48]	@ 0x30
 8006166:	4b69      	ldr	r3, [pc, #420]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800616a:	f003 0302 	and.w	r3, r3, #2
 800616e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006172:	23c0      	movs	r3, #192	@ 0xc0
 8006174:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006176:	2302      	movs	r3, #2
 8006178:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800617a:	2300      	movs	r3, #0
 800617c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800617e:	2303      	movs	r3, #3
 8006180:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006182:	2307      	movs	r3, #7
 8006184:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006186:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800618a:	4619      	mov	r1, r3
 800618c:	4860      	ldr	r0, [pc, #384]	@ (8006310 <HAL_UART_MspInit+0x1f8>)
 800618e:	f000 ff2d 	bl	8006fec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006192:	2200      	movs	r2, #0
 8006194:	2100      	movs	r1, #0
 8006196:	2025      	movs	r0, #37	@ 0x25
 8006198:	f000 fe5f 	bl	8006e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800619c:	2025      	movs	r0, #37	@ 0x25
 800619e:	f000 fe78 	bl	8006e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80061a2:	e0ad      	b.n	8006300 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a5a      	ldr	r2, [pc, #360]	@ (8006314 <HAL_UART_MspInit+0x1fc>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d134      	bne.n	8006218 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80061ae:	2300      	movs	r3, #0
 80061b0:	623b      	str	r3, [r7, #32]
 80061b2:	4b56      	ldr	r3, [pc, #344]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	4a55      	ldr	r2, [pc, #340]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80061b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80061be:	4b53      	ldr	r3, [pc, #332]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80061c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c6:	623b      	str	r3, [r7, #32]
 80061c8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80061ca:	2300      	movs	r3, #0
 80061cc:	61fb      	str	r3, [r7, #28]
 80061ce:	4b4f      	ldr	r3, [pc, #316]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80061d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d2:	4a4e      	ldr	r2, [pc, #312]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80061d4:	f043 0301 	orr.w	r3, r3, #1
 80061d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80061da:	4b4c      	ldr	r3, [pc, #304]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80061dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	61fb      	str	r3, [r7, #28]
 80061e4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80061e6:	230c      	movs	r3, #12
 80061e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061ea:	2302      	movs	r3, #2
 80061ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061ee:	2300      	movs	r3, #0
 80061f0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061f2:	2303      	movs	r3, #3
 80061f4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80061f6:	2307      	movs	r3, #7
 80061f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80061fe:	4619      	mov	r1, r3
 8006200:	4845      	ldr	r0, [pc, #276]	@ (8006318 <HAL_UART_MspInit+0x200>)
 8006202:	f000 fef3 	bl	8006fec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006206:	2200      	movs	r2, #0
 8006208:	2100      	movs	r1, #0
 800620a:	2026      	movs	r0, #38	@ 0x26
 800620c:	f000 fe25 	bl	8006e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006210:	2026      	movs	r0, #38	@ 0x26
 8006212:	f000 fe3e 	bl	8006e92 <HAL_NVIC_EnableIRQ>
}
 8006216:	e073      	b.n	8006300 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART3)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a3f      	ldr	r2, [pc, #252]	@ (800631c <HAL_UART_MspInit+0x204>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d135      	bne.n	800628e <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006222:	2300      	movs	r3, #0
 8006224:	61bb      	str	r3, [r7, #24]
 8006226:	4b39      	ldr	r3, [pc, #228]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622a:	4a38      	ldr	r2, [pc, #224]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 800622c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006230:	6413      	str	r3, [r2, #64]	@ 0x40
 8006232:	4b36      	ldr	r3, [pc, #216]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800623a:	61bb      	str	r3, [r7, #24]
 800623c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]
 8006242:	4b32      	ldr	r3, [pc, #200]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006246:	4a31      	ldr	r2, [pc, #196]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006248:	f043 0308 	orr.w	r3, r3, #8
 800624c:	6313      	str	r3, [r2, #48]	@ 0x30
 800624e:	4b2f      	ldr	r3, [pc, #188]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 8006250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006252:	f003 0308 	and.w	r3, r3, #8
 8006256:	617b      	str	r3, [r7, #20]
 8006258:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800625a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800625e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006260:	2302      	movs	r3, #2
 8006262:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006264:	2300      	movs	r3, #0
 8006266:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006268:	2303      	movs	r3, #3
 800626a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800626c:	2307      	movs	r3, #7
 800626e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006270:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006274:	4619      	mov	r1, r3
 8006276:	482a      	ldr	r0, [pc, #168]	@ (8006320 <HAL_UART_MspInit+0x208>)
 8006278:	f000 feb8 	bl	8006fec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800627c:	2200      	movs	r2, #0
 800627e:	2100      	movs	r1, #0
 8006280:	2027      	movs	r0, #39	@ 0x27
 8006282:	f000 fdea 	bl	8006e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006286:	2027      	movs	r0, #39	@ 0x27
 8006288:	f000 fe03 	bl	8006e92 <HAL_NVIC_EnableIRQ>
}
 800628c:	e038      	b.n	8006300 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART6)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a24      	ldr	r2, [pc, #144]	@ (8006324 <HAL_UART_MspInit+0x20c>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d133      	bne.n	8006300 <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8006298:	2300      	movs	r3, #0
 800629a:	613b      	str	r3, [r7, #16]
 800629c:	4b1b      	ldr	r3, [pc, #108]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 800629e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a0:	4a1a      	ldr	r2, [pc, #104]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80062a2:	f043 0320 	orr.w	r3, r3, #32
 80062a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80062a8:	4b18      	ldr	r3, [pc, #96]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80062aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ac:	f003 0320 	and.w	r3, r3, #32
 80062b0:	613b      	str	r3, [r7, #16]
 80062b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80062b4:	2300      	movs	r3, #0
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	4b14      	ldr	r3, [pc, #80]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80062ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062bc:	4a13      	ldr	r2, [pc, #76]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80062be:	f043 0304 	orr.w	r3, r3, #4
 80062c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80062c4:	4b11      	ldr	r3, [pc, #68]	@ (800630c <HAL_UART_MspInit+0x1f4>)
 80062c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c8:	f003 0304 	and.w	r3, r3, #4
 80062cc:	60fb      	str	r3, [r7, #12]
 80062ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80062d0:	23c0      	movs	r3, #192	@ 0xc0
 80062d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062d4:	2302      	movs	r3, #2
 80062d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062d8:	2300      	movs	r3, #0
 80062da:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062dc:	2303      	movs	r3, #3
 80062de:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80062e0:	2308      	movs	r3, #8
 80062e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80062e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80062e8:	4619      	mov	r1, r3
 80062ea:	480f      	ldr	r0, [pc, #60]	@ (8006328 <HAL_UART_MspInit+0x210>)
 80062ec:	f000 fe7e 	bl	8006fec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80062f0:	2200      	movs	r2, #0
 80062f2:	2100      	movs	r1, #0
 80062f4:	2047      	movs	r0, #71	@ 0x47
 80062f6:	f000 fdb0 	bl	8006e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80062fa:	2047      	movs	r0, #71	@ 0x47
 80062fc:	f000 fdc9 	bl	8006e92 <HAL_NVIC_EnableIRQ>
}
 8006300:	bf00      	nop
 8006302:	3740      	adds	r7, #64	@ 0x40
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}
 8006308:	40011000 	.word	0x40011000
 800630c:	40023800 	.word	0x40023800
 8006310:	40020400 	.word	0x40020400
 8006314:	40004400 	.word	0x40004400
 8006318:	40020000 	.word	0x40020000
 800631c:	40004800 	.word	0x40004800
 8006320:	40020c00 	.word	0x40020c00
 8006324:	40011400 	.word	0x40011400
 8006328:	40020800 	.word	0x40020800

0800632c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800632c:	b480      	push	{r7}
 800632e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006330:	bf00      	nop
 8006332:	e7fd      	b.n	8006330 <NMI_Handler+0x4>

08006334 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006334:	b480      	push	{r7}
 8006336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006338:	bf00      	nop
 800633a:	e7fd      	b.n	8006338 <HardFault_Handler+0x4>

0800633c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006340:	bf00      	nop
 8006342:	e7fd      	b.n	8006340 <MemManage_Handler+0x4>

08006344 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006344:	b480      	push	{r7}
 8006346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006348:	bf00      	nop
 800634a:	e7fd      	b.n	8006348 <BusFault_Handler+0x4>

0800634c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800634c:	b480      	push	{r7}
 800634e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006350:	bf00      	nop
 8006352:	e7fd      	b.n	8006350 <UsageFault_Handler+0x4>

08006354 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006354:	b480      	push	{r7}
 8006356:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006358:	bf00      	nop
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr

08006362 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006362:	b480      	push	{r7}
 8006364:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006366:	bf00      	nop
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006374:	bf00      	nop
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800637e:	b580      	push	{r7, lr}
 8006380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006382:	f000 f917 	bl	80065b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006386:	bf00      	nop
 8006388:	bd80      	pop	{r7, pc}
	...

0800638c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006390:	4802      	ldr	r0, [pc, #8]	@ (800639c <CAN1_RX0_IRQHandler+0x10>)
 8006392:	f000 fa4e 	bl	8006832 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8006396:	bf00      	nop
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	200010dc 	.word	0x200010dc

080063a0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80063a4:	4802      	ldr	r0, [pc, #8]	@ (80063b0 <CAN1_RX1_IRQHandler+0x10>)
 80063a6:	f000 fa44 	bl	8006832 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80063aa:	bf00      	nop
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	200010dc 	.word	0x200010dc

080063b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80063b8:	4802      	ldr	r0, [pc, #8]	@ (80063c4 <USART1_IRQHandler+0x10>)
 80063ba:	f003 f9a9 	bl	8009710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80063be:	bf00      	nop
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	20001388 	.word	0x20001388

080063c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80063cc:	4802      	ldr	r0, [pc, #8]	@ (80063d8 <USART2_IRQHandler+0x10>)
 80063ce:	f003 f99f 	bl	8009710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80063d2:	bf00      	nop
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	200013d0 	.word	0x200013d0

080063dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80063e0:	4802      	ldr	r0, [pc, #8]	@ (80063ec <USART3_IRQHandler+0x10>)
 80063e2:	f003 f995 	bl	8009710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80063e6:	bf00      	nop
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	20001418 	.word	0x20001418

080063f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_01_Pin);
 80063f4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80063f8:	f000 ffd8 	bl	80073ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_02_Pin);
 80063fc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006400:	f000 ffd4 	bl	80073ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_03_Pin);
 8006404:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006408:	f000 ffd0 	bl	80073ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_04_Pin);
 800640c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006410:	f000 ffcc 	bl	80073ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006414:	bf00      	nop
 8006416:	bd80      	pop	{r7, pc}

08006418 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800641c:	4802      	ldr	r0, [pc, #8]	@ (8006428 <USART6_IRQHandler+0x10>)
 800641e:	f003 f977 	bl	8009710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8006422:	bf00      	nop
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	20001460 	.word	0x20001460

0800642c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006434:	4a14      	ldr	r2, [pc, #80]	@ (8006488 <_sbrk+0x5c>)
 8006436:	4b15      	ldr	r3, [pc, #84]	@ (800648c <_sbrk+0x60>)
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006440:	4b13      	ldr	r3, [pc, #76]	@ (8006490 <_sbrk+0x64>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d102      	bne.n	800644e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006448:	4b11      	ldr	r3, [pc, #68]	@ (8006490 <_sbrk+0x64>)
 800644a:	4a12      	ldr	r2, [pc, #72]	@ (8006494 <_sbrk+0x68>)
 800644c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800644e:	4b10      	ldr	r3, [pc, #64]	@ (8006490 <_sbrk+0x64>)
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4413      	add	r3, r2
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	429a      	cmp	r2, r3
 800645a:	d207      	bcs.n	800646c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800645c:	f004 f9c2 	bl	800a7e4 <__errno>
 8006460:	4603      	mov	r3, r0
 8006462:	220c      	movs	r2, #12
 8006464:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006466:	f04f 33ff 	mov.w	r3, #4294967295
 800646a:	e009      	b.n	8006480 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800646c:	4b08      	ldr	r3, [pc, #32]	@ (8006490 <_sbrk+0x64>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006472:	4b07      	ldr	r3, [pc, #28]	@ (8006490 <_sbrk+0x64>)
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4413      	add	r3, r2
 800647a:	4a05      	ldr	r2, [pc, #20]	@ (8006490 <_sbrk+0x64>)
 800647c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800647e:	68fb      	ldr	r3, [r7, #12]
}
 8006480:	4618      	mov	r0, r3
 8006482:	3718      	adds	r7, #24
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}
 8006488:	20030000 	.word	0x20030000
 800648c:	00000400 	.word	0x00000400
 8006490:	200014ac 	.word	0x200014ac
 8006494:	20001610 	.word	0x20001610

08006498 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800649c:	4b06      	ldr	r3, [pc, #24]	@ (80064b8 <SystemInit+0x20>)
 800649e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064a2:	4a05      	ldr	r2, [pc, #20]	@ (80064b8 <SystemInit+0x20>)
 80064a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80064a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80064ac:	bf00      	nop
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	e000ed00 	.word	0xe000ed00

080064bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80064bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80064f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80064c0:	f7ff ffea 	bl	8006498 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80064c4:	480c      	ldr	r0, [pc, #48]	@ (80064f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80064c6:	490d      	ldr	r1, [pc, #52]	@ (80064fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80064c8:	4a0d      	ldr	r2, [pc, #52]	@ (8006500 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80064ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80064cc:	e002      	b.n	80064d4 <LoopCopyDataInit>

080064ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80064ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80064d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80064d2:	3304      	adds	r3, #4

080064d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80064d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80064d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80064d8:	d3f9      	bcc.n	80064ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80064da:	4a0a      	ldr	r2, [pc, #40]	@ (8006504 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80064dc:	4c0a      	ldr	r4, [pc, #40]	@ (8006508 <LoopFillZerobss+0x22>)
  movs r3, #0
 80064de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80064e0:	e001      	b.n	80064e6 <LoopFillZerobss>

080064e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80064e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80064e4:	3204      	adds	r2, #4

080064e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80064e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80064e8:	d3fb      	bcc.n	80064e2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80064ea:	f004 f981 	bl	800a7f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80064ee:	f7fe fc4f 	bl	8004d90 <main>
  bx  lr    
 80064f2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80064f4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80064f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80064fc:	20000984 	.word	0x20000984
  ldr r2, =_sidata
 8006500:	0800ba98 	.word	0x0800ba98
  ldr r2, =_sbss
 8006504:	20000984 	.word	0x20000984
  ldr r4, =_ebss
 8006508:	20001610 	.word	0x20001610

0800650c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800650c:	e7fe      	b.n	800650c <ADC_IRQHandler>
	...

08006510 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006514:	4b0e      	ldr	r3, [pc, #56]	@ (8006550 <HAL_Init+0x40>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a0d      	ldr	r2, [pc, #52]	@ (8006550 <HAL_Init+0x40>)
 800651a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800651e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006520:	4b0b      	ldr	r3, [pc, #44]	@ (8006550 <HAL_Init+0x40>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a0a      	ldr	r2, [pc, #40]	@ (8006550 <HAL_Init+0x40>)
 8006526:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800652a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800652c:	4b08      	ldr	r3, [pc, #32]	@ (8006550 <HAL_Init+0x40>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a07      	ldr	r2, [pc, #28]	@ (8006550 <HAL_Init+0x40>)
 8006532:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006536:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006538:	2003      	movs	r0, #3
 800653a:	f000 fc83 	bl	8006e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800653e:	200f      	movs	r0, #15
 8006540:	f000 f808 	bl	8006554 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006544:	f7ff fb60 	bl	8005c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	40023c00 	.word	0x40023c00

08006554 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800655c:	4b12      	ldr	r3, [pc, #72]	@ (80065a8 <HAL_InitTick+0x54>)
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	4b12      	ldr	r3, [pc, #72]	@ (80065ac <HAL_InitTick+0x58>)
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	4619      	mov	r1, r3
 8006566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800656a:	fbb3 f3f1 	udiv	r3, r3, r1
 800656e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006572:	4618      	mov	r0, r3
 8006574:	f000 fc9b 	bl	8006eae <HAL_SYSTICK_Config>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e00e      	b.n	80065a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b0f      	cmp	r3, #15
 8006586:	d80a      	bhi.n	800659e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006588:	2200      	movs	r2, #0
 800658a:	6879      	ldr	r1, [r7, #4]
 800658c:	f04f 30ff 	mov.w	r0, #4294967295
 8006590:	f000 fc63 	bl	8006e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006594:	4a06      	ldr	r2, [pc, #24]	@ (80065b0 <HAL_InitTick+0x5c>)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	e000      	b.n	80065a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3708      	adds	r7, #8
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	20000914 	.word	0x20000914
 80065ac:	2000091c 	.word	0x2000091c
 80065b0:	20000918 	.word	0x20000918

080065b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80065b4:	b480      	push	{r7}
 80065b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80065b8:	4b06      	ldr	r3, [pc, #24]	@ (80065d4 <HAL_IncTick+0x20>)
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	461a      	mov	r2, r3
 80065be:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <HAL_IncTick+0x24>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4413      	add	r3, r2
 80065c4:	4a04      	ldr	r2, [pc, #16]	@ (80065d8 <HAL_IncTick+0x24>)
 80065c6:	6013      	str	r3, [r2, #0]
}
 80065c8:	bf00      	nop
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	2000091c 	.word	0x2000091c
 80065d8:	200014b0 	.word	0x200014b0

080065dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80065dc:	b480      	push	{r7}
 80065de:	af00      	add	r7, sp, #0
  return uwTick;
 80065e0:	4b03      	ldr	r3, [pc, #12]	@ (80065f0 <HAL_GetTick+0x14>)
 80065e2:	681b      	ldr	r3, [r3, #0]
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	200014b0 	.word	0x200014b0

080065f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80065fc:	f7ff ffee 	bl	80065dc <HAL_GetTick>
 8006600:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660c:	d005      	beq.n	800661a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800660e:	4b0a      	ldr	r3, [pc, #40]	@ (8006638 <HAL_Delay+0x44>)
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	461a      	mov	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4413      	add	r3, r2
 8006618:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800661a:	bf00      	nop
 800661c:	f7ff ffde 	bl	80065dc <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	429a      	cmp	r2, r3
 800662a:	d8f7      	bhi.n	800661c <HAL_Delay+0x28>
  {
  }
}
 800662c:	bf00      	nop
 800662e:	bf00      	nop
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	2000091c 	.word	0x2000091c

0800663c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d101      	bne.n	800664e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e0ed      	b.n	800682a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d102      	bne.n	8006660 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f7ff fafc 	bl	8005c58 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006670:	f7ff ffb4 	bl	80065dc <HAL_GetTick>
 8006674:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006676:	e012      	b.n	800669e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006678:	f7ff ffb0 	bl	80065dc <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b0a      	cmp	r3, #10
 8006684:	d90b      	bls.n	800669e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2205      	movs	r2, #5
 8006696:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e0c5      	b.n	800682a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d0e5      	beq.n	8006678 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0202 	bic.w	r2, r2, #2
 80066ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80066bc:	f7ff ff8e 	bl	80065dc <HAL_GetTick>
 80066c0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80066c2:	e012      	b.n	80066ea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80066c4:	f7ff ff8a 	bl	80065dc <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b0a      	cmp	r3, #10
 80066d0:	d90b      	bls.n	80066ea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2205      	movs	r2, #5
 80066e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e09f      	b.n	800682a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1e5      	bne.n	80066c4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	7e1b      	ldrb	r3, [r3, #24]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d108      	bne.n	8006712 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800670e:	601a      	str	r2, [r3, #0]
 8006710:	e007      	b.n	8006722 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006720:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	7e5b      	ldrb	r3, [r3, #25]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d108      	bne.n	800673c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	e007      	b.n	800674c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800674a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	7e9b      	ldrb	r3, [r3, #26]
 8006750:	2b01      	cmp	r3, #1
 8006752:	d108      	bne.n	8006766 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0220 	orr.w	r2, r2, #32
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	e007      	b.n	8006776 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f022 0220 	bic.w	r2, r2, #32
 8006774:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	7edb      	ldrb	r3, [r3, #27]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d108      	bne.n	8006790 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f022 0210 	bic.w	r2, r2, #16
 800678c:	601a      	str	r2, [r3, #0]
 800678e:	e007      	b.n	80067a0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f042 0210 	orr.w	r2, r2, #16
 800679e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	7f1b      	ldrb	r3, [r3, #28]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d108      	bne.n	80067ba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0208 	orr.w	r2, r2, #8
 80067b6:	601a      	str	r2, [r3, #0]
 80067b8:	e007      	b.n	80067ca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f022 0208 	bic.w	r2, r2, #8
 80067c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	7f5b      	ldrb	r3, [r3, #29]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d108      	bne.n	80067e4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f042 0204 	orr.w	r2, r2, #4
 80067e0:	601a      	str	r2, [r3, #0]
 80067e2:	e007      	b.n	80067f4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f022 0204 	bic.w	r2, r2, #4
 80067f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	431a      	orrs	r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	431a      	orrs	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	695b      	ldr	r3, [r3, #20]
 8006808:	ea42 0103 	orr.w	r1, r2, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	1e5a      	subs	r2, r3, #1
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b08a      	sub	sp, #40	@ 0x28
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800683a:	2300      	movs	r3, #0
 800683c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	691b      	ldr	r3, [r3, #16]
 8006864:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	699b      	ldr	r3, [r3, #24]
 800686c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	d07c      	beq.n	8006972 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	d023      	beq.n	80068ca <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2201      	movs	r2, #1
 8006888:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	f003 0302 	and.w	r3, r3, #2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d003      	beq.n	800689c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f000 f983 	bl	8006ba0 <HAL_CAN_TxMailbox0CompleteCallback>
 800689a:	e016      	b.n	80068ca <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	f003 0304 	and.w	r3, r3, #4
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d004      	beq.n	80068b0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80068ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ae:	e00c      	b.n	80068ca <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	f003 0308 	and.w	r3, r3, #8
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d004      	beq.n	80068c4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80068c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80068c2:	e002      	b.n	80068ca <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 f989 	bl	8006bdc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d024      	beq.n	800691e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d003      	beq.n	80068f0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f963 	bl	8006bb4 <HAL_CAN_TxMailbox1CompleteCallback>
 80068ee:	e016      	b.n	800691e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d004      	beq.n	8006904 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006900:	627b      	str	r3, [r7, #36]	@ 0x24
 8006902:	e00c      	b.n	800691e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006904:	69bb      	ldr	r3, [r7, #24]
 8006906:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800690a:	2b00      	cmp	r3, #0
 800690c:	d004      	beq.n	8006918 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800690e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006914:	627b      	str	r3, [r7, #36]	@ 0x24
 8006916:	e002      	b.n	800691e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f969 	bl	8006bf0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d024      	beq.n	8006972 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006930:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006938:	2b00      	cmp	r3, #0
 800693a:	d003      	beq.n	8006944 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f943 	bl	8006bc8 <HAL_CAN_TxMailbox2CompleteCallback>
 8006942:	e016      	b.n	8006972 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800694a:	2b00      	cmp	r3, #0
 800694c:	d004      	beq.n	8006958 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800694e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006950:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006954:	627b      	str	r3, [r7, #36]	@ 0x24
 8006956:	e00c      	b.n	8006972 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d004      	beq.n	800696c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006968:	627b      	str	r3, [r7, #36]	@ 0x24
 800696a:	e002      	b.n	8006972 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 f949 	bl	8006c04 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006972:	6a3b      	ldr	r3, [r7, #32]
 8006974:	f003 0308 	and.w	r3, r3, #8
 8006978:	2b00      	cmp	r3, #0
 800697a:	d00c      	beq.n	8006996 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	f003 0310 	and.w	r3, r3, #16
 8006982:	2b00      	cmp	r3, #0
 8006984:	d007      	beq.n	8006996 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006988:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800698c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2210      	movs	r2, #16
 8006994:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	f003 0304 	and.w	r3, r3, #4
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00b      	beq.n	80069b8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f003 0308 	and.w	r3, r3, #8
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d006      	beq.n	80069b8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2208      	movs	r2, #8
 80069b0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f93a 	bl	8006c2c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80069b8:	6a3b      	ldr	r3, [r7, #32]
 80069ba:	f003 0302 	and.w	r3, r3, #2
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d009      	beq.n	80069d6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	f003 0303 	and.w	r3, r3, #3
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d002      	beq.n	80069d6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 f921 	bl	8006c18 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00c      	beq.n	80069fa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f003 0310 	and.w	r3, r3, #16
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d007      	beq.n	80069fa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80069ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80069f0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2210      	movs	r2, #16
 80069f8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80069fa:	6a3b      	ldr	r3, [r7, #32]
 80069fc:	f003 0320 	and.w	r3, r3, #32
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d00b      	beq.n	8006a1c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	f003 0308 	and.w	r3, r3, #8
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d006      	beq.n	8006a1c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2208      	movs	r2, #8
 8006a14:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 f91c 	bl	8006c54 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006a1c:	6a3b      	ldr	r3, [r7, #32]
 8006a1e:	f003 0310 	and.w	r3, r3, #16
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d009      	beq.n	8006a3a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	691b      	ldr	r3, [r3, #16]
 8006a2c:	f003 0303 	and.w	r3, r3, #3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d002      	beq.n	8006a3a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 f903 	bl	8006c40 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006a3a:	6a3b      	ldr	r3, [r7, #32]
 8006a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00b      	beq.n	8006a5c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	f003 0310 	and.w	r3, r3, #16
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d006      	beq.n	8006a5c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2210      	movs	r2, #16
 8006a54:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f906 	bl	8006c68 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00b      	beq.n	8006a7e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	f003 0308 	and.w	r3, r3, #8
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d006      	beq.n	8006a7e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2208      	movs	r2, #8
 8006a76:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 f8ff 	bl	8006c7c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d07b      	beq.n	8006b80 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	f003 0304 	and.w	r3, r3, #4
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d072      	beq.n	8006b78 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006a92:	6a3b      	ldr	r3, [r7, #32]
 8006a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d008      	beq.n	8006aae <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa8:	f043 0301 	orr.w	r3, r3, #1
 8006aac:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d008      	beq.n	8006aca <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d003      	beq.n	8006aca <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac4:	f043 0302 	orr.w	r3, r3, #2
 8006ac8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d008      	beq.n	8006ae6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d003      	beq.n	8006ae6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	f043 0304 	orr.w	r3, r3, #4
 8006ae4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d043      	beq.n	8006b78 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d03e      	beq.n	8006b78 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b00:	2b60      	cmp	r3, #96	@ 0x60
 8006b02:	d02b      	beq.n	8006b5c <HAL_CAN_IRQHandler+0x32a>
 8006b04:	2b60      	cmp	r3, #96	@ 0x60
 8006b06:	d82e      	bhi.n	8006b66 <HAL_CAN_IRQHandler+0x334>
 8006b08:	2b50      	cmp	r3, #80	@ 0x50
 8006b0a:	d022      	beq.n	8006b52 <HAL_CAN_IRQHandler+0x320>
 8006b0c:	2b50      	cmp	r3, #80	@ 0x50
 8006b0e:	d82a      	bhi.n	8006b66 <HAL_CAN_IRQHandler+0x334>
 8006b10:	2b40      	cmp	r3, #64	@ 0x40
 8006b12:	d019      	beq.n	8006b48 <HAL_CAN_IRQHandler+0x316>
 8006b14:	2b40      	cmp	r3, #64	@ 0x40
 8006b16:	d826      	bhi.n	8006b66 <HAL_CAN_IRQHandler+0x334>
 8006b18:	2b30      	cmp	r3, #48	@ 0x30
 8006b1a:	d010      	beq.n	8006b3e <HAL_CAN_IRQHandler+0x30c>
 8006b1c:	2b30      	cmp	r3, #48	@ 0x30
 8006b1e:	d822      	bhi.n	8006b66 <HAL_CAN_IRQHandler+0x334>
 8006b20:	2b10      	cmp	r3, #16
 8006b22:	d002      	beq.n	8006b2a <HAL_CAN_IRQHandler+0x2f8>
 8006b24:	2b20      	cmp	r3, #32
 8006b26:	d005      	beq.n	8006b34 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006b28:	e01d      	b.n	8006b66 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2c:	f043 0308 	orr.w	r3, r3, #8
 8006b30:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b32:	e019      	b.n	8006b68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b36:	f043 0310 	orr.w	r3, r3, #16
 8006b3a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b3c:	e014      	b.n	8006b68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b40:	f043 0320 	orr.w	r3, r3, #32
 8006b44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b46:	e00f      	b.n	8006b68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b4e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b50:	e00a      	b.n	8006b68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b58:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b5a:	e005      	b.n	8006b68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b62:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b64:	e000      	b.n	8006b68 <HAL_CAN_IRQHandler+0x336>
            break;
 8006b66:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	699a      	ldr	r2, [r3, #24]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006b76:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2204      	movs	r2, #4
 8006b7e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d008      	beq.n	8006b98 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	431a      	orrs	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 f87c 	bl	8006c90 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006b98:	bf00      	nop
 8006b9a:	3728      	adds	r7, #40	@ 0x28
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006c0c:	bf00      	nop
 8006c0e:	370c      	adds	r7, #12
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f003 0307 	and.w	r3, r3, #7
 8006cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006cd6:	4a04      	ldr	r2, [pc, #16]	@ (8006ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	60d3      	str	r3, [r2, #12]
}
 8006cdc:	bf00      	nop
 8006cde:	3714      	adds	r7, #20
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr
 8006ce8:	e000ed00 	.word	0xe000ed00

08006cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006cec:	b480      	push	{r7}
 8006cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006cf0:	4b04      	ldr	r3, [pc, #16]	@ (8006d04 <__NVIC_GetPriorityGrouping+0x18>)
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	0a1b      	lsrs	r3, r3, #8
 8006cf6:	f003 0307 	and.w	r3, r3, #7
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr
 8006d04:	e000ed00 	.word	0xe000ed00

08006d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	4603      	mov	r3, r0
 8006d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	db0b      	blt.n	8006d32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d1a:	79fb      	ldrb	r3, [r7, #7]
 8006d1c:	f003 021f 	and.w	r2, r3, #31
 8006d20:	4907      	ldr	r1, [pc, #28]	@ (8006d40 <__NVIC_EnableIRQ+0x38>)
 8006d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d26:	095b      	lsrs	r3, r3, #5
 8006d28:	2001      	movs	r0, #1
 8006d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8006d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006d32:	bf00      	nop
 8006d34:	370c      	adds	r7, #12
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	e000e100 	.word	0xe000e100

08006d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	6039      	str	r1, [r7, #0]
 8006d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	db0a      	blt.n	8006d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	b2da      	uxtb	r2, r3
 8006d5c:	490c      	ldr	r1, [pc, #48]	@ (8006d90 <__NVIC_SetPriority+0x4c>)
 8006d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d62:	0112      	lsls	r2, r2, #4
 8006d64:	b2d2      	uxtb	r2, r2
 8006d66:	440b      	add	r3, r1
 8006d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006d6c:	e00a      	b.n	8006d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	b2da      	uxtb	r2, r3
 8006d72:	4908      	ldr	r1, [pc, #32]	@ (8006d94 <__NVIC_SetPriority+0x50>)
 8006d74:	79fb      	ldrb	r3, [r7, #7]
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	3b04      	subs	r3, #4
 8006d7c:	0112      	lsls	r2, r2, #4
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	440b      	add	r3, r1
 8006d82:	761a      	strb	r2, [r3, #24]
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr
 8006d90:	e000e100 	.word	0xe000e100
 8006d94:	e000ed00 	.word	0xe000ed00

08006d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b089      	sub	sp, #36	@ 0x24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f003 0307 	and.w	r3, r3, #7
 8006daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	f1c3 0307 	rsb	r3, r3, #7
 8006db2:	2b04      	cmp	r3, #4
 8006db4:	bf28      	it	cs
 8006db6:	2304      	movcs	r3, #4
 8006db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	3304      	adds	r3, #4
 8006dbe:	2b06      	cmp	r3, #6
 8006dc0:	d902      	bls.n	8006dc8 <NVIC_EncodePriority+0x30>
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	3b03      	subs	r3, #3
 8006dc6:	e000      	b.n	8006dca <NVIC_EncodePriority+0x32>
 8006dc8:	2300      	movs	r3, #0
 8006dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd6:	43da      	mvns	r2, r3
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	401a      	ands	r2, r3
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006de0:	f04f 31ff 	mov.w	r1, #4294967295
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	fa01 f303 	lsl.w	r3, r1, r3
 8006dea:	43d9      	mvns	r1, r3
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006df0:	4313      	orrs	r3, r2
         );
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3724      	adds	r7, #36	@ 0x24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
	...

08006e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e10:	d301      	bcc.n	8006e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006e12:	2301      	movs	r3, #1
 8006e14:	e00f      	b.n	8006e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e16:	4a0a      	ldr	r2, [pc, #40]	@ (8006e40 <SysTick_Config+0x40>)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e1e:	210f      	movs	r1, #15
 8006e20:	f04f 30ff 	mov.w	r0, #4294967295
 8006e24:	f7ff ff8e 	bl	8006d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e28:	4b05      	ldr	r3, [pc, #20]	@ (8006e40 <SysTick_Config+0x40>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e2e:	4b04      	ldr	r3, [pc, #16]	@ (8006e40 <SysTick_Config+0x40>)
 8006e30:	2207      	movs	r2, #7
 8006e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3708      	adds	r7, #8
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	e000e010 	.word	0xe000e010

08006e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7ff ff29 	bl	8006ca4 <__NVIC_SetPriorityGrouping>
}
 8006e52:	bf00      	nop
 8006e54:	3708      	adds	r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006e5a:	b580      	push	{r7, lr}
 8006e5c:	b086      	sub	sp, #24
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	4603      	mov	r3, r0
 8006e62:	60b9      	str	r1, [r7, #8]
 8006e64:	607a      	str	r2, [r7, #4]
 8006e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006e6c:	f7ff ff3e 	bl	8006cec <__NVIC_GetPriorityGrouping>
 8006e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	68b9      	ldr	r1, [r7, #8]
 8006e76:	6978      	ldr	r0, [r7, #20]
 8006e78:	f7ff ff8e 	bl	8006d98 <NVIC_EncodePriority>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e82:	4611      	mov	r1, r2
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7ff ff5d 	bl	8006d44 <__NVIC_SetPriority>
}
 8006e8a:	bf00      	nop
 8006e8c:	3718      	adds	r7, #24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b082      	sub	sp, #8
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	4603      	mov	r3, r0
 8006e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7ff ff31 	bl	8006d08 <__NVIC_EnableIRQ>
}
 8006ea6:	bf00      	nop
 8006ea8:	3708      	adds	r7, #8
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b082      	sub	sp, #8
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f7ff ffa2 	bl	8006e00 <SysTick_Config>
 8006ebc:	4603      	mov	r3, r0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b084      	sub	sp, #16
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ed2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006ed4:	f7ff fb82 	bl	80065dc <HAL_GetTick>
 8006ed8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d008      	beq.n	8006ef8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2280      	movs	r2, #128	@ 0x80
 8006eea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e052      	b.n	8006f9e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f022 0216 	bic.w	r2, r2, #22
 8006f06:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	695a      	ldr	r2, [r3, #20]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f16:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d103      	bne.n	8006f28 <HAL_DMA_Abort+0x62>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d007      	beq.n	8006f38 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f022 0208 	bic.w	r2, r2, #8
 8006f36:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0201 	bic.w	r2, r2, #1
 8006f46:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f48:	e013      	b.n	8006f72 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006f4a:	f7ff fb47 	bl	80065dc <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	2b05      	cmp	r3, #5
 8006f56:	d90c      	bls.n	8006f72 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2220      	movs	r2, #32
 8006f5c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2203      	movs	r2, #3
 8006f62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e015      	b.n	8006f9e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1e4      	bne.n	8006f4a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f84:	223f      	movs	r2, #63	@ 0x3f
 8006f86:	409a      	lsls	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}

08006fa6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006fa6:	b480      	push	{r7}
 8006fa8:	b083      	sub	sp, #12
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d004      	beq.n	8006fc4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2280      	movs	r2, #128	@ 0x80
 8006fbe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e00c      	b.n	8006fde <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2205      	movs	r2, #5
 8006fc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f022 0201 	bic.w	r2, r2, #1
 8006fda:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr
	...

08006fec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b089      	sub	sp, #36	@ 0x24
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006ffe:	2300      	movs	r3, #0
 8007000:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007002:	2300      	movs	r3, #0
 8007004:	61fb      	str	r3, [r7, #28]
 8007006:	e177      	b.n	80072f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007008:	2201      	movs	r2, #1
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	fa02 f303 	lsl.w	r3, r2, r3
 8007010:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	697a      	ldr	r2, [r7, #20]
 8007018:	4013      	ands	r3, r2
 800701a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800701c:	693a      	ldr	r2, [r7, #16]
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	429a      	cmp	r2, r3
 8007022:	f040 8166 	bne.w	80072f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	f003 0303 	and.w	r3, r3, #3
 800702e:	2b01      	cmp	r3, #1
 8007030:	d005      	beq.n	800703e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800703a:	2b02      	cmp	r3, #2
 800703c:	d130      	bne.n	80070a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	005b      	lsls	r3, r3, #1
 8007048:	2203      	movs	r2, #3
 800704a:	fa02 f303 	lsl.w	r3, r2, r3
 800704e:	43db      	mvns	r3, r3
 8007050:	69ba      	ldr	r2, [r7, #24]
 8007052:	4013      	ands	r3, r2
 8007054:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	68da      	ldr	r2, [r3, #12]
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	005b      	lsls	r3, r3, #1
 800705e:	fa02 f303 	lsl.w	r3, r2, r3
 8007062:	69ba      	ldr	r2, [r7, #24]
 8007064:	4313      	orrs	r3, r2
 8007066:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	69ba      	ldr	r2, [r7, #24]
 800706c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007074:	2201      	movs	r2, #1
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	fa02 f303 	lsl.w	r3, r2, r3
 800707c:	43db      	mvns	r3, r3
 800707e:	69ba      	ldr	r2, [r7, #24]
 8007080:	4013      	ands	r3, r2
 8007082:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	091b      	lsrs	r3, r3, #4
 800708a:	f003 0201 	and.w	r2, r3, #1
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	fa02 f303 	lsl.w	r3, r2, r3
 8007094:	69ba      	ldr	r2, [r7, #24]
 8007096:	4313      	orrs	r3, r2
 8007098:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	69ba      	ldr	r2, [r7, #24]
 800709e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f003 0303 	and.w	r3, r3, #3
 80070a8:	2b03      	cmp	r3, #3
 80070aa:	d017      	beq.n	80070dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	2203      	movs	r2, #3
 80070b8:	fa02 f303 	lsl.w	r3, r2, r3
 80070bc:	43db      	mvns	r3, r3
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	4013      	ands	r3, r2
 80070c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	689a      	ldr	r2, [r3, #8]
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	005b      	lsls	r3, r3, #1
 80070cc:	fa02 f303 	lsl.w	r3, r2, r3
 80070d0:	69ba      	ldr	r2, [r7, #24]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	69ba      	ldr	r2, [r7, #24]
 80070da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	f003 0303 	and.w	r3, r3, #3
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d123      	bne.n	8007130 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	08da      	lsrs	r2, r3, #3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	3208      	adds	r2, #8
 80070f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	f003 0307 	and.w	r3, r3, #7
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	220f      	movs	r2, #15
 8007100:	fa02 f303 	lsl.w	r3, r2, r3
 8007104:	43db      	mvns	r3, r3
 8007106:	69ba      	ldr	r2, [r7, #24]
 8007108:	4013      	ands	r3, r2
 800710a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	691a      	ldr	r2, [r3, #16]
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	f003 0307 	and.w	r3, r3, #7
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	fa02 f303 	lsl.w	r3, r2, r3
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	4313      	orrs	r3, r2
 8007120:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	08da      	lsrs	r2, r3, #3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	3208      	adds	r2, #8
 800712a:	69b9      	ldr	r1, [r7, #24]
 800712c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	005b      	lsls	r3, r3, #1
 800713a:	2203      	movs	r2, #3
 800713c:	fa02 f303 	lsl.w	r3, r2, r3
 8007140:	43db      	mvns	r3, r3
 8007142:	69ba      	ldr	r2, [r7, #24]
 8007144:	4013      	ands	r3, r2
 8007146:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f003 0203 	and.w	r2, r3, #3
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	005b      	lsls	r3, r3, #1
 8007154:	fa02 f303 	lsl.w	r3, r2, r3
 8007158:	69ba      	ldr	r2, [r7, #24]
 800715a:	4313      	orrs	r3, r2
 800715c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	69ba      	ldr	r2, [r7, #24]
 8007162:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800716c:	2b00      	cmp	r3, #0
 800716e:	f000 80c0 	beq.w	80072f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007172:	2300      	movs	r3, #0
 8007174:	60fb      	str	r3, [r7, #12]
 8007176:	4b66      	ldr	r3, [pc, #408]	@ (8007310 <HAL_GPIO_Init+0x324>)
 8007178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800717a:	4a65      	ldr	r2, [pc, #404]	@ (8007310 <HAL_GPIO_Init+0x324>)
 800717c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007180:	6453      	str	r3, [r2, #68]	@ 0x44
 8007182:	4b63      	ldr	r3, [pc, #396]	@ (8007310 <HAL_GPIO_Init+0x324>)
 8007184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007186:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800718a:	60fb      	str	r3, [r7, #12]
 800718c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800718e:	4a61      	ldr	r2, [pc, #388]	@ (8007314 <HAL_GPIO_Init+0x328>)
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	089b      	lsrs	r3, r3, #2
 8007194:	3302      	adds	r3, #2
 8007196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800719a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	220f      	movs	r2, #15
 80071a6:	fa02 f303 	lsl.w	r3, r2, r3
 80071aa:	43db      	mvns	r3, r3
 80071ac:	69ba      	ldr	r2, [r7, #24]
 80071ae:	4013      	ands	r3, r2
 80071b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a58      	ldr	r2, [pc, #352]	@ (8007318 <HAL_GPIO_Init+0x32c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d037      	beq.n	800722a <HAL_GPIO_Init+0x23e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a57      	ldr	r2, [pc, #348]	@ (800731c <HAL_GPIO_Init+0x330>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d031      	beq.n	8007226 <HAL_GPIO_Init+0x23a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a56      	ldr	r2, [pc, #344]	@ (8007320 <HAL_GPIO_Init+0x334>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d02b      	beq.n	8007222 <HAL_GPIO_Init+0x236>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a55      	ldr	r2, [pc, #340]	@ (8007324 <HAL_GPIO_Init+0x338>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d025      	beq.n	800721e <HAL_GPIO_Init+0x232>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a54      	ldr	r2, [pc, #336]	@ (8007328 <HAL_GPIO_Init+0x33c>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d01f      	beq.n	800721a <HAL_GPIO_Init+0x22e>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a53      	ldr	r2, [pc, #332]	@ (800732c <HAL_GPIO_Init+0x340>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d019      	beq.n	8007216 <HAL_GPIO_Init+0x22a>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a52      	ldr	r2, [pc, #328]	@ (8007330 <HAL_GPIO_Init+0x344>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d013      	beq.n	8007212 <HAL_GPIO_Init+0x226>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a51      	ldr	r2, [pc, #324]	@ (8007334 <HAL_GPIO_Init+0x348>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00d      	beq.n	800720e <HAL_GPIO_Init+0x222>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a50      	ldr	r2, [pc, #320]	@ (8007338 <HAL_GPIO_Init+0x34c>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d007      	beq.n	800720a <HAL_GPIO_Init+0x21e>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a4f      	ldr	r2, [pc, #316]	@ (800733c <HAL_GPIO_Init+0x350>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d101      	bne.n	8007206 <HAL_GPIO_Init+0x21a>
 8007202:	2309      	movs	r3, #9
 8007204:	e012      	b.n	800722c <HAL_GPIO_Init+0x240>
 8007206:	230a      	movs	r3, #10
 8007208:	e010      	b.n	800722c <HAL_GPIO_Init+0x240>
 800720a:	2308      	movs	r3, #8
 800720c:	e00e      	b.n	800722c <HAL_GPIO_Init+0x240>
 800720e:	2307      	movs	r3, #7
 8007210:	e00c      	b.n	800722c <HAL_GPIO_Init+0x240>
 8007212:	2306      	movs	r3, #6
 8007214:	e00a      	b.n	800722c <HAL_GPIO_Init+0x240>
 8007216:	2305      	movs	r3, #5
 8007218:	e008      	b.n	800722c <HAL_GPIO_Init+0x240>
 800721a:	2304      	movs	r3, #4
 800721c:	e006      	b.n	800722c <HAL_GPIO_Init+0x240>
 800721e:	2303      	movs	r3, #3
 8007220:	e004      	b.n	800722c <HAL_GPIO_Init+0x240>
 8007222:	2302      	movs	r3, #2
 8007224:	e002      	b.n	800722c <HAL_GPIO_Init+0x240>
 8007226:	2301      	movs	r3, #1
 8007228:	e000      	b.n	800722c <HAL_GPIO_Init+0x240>
 800722a:	2300      	movs	r3, #0
 800722c:	69fa      	ldr	r2, [r7, #28]
 800722e:	f002 0203 	and.w	r2, r2, #3
 8007232:	0092      	lsls	r2, r2, #2
 8007234:	4093      	lsls	r3, r2
 8007236:	69ba      	ldr	r2, [r7, #24]
 8007238:	4313      	orrs	r3, r2
 800723a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800723c:	4935      	ldr	r1, [pc, #212]	@ (8007314 <HAL_GPIO_Init+0x328>)
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	089b      	lsrs	r3, r3, #2
 8007242:	3302      	adds	r3, #2
 8007244:	69ba      	ldr	r2, [r7, #24]
 8007246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800724a:	4b3d      	ldr	r3, [pc, #244]	@ (8007340 <HAL_GPIO_Init+0x354>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	43db      	mvns	r3, r3
 8007254:	69ba      	ldr	r2, [r7, #24]
 8007256:	4013      	ands	r3, r2
 8007258:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007266:	69ba      	ldr	r2, [r7, #24]
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	4313      	orrs	r3, r2
 800726c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800726e:	4a34      	ldr	r2, [pc, #208]	@ (8007340 <HAL_GPIO_Init+0x354>)
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007274:	4b32      	ldr	r3, [pc, #200]	@ (8007340 <HAL_GPIO_Init+0x354>)
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	43db      	mvns	r3, r3
 800727e:	69ba      	ldr	r2, [r7, #24]
 8007280:	4013      	ands	r3, r2
 8007282:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d003      	beq.n	8007298 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007290:	69ba      	ldr	r2, [r7, #24]
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	4313      	orrs	r3, r2
 8007296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007298:	4a29      	ldr	r2, [pc, #164]	@ (8007340 <HAL_GPIO_Init+0x354>)
 800729a:	69bb      	ldr	r3, [r7, #24]
 800729c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800729e:	4b28      	ldr	r3, [pc, #160]	@ (8007340 <HAL_GPIO_Init+0x354>)
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	43db      	mvns	r3, r3
 80072a8:	69ba      	ldr	r2, [r7, #24]
 80072aa:	4013      	ands	r3, r2
 80072ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80072ba:	69ba      	ldr	r2, [r7, #24]
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	4313      	orrs	r3, r2
 80072c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80072c2:	4a1f      	ldr	r2, [pc, #124]	@ (8007340 <HAL_GPIO_Init+0x354>)
 80072c4:	69bb      	ldr	r3, [r7, #24]
 80072c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80072c8:	4b1d      	ldr	r3, [pc, #116]	@ (8007340 <HAL_GPIO_Init+0x354>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	43db      	mvns	r3, r3
 80072d2:	69ba      	ldr	r2, [r7, #24]
 80072d4:	4013      	ands	r3, r2
 80072d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d003      	beq.n	80072ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80072e4:	69ba      	ldr	r2, [r7, #24]
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80072ec:	4a14      	ldr	r2, [pc, #80]	@ (8007340 <HAL_GPIO_Init+0x354>)
 80072ee:	69bb      	ldr	r3, [r7, #24]
 80072f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	3301      	adds	r3, #1
 80072f6:	61fb      	str	r3, [r7, #28]
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	2b0f      	cmp	r3, #15
 80072fc:	f67f ae84 	bls.w	8007008 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007300:	bf00      	nop
 8007302:	bf00      	nop
 8007304:	3724      	adds	r7, #36	@ 0x24
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	40023800 	.word	0x40023800
 8007314:	40013800 	.word	0x40013800
 8007318:	40020000 	.word	0x40020000
 800731c:	40020400 	.word	0x40020400
 8007320:	40020800 	.word	0x40020800
 8007324:	40020c00 	.word	0x40020c00
 8007328:	40021000 	.word	0x40021000
 800732c:	40021400 	.word	0x40021400
 8007330:	40021800 	.word	0x40021800
 8007334:	40021c00 	.word	0x40021c00
 8007338:	40022000 	.word	0x40022000
 800733c:	40022400 	.word	0x40022400
 8007340:	40013c00 	.word	0x40013c00

08007344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	460b      	mov	r3, r1
 800734e:	807b      	strh	r3, [r7, #2]
 8007350:	4613      	mov	r3, r2
 8007352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007354:	787b      	ldrb	r3, [r7, #1]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800735a:	887a      	ldrh	r2, [r7, #2]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007360:	e003      	b.n	800736a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007362:	887b      	ldrh	r3, [r7, #2]
 8007364:	041a      	lsls	r2, r3, #16
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	619a      	str	r2, [r3, #24]
}
 800736a:	bf00      	nop
 800736c:	370c      	adds	r7, #12
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr

08007376 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007376:	b480      	push	{r7}
 8007378:	b085      	sub	sp, #20
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
 800737e:	460b      	mov	r3, r1
 8007380:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007388:	887a      	ldrh	r2, [r7, #2]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	4013      	ands	r3, r2
 800738e:	041a      	lsls	r2, r3, #16
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	43d9      	mvns	r1, r3
 8007394:	887b      	ldrh	r3, [r7, #2]
 8007396:	400b      	ands	r3, r1
 8007398:	431a      	orrs	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	619a      	str	r2, [r3, #24]
}
 800739e:	bf00      	nop
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
	...

080073ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	4603      	mov	r3, r0
 80073b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80073b6:	4b08      	ldr	r3, [pc, #32]	@ (80073d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073b8:	695a      	ldr	r2, [r3, #20]
 80073ba:	88fb      	ldrh	r3, [r7, #6]
 80073bc:	4013      	ands	r3, r2
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d006      	beq.n	80073d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80073c2:	4a05      	ldr	r2, [pc, #20]	@ (80073d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073c4:	88fb      	ldrh	r3, [r7, #6]
 80073c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80073c8:	88fb      	ldrh	r3, [r7, #6]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fe fc08 	bl	8005be0 <HAL_GPIO_EXTI_Callback>
  }
}
 80073d0:	bf00      	nop
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40013c00 	.word	0x40013c00

080073dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e12b      	b.n	8007646 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d106      	bne.n	8007408 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f7fe fcd8 	bl	8005db8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2224      	movs	r2, #36	@ 0x24
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f022 0201 	bic.w	r2, r2, #1
 800741e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800742e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800743e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007440:	f001 fc9c 	bl	8008d7c <HAL_RCC_GetPCLK1Freq>
 8007444:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	4a81      	ldr	r2, [pc, #516]	@ (8007650 <HAL_I2C_Init+0x274>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d807      	bhi.n	8007460 <HAL_I2C_Init+0x84>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	4a80      	ldr	r2, [pc, #512]	@ (8007654 <HAL_I2C_Init+0x278>)
 8007454:	4293      	cmp	r3, r2
 8007456:	bf94      	ite	ls
 8007458:	2301      	movls	r3, #1
 800745a:	2300      	movhi	r3, #0
 800745c:	b2db      	uxtb	r3, r3
 800745e:	e006      	b.n	800746e <HAL_I2C_Init+0x92>
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	4a7d      	ldr	r2, [pc, #500]	@ (8007658 <HAL_I2C_Init+0x27c>)
 8007464:	4293      	cmp	r3, r2
 8007466:	bf94      	ite	ls
 8007468:	2301      	movls	r3, #1
 800746a:	2300      	movhi	r3, #0
 800746c:	b2db      	uxtb	r3, r3
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e0e7      	b.n	8007646 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4a78      	ldr	r2, [pc, #480]	@ (800765c <HAL_I2C_Init+0x280>)
 800747a:	fba2 2303 	umull	r2, r3, r2, r3
 800747e:	0c9b      	lsrs	r3, r3, #18
 8007480:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	430a      	orrs	r2, r1
 8007494:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6a1b      	ldr	r3, [r3, #32]
 800749c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	4a6a      	ldr	r2, [pc, #424]	@ (8007650 <HAL_I2C_Init+0x274>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d802      	bhi.n	80074b0 <HAL_I2C_Init+0xd4>
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	3301      	adds	r3, #1
 80074ae:	e009      	b.n	80074c4 <HAL_I2C_Init+0xe8>
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80074b6:	fb02 f303 	mul.w	r3, r2, r3
 80074ba:	4a69      	ldr	r2, [pc, #420]	@ (8007660 <HAL_I2C_Init+0x284>)
 80074bc:	fba2 2303 	umull	r2, r3, r2, r3
 80074c0:	099b      	lsrs	r3, r3, #6
 80074c2:	3301      	adds	r3, #1
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	6812      	ldr	r2, [r2, #0]
 80074c8:	430b      	orrs	r3, r1
 80074ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	69db      	ldr	r3, [r3, #28]
 80074d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80074d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	495c      	ldr	r1, [pc, #368]	@ (8007650 <HAL_I2C_Init+0x274>)
 80074e0:	428b      	cmp	r3, r1
 80074e2:	d819      	bhi.n	8007518 <HAL_I2C_Init+0x13c>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	1e59      	subs	r1, r3, #1
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80074f2:	1c59      	adds	r1, r3, #1
 80074f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80074f8:	400b      	ands	r3, r1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <HAL_I2C_Init+0x138>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	1e59      	subs	r1, r3, #1
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	005b      	lsls	r3, r3, #1
 8007508:	fbb1 f3f3 	udiv	r3, r1, r3
 800750c:	3301      	adds	r3, #1
 800750e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007512:	e051      	b.n	80075b8 <HAL_I2C_Init+0x1dc>
 8007514:	2304      	movs	r3, #4
 8007516:	e04f      	b.n	80075b8 <HAL_I2C_Init+0x1dc>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d111      	bne.n	8007544 <HAL_I2C_Init+0x168>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	1e58      	subs	r0, r3, #1
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6859      	ldr	r1, [r3, #4]
 8007528:	460b      	mov	r3, r1
 800752a:	005b      	lsls	r3, r3, #1
 800752c:	440b      	add	r3, r1
 800752e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007532:	3301      	adds	r3, #1
 8007534:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007538:	2b00      	cmp	r3, #0
 800753a:	bf0c      	ite	eq
 800753c:	2301      	moveq	r3, #1
 800753e:	2300      	movne	r3, #0
 8007540:	b2db      	uxtb	r3, r3
 8007542:	e012      	b.n	800756a <HAL_I2C_Init+0x18e>
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	1e58      	subs	r0, r3, #1
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6859      	ldr	r1, [r3, #4]
 800754c:	460b      	mov	r3, r1
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	440b      	add	r3, r1
 8007552:	0099      	lsls	r1, r3, #2
 8007554:	440b      	add	r3, r1
 8007556:	fbb0 f3f3 	udiv	r3, r0, r3
 800755a:	3301      	adds	r3, #1
 800755c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007560:	2b00      	cmp	r3, #0
 8007562:	bf0c      	ite	eq
 8007564:	2301      	moveq	r3, #1
 8007566:	2300      	movne	r3, #0
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <HAL_I2C_Init+0x196>
 800756e:	2301      	movs	r3, #1
 8007570:	e022      	b.n	80075b8 <HAL_I2C_Init+0x1dc>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10e      	bne.n	8007598 <HAL_I2C_Init+0x1bc>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	1e58      	subs	r0, r3, #1
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6859      	ldr	r1, [r3, #4]
 8007582:	460b      	mov	r3, r1
 8007584:	005b      	lsls	r3, r3, #1
 8007586:	440b      	add	r3, r1
 8007588:	fbb0 f3f3 	udiv	r3, r0, r3
 800758c:	3301      	adds	r3, #1
 800758e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007592:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007596:	e00f      	b.n	80075b8 <HAL_I2C_Init+0x1dc>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	1e58      	subs	r0, r3, #1
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6859      	ldr	r1, [r3, #4]
 80075a0:	460b      	mov	r3, r1
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	440b      	add	r3, r1
 80075a6:	0099      	lsls	r1, r3, #2
 80075a8:	440b      	add	r3, r1
 80075aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80075ae:	3301      	adds	r3, #1
 80075b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80075b8:	6879      	ldr	r1, [r7, #4]
 80075ba:	6809      	ldr	r1, [r1, #0]
 80075bc:	4313      	orrs	r3, r2
 80075be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	69da      	ldr	r2, [r3, #28]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	431a      	orrs	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	430a      	orrs	r2, r1
 80075da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80075e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	6911      	ldr	r1, [r2, #16]
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	68d2      	ldr	r2, [r2, #12]
 80075f2:	4311      	orrs	r1, r2
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	6812      	ldr	r2, [r2, #0]
 80075f8:	430b      	orrs	r3, r1
 80075fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	695a      	ldr	r2, [r3, #20]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	699b      	ldr	r3, [r3, #24]
 800760e:	431a      	orrs	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	430a      	orrs	r2, r1
 8007616:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f042 0201 	orr.w	r2, r2, #1
 8007626:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2220      	movs	r2, #32
 8007632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	000186a0 	.word	0x000186a0
 8007654:	001e847f 	.word	0x001e847f
 8007658:	003d08ff 	.word	0x003d08ff
 800765c:	431bde83 	.word	0x431bde83
 8007660:	10624dd3 	.word	0x10624dd3

08007664 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b088      	sub	sp, #32
 8007668:	af02      	add	r7, sp, #8
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	4608      	mov	r0, r1
 800766e:	4611      	mov	r1, r2
 8007670:	461a      	mov	r2, r3
 8007672:	4603      	mov	r3, r0
 8007674:	817b      	strh	r3, [r7, #10]
 8007676:	460b      	mov	r3, r1
 8007678:	813b      	strh	r3, [r7, #8]
 800767a:	4613      	mov	r3, r2
 800767c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800767e:	f7fe ffad 	bl	80065dc <HAL_GetTick>
 8007682:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800768a:	b2db      	uxtb	r3, r3
 800768c:	2b20      	cmp	r3, #32
 800768e:	f040 80d9 	bne.w	8007844 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	9300      	str	r3, [sp, #0]
 8007696:	2319      	movs	r3, #25
 8007698:	2201      	movs	r2, #1
 800769a:	496d      	ldr	r1, [pc, #436]	@ (8007850 <HAL_I2C_Mem_Write+0x1ec>)
 800769c:	68f8      	ldr	r0, [r7, #12]
 800769e:	f000 fc8b 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 80076a2:	4603      	mov	r3, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d001      	beq.n	80076ac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80076a8:	2302      	movs	r3, #2
 80076aa:	e0cc      	b.n	8007846 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d101      	bne.n	80076ba <HAL_I2C_Mem_Write+0x56>
 80076b6:	2302      	movs	r3, #2
 80076b8:	e0c5      	b.n	8007846 <HAL_I2C_Mem_Write+0x1e2>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 0301 	and.w	r3, r3, #1
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d007      	beq.n	80076e0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f042 0201 	orr.w	r2, r2, #1
 80076de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80076ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2221      	movs	r2, #33	@ 0x21
 80076f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2240      	movs	r2, #64	@ 0x40
 80076fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6a3a      	ldr	r2, [r7, #32]
 800770a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007710:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007716:	b29a      	uxth	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	4a4d      	ldr	r2, [pc, #308]	@ (8007854 <HAL_I2C_Mem_Write+0x1f0>)
 8007720:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007722:	88f8      	ldrh	r0, [r7, #6]
 8007724:	893a      	ldrh	r2, [r7, #8]
 8007726:	8979      	ldrh	r1, [r7, #10]
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	9301      	str	r3, [sp, #4]
 800772c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772e:	9300      	str	r3, [sp, #0]
 8007730:	4603      	mov	r3, r0
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f000 fac2 	bl	8007cbc <I2C_RequestMemoryWrite>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d052      	beq.n	80077e4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e081      	b.n	8007846 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007746:	68f8      	ldr	r0, [r7, #12]
 8007748:	f000 fd50 	bl	80081ec <I2C_WaitOnTXEFlagUntilTimeout>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00d      	beq.n	800776e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007756:	2b04      	cmp	r3, #4
 8007758:	d107      	bne.n	800776a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007768:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e06b      	b.n	8007846 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007772:	781a      	ldrb	r2, [r3, #0]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800777e:	1c5a      	adds	r2, r3, #1
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007788:	3b01      	subs	r3, #1
 800778a:	b29a      	uxth	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007794:	b29b      	uxth	r3, r3
 8007796:	3b01      	subs	r3, #1
 8007798:	b29a      	uxth	r2, r3
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	f003 0304 	and.w	r3, r3, #4
 80077a8:	2b04      	cmp	r3, #4
 80077aa:	d11b      	bne.n	80077e4 <HAL_I2C_Mem_Write+0x180>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d017      	beq.n	80077e4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b8:	781a      	ldrb	r2, [r3, #0]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077c4:	1c5a      	adds	r2, r3, #1
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077ce:	3b01      	subs	r3, #1
 80077d0:	b29a      	uxth	r2, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077da:	b29b      	uxth	r3, r3
 80077dc:	3b01      	subs	r3, #1
 80077de:	b29a      	uxth	r2, r3
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d1aa      	bne.n	8007742 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077ec:	697a      	ldr	r2, [r7, #20]
 80077ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f000 fd43 	bl	800827c <I2C_WaitOnBTFFlagUntilTimeout>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00d      	beq.n	8007818 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007800:	2b04      	cmp	r3, #4
 8007802:	d107      	bne.n	8007814 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007812:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	e016      	b.n	8007846 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007826:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2220      	movs	r2, #32
 800782c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007840:	2300      	movs	r3, #0
 8007842:	e000      	b.n	8007846 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007844:	2302      	movs	r3, #2
  }
}
 8007846:	4618      	mov	r0, r3
 8007848:	3718      	adds	r7, #24
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	00100002 	.word	0x00100002
 8007854:	ffff0000 	.word	0xffff0000

08007858 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b08c      	sub	sp, #48	@ 0x30
 800785c:	af02      	add	r7, sp, #8
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	4608      	mov	r0, r1
 8007862:	4611      	mov	r1, r2
 8007864:	461a      	mov	r2, r3
 8007866:	4603      	mov	r3, r0
 8007868:	817b      	strh	r3, [r7, #10]
 800786a:	460b      	mov	r3, r1
 800786c:	813b      	strh	r3, [r7, #8]
 800786e:	4613      	mov	r3, r2
 8007870:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007872:	f7fe feb3 	bl	80065dc <HAL_GetTick>
 8007876:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800787e:	b2db      	uxtb	r3, r3
 8007880:	2b20      	cmp	r3, #32
 8007882:	f040 8214 	bne.w	8007cae <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007888:	9300      	str	r3, [sp, #0]
 800788a:	2319      	movs	r3, #25
 800788c:	2201      	movs	r2, #1
 800788e:	497b      	ldr	r1, [pc, #492]	@ (8007a7c <HAL_I2C_Mem_Read+0x224>)
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f000 fb91 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d001      	beq.n	80078a0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800789c:	2302      	movs	r3, #2
 800789e:	e207      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d101      	bne.n	80078ae <HAL_I2C_Mem_Read+0x56>
 80078aa:	2302      	movs	r3, #2
 80078ac:	e200      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 0301 	and.w	r3, r3, #1
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d007      	beq.n	80078d4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f042 0201 	orr.w	r2, r2, #1
 80078d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2222      	movs	r2, #34	@ 0x22
 80078e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2240      	movs	r2, #64	@ 0x40
 80078f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007904:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800790a:	b29a      	uxth	r2, r3
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	4a5b      	ldr	r2, [pc, #364]	@ (8007a80 <HAL_I2C_Mem_Read+0x228>)
 8007914:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007916:	88f8      	ldrh	r0, [r7, #6]
 8007918:	893a      	ldrh	r2, [r7, #8]
 800791a:	8979      	ldrh	r1, [r7, #10]
 800791c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791e:	9301      	str	r3, [sp, #4]
 8007920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007922:	9300      	str	r3, [sp, #0]
 8007924:	4603      	mov	r3, r0
 8007926:	68f8      	ldr	r0, [r7, #12]
 8007928:	f000 fa5e 	bl	8007de8 <I2C_RequestMemoryRead>
 800792c:	4603      	mov	r3, r0
 800792e:	2b00      	cmp	r3, #0
 8007930:	d001      	beq.n	8007936 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e1bc      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800793a:	2b00      	cmp	r3, #0
 800793c:	d113      	bne.n	8007966 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800793e:	2300      	movs	r3, #0
 8007940:	623b      	str	r3, [r7, #32]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	695b      	ldr	r3, [r3, #20]
 8007948:	623b      	str	r3, [r7, #32]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	623b      	str	r3, [r7, #32]
 8007952:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007962:	601a      	str	r2, [r3, #0]
 8007964:	e190      	b.n	8007c88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800796a:	2b01      	cmp	r3, #1
 800796c:	d11b      	bne.n	80079a6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800797c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800797e:	2300      	movs	r3, #0
 8007980:	61fb      	str	r3, [r7, #28]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	61fb      	str	r3, [r7, #28]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	699b      	ldr	r3, [r3, #24]
 8007990:	61fb      	str	r3, [r7, #28]
 8007992:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079a2:	601a      	str	r2, [r3, #0]
 80079a4:	e170      	b.n	8007c88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	d11b      	bne.n	80079e6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079bc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079ce:	2300      	movs	r3, #0
 80079d0:	61bb      	str	r3, [r7, #24]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	695b      	ldr	r3, [r3, #20]
 80079d8:	61bb      	str	r3, [r7, #24]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	699b      	ldr	r3, [r3, #24]
 80079e0:	61bb      	str	r3, [r7, #24]
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	e150      	b.n	8007c88 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079e6:	2300      	movs	r3, #0
 80079e8:	617b      	str	r3, [r7, #20]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	695b      	ldr	r3, [r3, #20]
 80079f0:	617b      	str	r3, [r7, #20]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	617b      	str	r3, [r7, #20]
 80079fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80079fc:	e144      	b.n	8007c88 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a02:	2b03      	cmp	r3, #3
 8007a04:	f200 80f1 	bhi.w	8007bea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d123      	bne.n	8007a58 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007a14:	68f8      	ldr	r0, [r7, #12]
 8007a16:	f000 fc79 	bl	800830c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d001      	beq.n	8007a24 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	e145      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	691a      	ldr	r2, [r3, #16]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a2e:	b2d2      	uxtb	r2, r2
 8007a30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a36:	1c5a      	adds	r2, r3, #1
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a40:	3b01      	subs	r3, #1
 8007a42:	b29a      	uxth	r2, r3
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	3b01      	subs	r3, #1
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007a56:	e117      	b.n	8007c88 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	d14e      	bne.n	8007afe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a62:	9300      	str	r3, [sp, #0]
 8007a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a66:	2200      	movs	r2, #0
 8007a68:	4906      	ldr	r1, [pc, #24]	@ (8007a84 <HAL_I2C_Mem_Read+0x22c>)
 8007a6a:	68f8      	ldr	r0, [r7, #12]
 8007a6c:	f000 faa4 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d008      	beq.n	8007a88 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e11a      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
 8007a7a:	bf00      	nop
 8007a7c:	00100002 	.word	0x00100002
 8007a80:	ffff0000 	.word	0xffff0000
 8007a84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	691a      	ldr	r2, [r3, #16]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aaa:	1c5a      	adds	r2, r3, #1
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	b29a      	uxth	r2, r3
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	3b01      	subs	r3, #1
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	691a      	ldr	r2, [r3, #16]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad4:	b2d2      	uxtb	r2, r2
 8007ad6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007adc:	1c5a      	adds	r2, r3, #1
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	3b01      	subs	r3, #1
 8007af6:	b29a      	uxth	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007afc:	e0c4      	b.n	8007c88 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b00:	9300      	str	r3, [sp, #0]
 8007b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b04:	2200      	movs	r2, #0
 8007b06:	496c      	ldr	r1, [pc, #432]	@ (8007cb8 <HAL_I2C_Mem_Read+0x460>)
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	f000 fa55 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d001      	beq.n	8007b18 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007b14:	2301      	movs	r3, #1
 8007b16:	e0cb      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	691a      	ldr	r2, [r3, #16]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b32:	b2d2      	uxtb	r2, r2
 8007b34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3a:	1c5a      	adds	r2, r3, #1
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b44:	3b01      	subs	r3, #1
 8007b46:	b29a      	uxth	r2, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	3b01      	subs	r3, #1
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5c:	9300      	str	r3, [sp, #0]
 8007b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b60:	2200      	movs	r2, #0
 8007b62:	4955      	ldr	r1, [pc, #340]	@ (8007cb8 <HAL_I2C_Mem_Read+0x460>)
 8007b64:	68f8      	ldr	r0, [r7, #12]
 8007b66:	f000 fa27 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e09d      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	691a      	ldr	r2, [r3, #16]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b8e:	b2d2      	uxtb	r2, r2
 8007b90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b96:	1c5a      	adds	r2, r3, #1
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ba0:	3b01      	subs	r3, #1
 8007ba2:	b29a      	uxth	r2, r3
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	3b01      	subs	r3, #1
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	691a      	ldr	r2, [r3, #16]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc0:	b2d2      	uxtb	r2, r2
 8007bc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc8:	1c5a      	adds	r2, r3, #1
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bd2:	3b01      	subs	r3, #1
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	3b01      	subs	r3, #1
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007be8:	e04e      	b.n	8007c88 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f000 fb8c 	bl	800830c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d001      	beq.n	8007bfe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e058      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	691a      	ldr	r2, [r3, #16]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c08:	b2d2      	uxtb	r2, r2
 8007c0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c10:	1c5a      	adds	r2, r3, #1
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	b29a      	uxth	r2, r3
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	f003 0304 	and.w	r3, r3, #4
 8007c3a:	2b04      	cmp	r3, #4
 8007c3c:	d124      	bne.n	8007c88 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c42:	2b03      	cmp	r3, #3
 8007c44:	d107      	bne.n	8007c56 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c54:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	691a      	ldr	r2, [r3, #16]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c60:	b2d2      	uxtb	r2, r2
 8007c62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c68:	1c5a      	adds	r2, r3, #1
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c72:	3b01      	subs	r3, #1
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	3b01      	subs	r3, #1
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f47f aeb6 	bne.w	80079fe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2220      	movs	r2, #32
 8007c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007caa:	2300      	movs	r3, #0
 8007cac:	e000      	b.n	8007cb0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007cae:	2302      	movs	r3, #2
  }
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3728      	adds	r7, #40	@ 0x28
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	00010004 	.word	0x00010004

08007cbc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b088      	sub	sp, #32
 8007cc0:	af02      	add	r7, sp, #8
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	4608      	mov	r0, r1
 8007cc6:	4611      	mov	r1, r2
 8007cc8:	461a      	mov	r2, r3
 8007cca:	4603      	mov	r3, r0
 8007ccc:	817b      	strh	r3, [r7, #10]
 8007cce:	460b      	mov	r3, r1
 8007cd0:	813b      	strh	r3, [r7, #8]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ce4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce8:	9300      	str	r3, [sp, #0]
 8007cea:	6a3b      	ldr	r3, [r7, #32]
 8007cec:	2200      	movs	r2, #0
 8007cee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f000 f960 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00d      	beq.n	8007d1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d0c:	d103      	bne.n	8007d16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d14:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007d16:	2303      	movs	r3, #3
 8007d18:	e05f      	b.n	8007dda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d1a:	897b      	ldrh	r3, [r7, #10]
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	461a      	mov	r2, r3
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007d28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2c:	6a3a      	ldr	r2, [r7, #32]
 8007d2e:	492d      	ldr	r1, [pc, #180]	@ (8007de4 <I2C_RequestMemoryWrite+0x128>)
 8007d30:	68f8      	ldr	r0, [r7, #12]
 8007d32:	f000 f9bb 	bl	80080ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d001      	beq.n	8007d40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e04c      	b.n	8007dda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d40:	2300      	movs	r3, #0
 8007d42:	617b      	str	r3, [r7, #20]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	617b      	str	r3, [r7, #20]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	617b      	str	r3, [r7, #20]
 8007d54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d58:	6a39      	ldr	r1, [r7, #32]
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f000 fa46 	bl	80081ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00d      	beq.n	8007d82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6a:	2b04      	cmp	r3, #4
 8007d6c:	d107      	bne.n	8007d7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e02b      	b.n	8007dda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d82:	88fb      	ldrh	r3, [r7, #6]
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d105      	bne.n	8007d94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d88:	893b      	ldrh	r3, [r7, #8]
 8007d8a:	b2da      	uxtb	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	611a      	str	r2, [r3, #16]
 8007d92:	e021      	b.n	8007dd8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007d94:	893b      	ldrh	r3, [r7, #8]
 8007d96:	0a1b      	lsrs	r3, r3, #8
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	b2da      	uxtb	r2, r3
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007da4:	6a39      	ldr	r1, [r7, #32]
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 fa20 	bl	80081ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00d      	beq.n	8007dce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	d107      	bne.n	8007dca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007dc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e005      	b.n	8007dda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007dce:	893b      	ldrh	r3, [r7, #8]
 8007dd0:	b2da      	uxtb	r2, r3
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007dd8:	2300      	movs	r3, #0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3718      	adds	r7, #24
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	00010002 	.word	0x00010002

08007de8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b088      	sub	sp, #32
 8007dec:	af02      	add	r7, sp, #8
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	4608      	mov	r0, r1
 8007df2:	4611      	mov	r1, r2
 8007df4:	461a      	mov	r2, r3
 8007df6:	4603      	mov	r3, r0
 8007df8:	817b      	strh	r3, [r7, #10]
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	813b      	strh	r3, [r7, #8]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e10:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	6a3b      	ldr	r3, [r7, #32]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007e2e:	68f8      	ldr	r0, [r7, #12]
 8007e30:	f000 f8c2 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d00d      	beq.n	8007e56 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e48:	d103      	bne.n	8007e52 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	e0aa      	b.n	8007fac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007e56:	897b      	ldrh	r3, [r7, #10]
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007e64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e68:	6a3a      	ldr	r2, [r7, #32]
 8007e6a:	4952      	ldr	r1, [pc, #328]	@ (8007fb4 <I2C_RequestMemoryRead+0x1cc>)
 8007e6c:	68f8      	ldr	r0, [r7, #12]
 8007e6e:	f000 f91d 	bl	80080ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d001      	beq.n	8007e7c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	e097      	b.n	8007fac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	617b      	str	r3, [r7, #20]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	695b      	ldr	r3, [r3, #20]
 8007e86:	617b      	str	r3, [r7, #20]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	617b      	str	r3, [r7, #20]
 8007e90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e94:	6a39      	ldr	r1, [r7, #32]
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f000 f9a8 	bl	80081ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d00d      	beq.n	8007ebe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea6:	2b04      	cmp	r3, #4
 8007ea8:	d107      	bne.n	8007eba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007eb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e076      	b.n	8007fac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007ebe:	88fb      	ldrh	r3, [r7, #6]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d105      	bne.n	8007ed0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007ec4:	893b      	ldrh	r3, [r7, #8]
 8007ec6:	b2da      	uxtb	r2, r3
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	611a      	str	r2, [r3, #16]
 8007ece:	e021      	b.n	8007f14 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007ed0:	893b      	ldrh	r3, [r7, #8]
 8007ed2:	0a1b      	lsrs	r3, r3, #8
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	b2da      	uxtb	r2, r3
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ee0:	6a39      	ldr	r1, [r7, #32]
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f000 f982 	bl	80081ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00d      	beq.n	8007f0a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef2:	2b04      	cmp	r3, #4
 8007ef4:	d107      	bne.n	8007f06 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	e050      	b.n	8007fac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f0a:	893b      	ldrh	r3, [r7, #8]
 8007f0c:	b2da      	uxtb	r2, r3
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f16:	6a39      	ldr	r1, [r7, #32]
 8007f18:	68f8      	ldr	r0, [r7, #12]
 8007f1a:	f000 f967 	bl	80081ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d00d      	beq.n	8007f40 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f28:	2b04      	cmp	r3, #4
 8007f2a:	d107      	bne.n	8007f3c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f3a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e035      	b.n	8007fac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f4e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f52:	9300      	str	r3, [sp, #0]
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 f82b 	bl	8007fb8 <I2C_WaitOnFlagUntilTimeout>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00d      	beq.n	8007f84 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f76:	d103      	bne.n	8007f80 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e013      	b.n	8007fac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007f84:	897b      	ldrh	r3, [r7, #10]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	f043 0301 	orr.w	r3, r3, #1
 8007f8c:	b2da      	uxtb	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f96:	6a3a      	ldr	r2, [r7, #32]
 8007f98:	4906      	ldr	r1, [pc, #24]	@ (8007fb4 <I2C_RequestMemoryRead+0x1cc>)
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f000 f886 	bl	80080ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d001      	beq.n	8007faa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e000      	b.n	8007fac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3718      	adds	r7, #24
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	00010002 	.word	0x00010002

08007fb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	603b      	str	r3, [r7, #0]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007fc8:	e048      	b.n	800805c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd0:	d044      	beq.n	800805c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fd2:	f7fe fb03 	bl	80065dc <HAL_GetTick>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	69bb      	ldr	r3, [r7, #24]
 8007fda:	1ad3      	subs	r3, r2, r3
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d302      	bcc.n	8007fe8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d139      	bne.n	800805c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	0c1b      	lsrs	r3, r3, #16
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d10d      	bne.n	800800e <I2C_WaitOnFlagUntilTimeout+0x56>
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	695b      	ldr	r3, [r3, #20]
 8007ff8:	43da      	mvns	r2, r3
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	2b00      	cmp	r3, #0
 8008002:	bf0c      	ite	eq
 8008004:	2301      	moveq	r3, #1
 8008006:	2300      	movne	r3, #0
 8008008:	b2db      	uxtb	r3, r3
 800800a:	461a      	mov	r2, r3
 800800c:	e00c      	b.n	8008028 <I2C_WaitOnFlagUntilTimeout+0x70>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	699b      	ldr	r3, [r3, #24]
 8008014:	43da      	mvns	r2, r3
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	4013      	ands	r3, r2
 800801a:	b29b      	uxth	r3, r3
 800801c:	2b00      	cmp	r3, #0
 800801e:	bf0c      	ite	eq
 8008020:	2301      	moveq	r3, #1
 8008022:	2300      	movne	r3, #0
 8008024:	b2db      	uxtb	r3, r3
 8008026:	461a      	mov	r2, r3
 8008028:	79fb      	ldrb	r3, [r7, #7]
 800802a:	429a      	cmp	r2, r3
 800802c:	d116      	bne.n	800805c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2220      	movs	r2, #32
 8008038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008048:	f043 0220 	orr.w	r2, r3, #32
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008058:	2301      	movs	r3, #1
 800805a:	e023      	b.n	80080a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	0c1b      	lsrs	r3, r3, #16
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b01      	cmp	r3, #1
 8008064:	d10d      	bne.n	8008082 <I2C_WaitOnFlagUntilTimeout+0xca>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	695b      	ldr	r3, [r3, #20]
 800806c:	43da      	mvns	r2, r3
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	4013      	ands	r3, r2
 8008072:	b29b      	uxth	r3, r3
 8008074:	2b00      	cmp	r3, #0
 8008076:	bf0c      	ite	eq
 8008078:	2301      	moveq	r3, #1
 800807a:	2300      	movne	r3, #0
 800807c:	b2db      	uxtb	r3, r3
 800807e:	461a      	mov	r2, r3
 8008080:	e00c      	b.n	800809c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	699b      	ldr	r3, [r3, #24]
 8008088:	43da      	mvns	r2, r3
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	4013      	ands	r3, r2
 800808e:	b29b      	uxth	r3, r3
 8008090:	2b00      	cmp	r3, #0
 8008092:	bf0c      	ite	eq
 8008094:	2301      	moveq	r3, #1
 8008096:	2300      	movne	r3, #0
 8008098:	b2db      	uxtb	r3, r3
 800809a:	461a      	mov	r2, r3
 800809c:	79fb      	ldrb	r3, [r7, #7]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d093      	beq.n	8007fca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080a2:	2300      	movs	r3, #0
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3710      	adds	r7, #16
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	607a      	str	r2, [r7, #4]
 80080b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80080ba:	e071      	b.n	80081a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	695b      	ldr	r3, [r3, #20]
 80080c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080ca:	d123      	bne.n	8008114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80080e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2200      	movs	r2, #0
 80080ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2220      	movs	r2, #32
 80080f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008100:	f043 0204 	orr.w	r2, r3, #4
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008110:	2301      	movs	r3, #1
 8008112:	e067      	b.n	80081e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800811a:	d041      	beq.n	80081a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800811c:	f7fe fa5e 	bl	80065dc <HAL_GetTick>
 8008120:	4602      	mov	r2, r0
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	1ad3      	subs	r3, r2, r3
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	429a      	cmp	r2, r3
 800812a:	d302      	bcc.n	8008132 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d136      	bne.n	80081a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	0c1b      	lsrs	r3, r3, #16
 8008136:	b2db      	uxtb	r3, r3
 8008138:	2b01      	cmp	r3, #1
 800813a:	d10c      	bne.n	8008156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	695b      	ldr	r3, [r3, #20]
 8008142:	43da      	mvns	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	4013      	ands	r3, r2
 8008148:	b29b      	uxth	r3, r3
 800814a:	2b00      	cmp	r3, #0
 800814c:	bf14      	ite	ne
 800814e:	2301      	movne	r3, #1
 8008150:	2300      	moveq	r3, #0
 8008152:	b2db      	uxtb	r3, r3
 8008154:	e00b      	b.n	800816e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	43da      	mvns	r2, r3
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	4013      	ands	r3, r2
 8008162:	b29b      	uxth	r3, r3
 8008164:	2b00      	cmp	r3, #0
 8008166:	bf14      	ite	ne
 8008168:	2301      	movne	r3, #1
 800816a:	2300      	moveq	r3, #0
 800816c:	b2db      	uxtb	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	d016      	beq.n	80081a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2200      	movs	r2, #0
 8008176:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2220      	movs	r2, #32
 800817c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800818c:	f043 0220 	orr.w	r2, r3, #32
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	e021      	b.n	80081e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	0c1b      	lsrs	r3, r3, #16
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d10c      	bne.n	80081c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	695b      	ldr	r3, [r3, #20]
 80081b0:	43da      	mvns	r2, r3
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	4013      	ands	r3, r2
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	bf14      	ite	ne
 80081bc:	2301      	movne	r3, #1
 80081be:	2300      	moveq	r3, #0
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	e00b      	b.n	80081dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	699b      	ldr	r3, [r3, #24]
 80081ca:	43da      	mvns	r2, r3
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	4013      	ands	r3, r2
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	bf14      	ite	ne
 80081d6:	2301      	movne	r3, #1
 80081d8:	2300      	moveq	r3, #0
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f47f af6d 	bne.w	80080bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80081f8:	e034      	b.n	8008264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80081fa:	68f8      	ldr	r0, [r7, #12]
 80081fc:	f000 f8e3 	bl	80083c6 <I2C_IsAcknowledgeFailed>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e034      	b.n	8008274 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008210:	d028      	beq.n	8008264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008212:	f7fe f9e3 	bl	80065dc <HAL_GetTick>
 8008216:	4602      	mov	r2, r0
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	1ad3      	subs	r3, r2, r3
 800821c:	68ba      	ldr	r2, [r7, #8]
 800821e:	429a      	cmp	r2, r3
 8008220:	d302      	bcc.n	8008228 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d11d      	bne.n	8008264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008232:	2b80      	cmp	r3, #128	@ 0x80
 8008234:	d016      	beq.n	8008264 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2200      	movs	r2, #0
 800823a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2220      	movs	r2, #32
 8008240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2200      	movs	r2, #0
 8008248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008250:	f043 0220 	orr.w	r2, r3, #32
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2200      	movs	r2, #0
 800825c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e007      	b.n	8008274 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800826e:	2b80      	cmp	r3, #128	@ 0x80
 8008270:	d1c3      	bne.n	80081fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3710      	adds	r7, #16
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008288:	e034      	b.n	80082f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800828a:	68f8      	ldr	r0, [r7, #12]
 800828c:	f000 f89b 	bl	80083c6 <I2C_IsAcknowledgeFailed>
 8008290:	4603      	mov	r3, r0
 8008292:	2b00      	cmp	r3, #0
 8008294:	d001      	beq.n	800829a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e034      	b.n	8008304 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a0:	d028      	beq.n	80082f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082a2:	f7fe f99b 	bl	80065dc <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	68ba      	ldr	r2, [r7, #8]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d302      	bcc.n	80082b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d11d      	bne.n	80082f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	f003 0304 	and.w	r3, r3, #4
 80082c2:	2b04      	cmp	r3, #4
 80082c4:	d016      	beq.n	80082f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2200      	movs	r2, #0
 80082ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2220      	movs	r2, #32
 80082d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e0:	f043 0220 	orr.w	r2, r3, #32
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	e007      	b.n	8008304 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	695b      	ldr	r3, [r3, #20]
 80082fa:	f003 0304 	and.w	r3, r3, #4
 80082fe:	2b04      	cmp	r3, #4
 8008300:	d1c3      	bne.n	800828a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008318:	e049      	b.n	80083ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	695b      	ldr	r3, [r3, #20]
 8008320:	f003 0310 	and.w	r3, r3, #16
 8008324:	2b10      	cmp	r3, #16
 8008326:	d119      	bne.n	800835c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f06f 0210 	mvn.w	r2, #16
 8008330:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2200      	movs	r2, #0
 8008336:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2220      	movs	r2, #32
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2200      	movs	r2, #0
 8008344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008358:	2301      	movs	r3, #1
 800835a:	e030      	b.n	80083be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800835c:	f7fe f93e 	bl	80065dc <HAL_GetTick>
 8008360:	4602      	mov	r2, r0
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	429a      	cmp	r2, r3
 800836a:	d302      	bcc.n	8008372 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d11d      	bne.n	80083ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	695b      	ldr	r3, [r3, #20]
 8008378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800837c:	2b40      	cmp	r3, #64	@ 0x40
 800837e:	d016      	beq.n	80083ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2220      	movs	r2, #32
 800838a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800839a:	f043 0220 	orr.w	r2, r3, #32
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e007      	b.n	80083be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	695b      	ldr	r3, [r3, #20]
 80083b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b8:	2b40      	cmp	r3, #64	@ 0x40
 80083ba:	d1ae      	bne.n	800831a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b083      	sub	sp, #12
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	695b      	ldr	r3, [r3, #20]
 80083d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083dc:	d11b      	bne.n	8008416 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80083e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2220      	movs	r2, #32
 80083f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2200      	movs	r2, #0
 80083fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008402:	f043 0204 	orr.w	r2, r3, #4
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2200      	movs	r2, #0
 800840e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e000      	b.n	8008418 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008416:	2300      	movs	r3, #0
}
 8008418:	4618      	mov	r0, r3
 800841a:	370c      	adds	r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr

08008424 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008434:	b2db      	uxtb	r3, r3
 8008436:	2b20      	cmp	r3, #32
 8008438:	d129      	bne.n	800848e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2224      	movs	r2, #36	@ 0x24
 800843e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f022 0201 	bic.w	r2, r2, #1
 8008450:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f022 0210 	bic.w	r2, r2, #16
 8008460:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	683a      	ldr	r2, [r7, #0]
 800846e:	430a      	orrs	r2, r1
 8008470:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f042 0201 	orr.w	r2, r2, #1
 8008480:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2220      	movs	r2, #32
 8008486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800848a:	2300      	movs	r3, #0
 800848c:	e000      	b.n	8008490 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800848e:	2302      	movs	r3, #2
  }
}
 8008490:	4618      	mov	r0, r3
 8008492:	370c      	adds	r7, #12
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80084a6:	2300      	movs	r3, #0
 80084a8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	2b20      	cmp	r3, #32
 80084b4:	d12a      	bne.n	800850c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2224      	movs	r2, #36	@ 0x24
 80084ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f022 0201 	bic.w	r2, r2, #1
 80084cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80084d6:	89fb      	ldrh	r3, [r7, #14]
 80084d8:	f023 030f 	bic.w	r3, r3, #15
 80084dc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	b29a      	uxth	r2, r3
 80084e2:	89fb      	ldrh	r3, [r7, #14]
 80084e4:	4313      	orrs	r3, r2
 80084e6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	89fa      	ldrh	r2, [r7, #14]
 80084ee:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f042 0201 	orr.w	r2, r2, #1
 80084fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2220      	movs	r2, #32
 8008504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8008508:	2300      	movs	r3, #0
 800850a:	e000      	b.n	800850e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800850c:	2302      	movs	r3, #2
  }
}
 800850e:	4618      	mov	r0, r3
 8008510:	3714      	adds	r7, #20
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr
	...

0800851c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d101      	bne.n	800852e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	e267      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f003 0301 	and.w	r3, r3, #1
 8008536:	2b00      	cmp	r3, #0
 8008538:	d075      	beq.n	8008626 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800853a:	4b88      	ldr	r3, [pc, #544]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	f003 030c 	and.w	r3, r3, #12
 8008542:	2b04      	cmp	r3, #4
 8008544:	d00c      	beq.n	8008560 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008546:	4b85      	ldr	r3, [pc, #532]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800854e:	2b08      	cmp	r3, #8
 8008550:	d112      	bne.n	8008578 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008552:	4b82      	ldr	r3, [pc, #520]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800855a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800855e:	d10b      	bne.n	8008578 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008560:	4b7e      	ldr	r3, [pc, #504]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008568:	2b00      	cmp	r3, #0
 800856a:	d05b      	beq.n	8008624 <HAL_RCC_OscConfig+0x108>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d157      	bne.n	8008624 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008574:	2301      	movs	r3, #1
 8008576:	e242      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008580:	d106      	bne.n	8008590 <HAL_RCC_OscConfig+0x74>
 8008582:	4b76      	ldr	r3, [pc, #472]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a75      	ldr	r2, [pc, #468]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800858c:	6013      	str	r3, [r2, #0]
 800858e:	e01d      	b.n	80085cc <HAL_RCC_OscConfig+0xb0>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008598:	d10c      	bne.n	80085b4 <HAL_RCC_OscConfig+0x98>
 800859a:	4b70      	ldr	r3, [pc, #448]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a6f      	ldr	r2, [pc, #444]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80085a4:	6013      	str	r3, [r2, #0]
 80085a6:	4b6d      	ldr	r3, [pc, #436]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a6c      	ldr	r2, [pc, #432]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085b0:	6013      	str	r3, [r2, #0]
 80085b2:	e00b      	b.n	80085cc <HAL_RCC_OscConfig+0xb0>
 80085b4:	4b69      	ldr	r3, [pc, #420]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a68      	ldr	r2, [pc, #416]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085be:	6013      	str	r3, [r2, #0]
 80085c0:	4b66      	ldr	r3, [pc, #408]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a65      	ldr	r2, [pc, #404]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80085ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d013      	beq.n	80085fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085d4:	f7fe f802 	bl	80065dc <HAL_GetTick>
 80085d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085da:	e008      	b.n	80085ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085dc:	f7fd fffe 	bl	80065dc <HAL_GetTick>
 80085e0:	4602      	mov	r2, r0
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	2b64      	cmp	r3, #100	@ 0x64
 80085e8:	d901      	bls.n	80085ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80085ea:	2303      	movs	r3, #3
 80085ec:	e207      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085ee:	4b5b      	ldr	r3, [pc, #364]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d0f0      	beq.n	80085dc <HAL_RCC_OscConfig+0xc0>
 80085fa:	e014      	b.n	8008626 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085fc:	f7fd ffee 	bl	80065dc <HAL_GetTick>
 8008600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008602:	e008      	b.n	8008616 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008604:	f7fd ffea 	bl	80065dc <HAL_GetTick>
 8008608:	4602      	mov	r2, r0
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	2b64      	cmp	r3, #100	@ 0x64
 8008610:	d901      	bls.n	8008616 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e1f3      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008616:	4b51      	ldr	r3, [pc, #324]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1f0      	bne.n	8008604 <HAL_RCC_OscConfig+0xe8>
 8008622:	e000      	b.n	8008626 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b00      	cmp	r3, #0
 8008630:	d063      	beq.n	80086fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008632:	4b4a      	ldr	r3, [pc, #296]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f003 030c 	and.w	r3, r3, #12
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00b      	beq.n	8008656 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800863e:	4b47      	ldr	r3, [pc, #284]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008646:	2b08      	cmp	r3, #8
 8008648:	d11c      	bne.n	8008684 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800864a:	4b44      	ldr	r3, [pc, #272]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008652:	2b00      	cmp	r3, #0
 8008654:	d116      	bne.n	8008684 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008656:	4b41      	ldr	r3, [pc, #260]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 0302 	and.w	r3, r3, #2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d005      	beq.n	800866e <HAL_RCC_OscConfig+0x152>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d001      	beq.n	800866e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e1c7      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800866e:	4b3b      	ldr	r3, [pc, #236]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	00db      	lsls	r3, r3, #3
 800867c:	4937      	ldr	r1, [pc, #220]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 800867e:	4313      	orrs	r3, r2
 8008680:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008682:	e03a      	b.n	80086fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d020      	beq.n	80086ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800868c:	4b34      	ldr	r3, [pc, #208]	@ (8008760 <HAL_RCC_OscConfig+0x244>)
 800868e:	2201      	movs	r2, #1
 8008690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008692:	f7fd ffa3 	bl	80065dc <HAL_GetTick>
 8008696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008698:	e008      	b.n	80086ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800869a:	f7fd ff9f 	bl	80065dc <HAL_GetTick>
 800869e:	4602      	mov	r2, r0
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	1ad3      	subs	r3, r2, r3
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d901      	bls.n	80086ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80086a8:	2303      	movs	r3, #3
 80086aa:	e1a8      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086ac:	4b2b      	ldr	r3, [pc, #172]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d0f0      	beq.n	800869a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086b8:	4b28      	ldr	r3, [pc, #160]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	00db      	lsls	r3, r3, #3
 80086c6:	4925      	ldr	r1, [pc, #148]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80086c8:	4313      	orrs	r3, r2
 80086ca:	600b      	str	r3, [r1, #0]
 80086cc:	e015      	b.n	80086fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086ce:	4b24      	ldr	r3, [pc, #144]	@ (8008760 <HAL_RCC_OscConfig+0x244>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086d4:	f7fd ff82 	bl	80065dc <HAL_GetTick>
 80086d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086da:	e008      	b.n	80086ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086dc:	f7fd ff7e 	bl	80065dc <HAL_GetTick>
 80086e0:	4602      	mov	r2, r0
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	1ad3      	subs	r3, r2, r3
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d901      	bls.n	80086ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80086ea:	2303      	movs	r3, #3
 80086ec:	e187      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086ee:	4b1b      	ldr	r3, [pc, #108]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 0302 	and.w	r3, r3, #2
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1f0      	bne.n	80086dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f003 0308 	and.w	r3, r3, #8
 8008702:	2b00      	cmp	r3, #0
 8008704:	d036      	beq.n	8008774 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d016      	beq.n	800873c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800870e:	4b15      	ldr	r3, [pc, #84]	@ (8008764 <HAL_RCC_OscConfig+0x248>)
 8008710:	2201      	movs	r2, #1
 8008712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008714:	f7fd ff62 	bl	80065dc <HAL_GetTick>
 8008718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800871a:	e008      	b.n	800872e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800871c:	f7fd ff5e 	bl	80065dc <HAL_GetTick>
 8008720:	4602      	mov	r2, r0
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	1ad3      	subs	r3, r2, r3
 8008726:	2b02      	cmp	r3, #2
 8008728:	d901      	bls.n	800872e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800872a:	2303      	movs	r3, #3
 800872c:	e167      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800872e:	4b0b      	ldr	r3, [pc, #44]	@ (800875c <HAL_RCC_OscConfig+0x240>)
 8008730:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008732:	f003 0302 	and.w	r3, r3, #2
 8008736:	2b00      	cmp	r3, #0
 8008738:	d0f0      	beq.n	800871c <HAL_RCC_OscConfig+0x200>
 800873a:	e01b      	b.n	8008774 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800873c:	4b09      	ldr	r3, [pc, #36]	@ (8008764 <HAL_RCC_OscConfig+0x248>)
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008742:	f7fd ff4b 	bl	80065dc <HAL_GetTick>
 8008746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008748:	e00e      	b.n	8008768 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800874a:	f7fd ff47 	bl	80065dc <HAL_GetTick>
 800874e:	4602      	mov	r2, r0
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	1ad3      	subs	r3, r2, r3
 8008754:	2b02      	cmp	r3, #2
 8008756:	d907      	bls.n	8008768 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008758:	2303      	movs	r3, #3
 800875a:	e150      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
 800875c:	40023800 	.word	0x40023800
 8008760:	42470000 	.word	0x42470000
 8008764:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008768:	4b88      	ldr	r3, [pc, #544]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 800876a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800876c:	f003 0302 	and.w	r3, r3, #2
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1ea      	bne.n	800874a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0304 	and.w	r3, r3, #4
 800877c:	2b00      	cmp	r3, #0
 800877e:	f000 8097 	beq.w	80088b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008782:	2300      	movs	r3, #0
 8008784:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008786:	4b81      	ldr	r3, [pc, #516]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800878a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800878e:	2b00      	cmp	r3, #0
 8008790:	d10f      	bne.n	80087b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008792:	2300      	movs	r3, #0
 8008794:	60bb      	str	r3, [r7, #8]
 8008796:	4b7d      	ldr	r3, [pc, #500]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879a:	4a7c      	ldr	r2, [pc, #496]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 800879c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80087a2:	4b7a      	ldr	r3, [pc, #488]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 80087a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087aa:	60bb      	str	r3, [r7, #8]
 80087ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087ae:	2301      	movs	r3, #1
 80087b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087b2:	4b77      	ldr	r3, [pc, #476]	@ (8008990 <HAL_RCC_OscConfig+0x474>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d118      	bne.n	80087f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80087be:	4b74      	ldr	r3, [pc, #464]	@ (8008990 <HAL_RCC_OscConfig+0x474>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a73      	ldr	r2, [pc, #460]	@ (8008990 <HAL_RCC_OscConfig+0x474>)
 80087c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087ca:	f7fd ff07 	bl	80065dc <HAL_GetTick>
 80087ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087d0:	e008      	b.n	80087e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087d2:	f7fd ff03 	bl	80065dc <HAL_GetTick>
 80087d6:	4602      	mov	r2, r0
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	1ad3      	subs	r3, r2, r3
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d901      	bls.n	80087e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80087e0:	2303      	movs	r3, #3
 80087e2:	e10c      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087e4:	4b6a      	ldr	r3, [pc, #424]	@ (8008990 <HAL_RCC_OscConfig+0x474>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d0f0      	beq.n	80087d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d106      	bne.n	8008806 <HAL_RCC_OscConfig+0x2ea>
 80087f8:	4b64      	ldr	r3, [pc, #400]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 80087fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087fc:	4a63      	ldr	r2, [pc, #396]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 80087fe:	f043 0301 	orr.w	r3, r3, #1
 8008802:	6713      	str	r3, [r2, #112]	@ 0x70
 8008804:	e01c      	b.n	8008840 <HAL_RCC_OscConfig+0x324>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	2b05      	cmp	r3, #5
 800880c:	d10c      	bne.n	8008828 <HAL_RCC_OscConfig+0x30c>
 800880e:	4b5f      	ldr	r3, [pc, #380]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008812:	4a5e      	ldr	r2, [pc, #376]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008814:	f043 0304 	orr.w	r3, r3, #4
 8008818:	6713      	str	r3, [r2, #112]	@ 0x70
 800881a:	4b5c      	ldr	r3, [pc, #368]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 800881c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800881e:	4a5b      	ldr	r2, [pc, #364]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008820:	f043 0301 	orr.w	r3, r3, #1
 8008824:	6713      	str	r3, [r2, #112]	@ 0x70
 8008826:	e00b      	b.n	8008840 <HAL_RCC_OscConfig+0x324>
 8008828:	4b58      	ldr	r3, [pc, #352]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 800882a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882c:	4a57      	ldr	r2, [pc, #348]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 800882e:	f023 0301 	bic.w	r3, r3, #1
 8008832:	6713      	str	r3, [r2, #112]	@ 0x70
 8008834:	4b55      	ldr	r3, [pc, #340]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008838:	4a54      	ldr	r2, [pc, #336]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 800883a:	f023 0304 	bic.w	r3, r3, #4
 800883e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d015      	beq.n	8008874 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008848:	f7fd fec8 	bl	80065dc <HAL_GetTick>
 800884c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800884e:	e00a      	b.n	8008866 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008850:	f7fd fec4 	bl	80065dc <HAL_GetTick>
 8008854:	4602      	mov	r2, r0
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	1ad3      	subs	r3, r2, r3
 800885a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800885e:	4293      	cmp	r3, r2
 8008860:	d901      	bls.n	8008866 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e0cb      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008866:	4b49      	ldr	r3, [pc, #292]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800886a:	f003 0302 	and.w	r3, r3, #2
 800886e:	2b00      	cmp	r3, #0
 8008870:	d0ee      	beq.n	8008850 <HAL_RCC_OscConfig+0x334>
 8008872:	e014      	b.n	800889e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008874:	f7fd feb2 	bl	80065dc <HAL_GetTick>
 8008878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800887a:	e00a      	b.n	8008892 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800887c:	f7fd feae 	bl	80065dc <HAL_GetTick>
 8008880:	4602      	mov	r2, r0
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	1ad3      	subs	r3, r2, r3
 8008886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800888a:	4293      	cmp	r3, r2
 800888c:	d901      	bls.n	8008892 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800888e:	2303      	movs	r3, #3
 8008890:	e0b5      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008892:	4b3e      	ldr	r3, [pc, #248]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008896:	f003 0302 	and.w	r3, r3, #2
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1ee      	bne.n	800887c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800889e:	7dfb      	ldrb	r3, [r7, #23]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d105      	bne.n	80088b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088a4:	4b39      	ldr	r3, [pc, #228]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 80088a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088a8:	4a38      	ldr	r2, [pc, #224]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 80088aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	699b      	ldr	r3, [r3, #24]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 80a1 	beq.w	80089fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80088ba:	4b34      	ldr	r3, [pc, #208]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 80088bc:	689b      	ldr	r3, [r3, #8]
 80088be:	f003 030c 	and.w	r3, r3, #12
 80088c2:	2b08      	cmp	r3, #8
 80088c4:	d05c      	beq.n	8008980 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	699b      	ldr	r3, [r3, #24]
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d141      	bne.n	8008952 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088ce:	4b31      	ldr	r3, [pc, #196]	@ (8008994 <HAL_RCC_OscConfig+0x478>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088d4:	f7fd fe82 	bl	80065dc <HAL_GetTick>
 80088d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088da:	e008      	b.n	80088ee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088dc:	f7fd fe7e 	bl	80065dc <HAL_GetTick>
 80088e0:	4602      	mov	r2, r0
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	1ad3      	subs	r3, r2, r3
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d901      	bls.n	80088ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80088ea:	2303      	movs	r3, #3
 80088ec:	e087      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088ee:	4b27      	ldr	r3, [pc, #156]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d1f0      	bne.n	80088dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	69da      	ldr	r2, [r3, #28]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a1b      	ldr	r3, [r3, #32]
 8008902:	431a      	orrs	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008908:	019b      	lsls	r3, r3, #6
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008910:	085b      	lsrs	r3, r3, #1
 8008912:	3b01      	subs	r3, #1
 8008914:	041b      	lsls	r3, r3, #16
 8008916:	431a      	orrs	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800891c:	061b      	lsls	r3, r3, #24
 800891e:	491b      	ldr	r1, [pc, #108]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008920:	4313      	orrs	r3, r2
 8008922:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008924:	4b1b      	ldr	r3, [pc, #108]	@ (8008994 <HAL_RCC_OscConfig+0x478>)
 8008926:	2201      	movs	r2, #1
 8008928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800892a:	f7fd fe57 	bl	80065dc <HAL_GetTick>
 800892e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008930:	e008      	b.n	8008944 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008932:	f7fd fe53 	bl	80065dc <HAL_GetTick>
 8008936:	4602      	mov	r2, r0
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	1ad3      	subs	r3, r2, r3
 800893c:	2b02      	cmp	r3, #2
 800893e:	d901      	bls.n	8008944 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008940:	2303      	movs	r3, #3
 8008942:	e05c      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008944:	4b11      	ldr	r3, [pc, #68]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800894c:	2b00      	cmp	r3, #0
 800894e:	d0f0      	beq.n	8008932 <HAL_RCC_OscConfig+0x416>
 8008950:	e054      	b.n	80089fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008952:	4b10      	ldr	r3, [pc, #64]	@ (8008994 <HAL_RCC_OscConfig+0x478>)
 8008954:	2200      	movs	r2, #0
 8008956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008958:	f7fd fe40 	bl	80065dc <HAL_GetTick>
 800895c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800895e:	e008      	b.n	8008972 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008960:	f7fd fe3c 	bl	80065dc <HAL_GetTick>
 8008964:	4602      	mov	r2, r0
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	1ad3      	subs	r3, r2, r3
 800896a:	2b02      	cmp	r3, #2
 800896c:	d901      	bls.n	8008972 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e045      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008972:	4b06      	ldr	r3, [pc, #24]	@ (800898c <HAL_RCC_OscConfig+0x470>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1f0      	bne.n	8008960 <HAL_RCC_OscConfig+0x444>
 800897e:	e03d      	b.n	80089fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	699b      	ldr	r3, [r3, #24]
 8008984:	2b01      	cmp	r3, #1
 8008986:	d107      	bne.n	8008998 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	e038      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
 800898c:	40023800 	.word	0x40023800
 8008990:	40007000 	.word	0x40007000
 8008994:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008998:	4b1b      	ldr	r3, [pc, #108]	@ (8008a08 <HAL_RCC_OscConfig+0x4ec>)
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	699b      	ldr	r3, [r3, #24]
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d028      	beq.n	80089f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d121      	bne.n	80089f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089be:	429a      	cmp	r2, r3
 80089c0:	d11a      	bne.n	80089f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80089c8:	4013      	ands	r3, r2
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80089ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d111      	bne.n	80089f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089de:	085b      	lsrs	r3, r3, #1
 80089e0:	3b01      	subs	r3, #1
 80089e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d107      	bne.n	80089f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d001      	beq.n	80089fc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80089f8:	2301      	movs	r3, #1
 80089fa:	e000      	b.n	80089fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3718      	adds	r7, #24
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	40023800 	.word	0x40023800

08008a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b084      	sub	sp, #16
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d101      	bne.n	8008a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e0cc      	b.n	8008bba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008a20:	4b68      	ldr	r3, [pc, #416]	@ (8008bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 030f 	and.w	r3, r3, #15
 8008a28:	683a      	ldr	r2, [r7, #0]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d90c      	bls.n	8008a48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a2e:	4b65      	ldr	r3, [pc, #404]	@ (8008bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8008a30:	683a      	ldr	r2, [r7, #0]
 8008a32:	b2d2      	uxtb	r2, r2
 8008a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a36:	4b63      	ldr	r3, [pc, #396]	@ (8008bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 030f 	and.w	r3, r3, #15
 8008a3e:	683a      	ldr	r2, [r7, #0]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d001      	beq.n	8008a48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	e0b8      	b.n	8008bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 0302 	and.w	r3, r3, #2
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d020      	beq.n	8008a96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f003 0304 	and.w	r3, r3, #4
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d005      	beq.n	8008a6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008a60:	4b59      	ldr	r3, [pc, #356]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	4a58      	ldr	r2, [pc, #352]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008a6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 0308 	and.w	r3, r3, #8
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d005      	beq.n	8008a84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008a78:	4b53      	ldr	r3, [pc, #332]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	4a52      	ldr	r2, [pc, #328]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008a82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a84:	4b50      	ldr	r3, [pc, #320]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	494d      	ldr	r1, [pc, #308]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a92:	4313      	orrs	r3, r2
 8008a94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d044      	beq.n	8008b2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	d107      	bne.n	8008aba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008aaa:	4b47      	ldr	r3, [pc, #284]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d119      	bne.n	8008aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e07f      	b.n	8008bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	d003      	beq.n	8008aca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008ac6:	2b03      	cmp	r3, #3
 8008ac8:	d107      	bne.n	8008ada <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008aca:	4b3f      	ldr	r3, [pc, #252]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d109      	bne.n	8008aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e06f      	b.n	8008bba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ada:	4b3b      	ldr	r3, [pc, #236]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f003 0302 	and.w	r3, r3, #2
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d101      	bne.n	8008aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e067      	b.n	8008bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008aea:	4b37      	ldr	r3, [pc, #220]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f023 0203 	bic.w	r2, r3, #3
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	4934      	ldr	r1, [pc, #208]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008af8:	4313      	orrs	r3, r2
 8008afa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008afc:	f7fd fd6e 	bl	80065dc <HAL_GetTick>
 8008b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b02:	e00a      	b.n	8008b1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b04:	f7fd fd6a 	bl	80065dc <HAL_GetTick>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d901      	bls.n	8008b1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008b16:	2303      	movs	r3, #3
 8008b18:	e04f      	b.n	8008bba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008b1c:	689b      	ldr	r3, [r3, #8]
 8008b1e:	f003 020c 	and.w	r2, r3, #12
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d1eb      	bne.n	8008b04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008b2c:	4b25      	ldr	r3, [pc, #148]	@ (8008bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f003 030f 	and.w	r3, r3, #15
 8008b34:	683a      	ldr	r2, [r7, #0]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d20c      	bcs.n	8008b54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b3a:	4b22      	ldr	r3, [pc, #136]	@ (8008bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8008b3c:	683a      	ldr	r2, [r7, #0]
 8008b3e:	b2d2      	uxtb	r2, r2
 8008b40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b42:	4b20      	ldr	r3, [pc, #128]	@ (8008bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f003 030f 	and.w	r3, r3, #15
 8008b4a:	683a      	ldr	r2, [r7, #0]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d001      	beq.n	8008b54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	e032      	b.n	8008bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 0304 	and.w	r3, r3, #4
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d008      	beq.n	8008b72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b60:	4b19      	ldr	r3, [pc, #100]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008b62:	689b      	ldr	r3, [r3, #8]
 8008b64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	4916      	ldr	r1, [pc, #88]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 0308 	and.w	r3, r3, #8
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d009      	beq.n	8008b92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008b7e:	4b12      	ldr	r3, [pc, #72]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008b80:	689b      	ldr	r3, [r3, #8]
 8008b82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	00db      	lsls	r3, r3, #3
 8008b8c:	490e      	ldr	r1, [pc, #56]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008b92:	f000 f821 	bl	8008bd8 <HAL_RCC_GetSysClockFreq>
 8008b96:	4602      	mov	r2, r0
 8008b98:	4b0b      	ldr	r3, [pc, #44]	@ (8008bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	091b      	lsrs	r3, r3, #4
 8008b9e:	f003 030f 	and.w	r3, r3, #15
 8008ba2:	490a      	ldr	r1, [pc, #40]	@ (8008bcc <HAL_RCC_ClockConfig+0x1c0>)
 8008ba4:	5ccb      	ldrb	r3, [r1, r3]
 8008ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8008baa:	4a09      	ldr	r2, [pc, #36]	@ (8008bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8008bac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008bae:	4b09      	ldr	r3, [pc, #36]	@ (8008bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7fd fcce 	bl	8006554 <HAL_InitTick>

  return HAL_OK;
 8008bb8:	2300      	movs	r3, #0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3710      	adds	r7, #16
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	40023c00 	.word	0x40023c00
 8008bc8:	40023800 	.word	0x40023800
 8008bcc:	0800ba70 	.word	0x0800ba70
 8008bd0:	20000914 	.word	0x20000914
 8008bd4:	20000918 	.word	0x20000918

08008bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bdc:	b090      	sub	sp, #64	@ 0x40
 8008bde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008be0:	2300      	movs	r3, #0
 8008be2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008be4:	2300      	movs	r3, #0
 8008be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008be8:	2300      	movs	r3, #0
 8008bea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8008bec:	2300      	movs	r3, #0
 8008bee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008bf0:	4b59      	ldr	r3, [pc, #356]	@ (8008d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	f003 030c 	and.w	r3, r3, #12
 8008bf8:	2b08      	cmp	r3, #8
 8008bfa:	d00d      	beq.n	8008c18 <HAL_RCC_GetSysClockFreq+0x40>
 8008bfc:	2b08      	cmp	r3, #8
 8008bfe:	f200 80a1 	bhi.w	8008d44 <HAL_RCC_GetSysClockFreq+0x16c>
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d002      	beq.n	8008c0c <HAL_RCC_GetSysClockFreq+0x34>
 8008c06:	2b04      	cmp	r3, #4
 8008c08:	d003      	beq.n	8008c12 <HAL_RCC_GetSysClockFreq+0x3a>
 8008c0a:	e09b      	b.n	8008d44 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008c0c:	4b53      	ldr	r3, [pc, #332]	@ (8008d5c <HAL_RCC_GetSysClockFreq+0x184>)
 8008c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008c10:	e09b      	b.n	8008d4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008c12:	4b53      	ldr	r3, [pc, #332]	@ (8008d60 <HAL_RCC_GetSysClockFreq+0x188>)
 8008c14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008c16:	e098      	b.n	8008d4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008c18:	4b4f      	ldr	r3, [pc, #316]	@ (8008d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c20:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008c22:	4b4d      	ldr	r3, [pc, #308]	@ (8008d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d028      	beq.n	8008c80 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c2e:	4b4a      	ldr	r3, [pc, #296]	@ (8008d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	099b      	lsrs	r3, r3, #6
 8008c34:	2200      	movs	r2, #0
 8008c36:	623b      	str	r3, [r7, #32]
 8008c38:	627a      	str	r2, [r7, #36]	@ 0x24
 8008c3a:	6a3b      	ldr	r3, [r7, #32]
 8008c3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008c40:	2100      	movs	r1, #0
 8008c42:	4b47      	ldr	r3, [pc, #284]	@ (8008d60 <HAL_RCC_GetSysClockFreq+0x188>)
 8008c44:	fb03 f201 	mul.w	r2, r3, r1
 8008c48:	2300      	movs	r3, #0
 8008c4a:	fb00 f303 	mul.w	r3, r0, r3
 8008c4e:	4413      	add	r3, r2
 8008c50:	4a43      	ldr	r2, [pc, #268]	@ (8008d60 <HAL_RCC_GetSysClockFreq+0x188>)
 8008c52:	fba0 1202 	umull	r1, r2, r0, r2
 8008c56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c58:	460a      	mov	r2, r1
 8008c5a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008c5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c5e:	4413      	add	r3, r2
 8008c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c64:	2200      	movs	r2, #0
 8008c66:	61bb      	str	r3, [r7, #24]
 8008c68:	61fa      	str	r2, [r7, #28]
 8008c6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008c72:	f7f7 feb1 	bl	80009d8 <__aeabi_uldivmod>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c7e:	e053      	b.n	8008d28 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c80:	4b35      	ldr	r3, [pc, #212]	@ (8008d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	099b      	lsrs	r3, r3, #6
 8008c86:	2200      	movs	r2, #0
 8008c88:	613b      	str	r3, [r7, #16]
 8008c8a:	617a      	str	r2, [r7, #20]
 8008c8c:	693b      	ldr	r3, [r7, #16]
 8008c8e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008c92:	f04f 0b00 	mov.w	fp, #0
 8008c96:	4652      	mov	r2, sl
 8008c98:	465b      	mov	r3, fp
 8008c9a:	f04f 0000 	mov.w	r0, #0
 8008c9e:	f04f 0100 	mov.w	r1, #0
 8008ca2:	0159      	lsls	r1, r3, #5
 8008ca4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008ca8:	0150      	lsls	r0, r2, #5
 8008caa:	4602      	mov	r2, r0
 8008cac:	460b      	mov	r3, r1
 8008cae:	ebb2 080a 	subs.w	r8, r2, sl
 8008cb2:	eb63 090b 	sbc.w	r9, r3, fp
 8008cb6:	f04f 0200 	mov.w	r2, #0
 8008cba:	f04f 0300 	mov.w	r3, #0
 8008cbe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008cc2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008cc6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008cca:	ebb2 0408 	subs.w	r4, r2, r8
 8008cce:	eb63 0509 	sbc.w	r5, r3, r9
 8008cd2:	f04f 0200 	mov.w	r2, #0
 8008cd6:	f04f 0300 	mov.w	r3, #0
 8008cda:	00eb      	lsls	r3, r5, #3
 8008cdc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008ce0:	00e2      	lsls	r2, r4, #3
 8008ce2:	4614      	mov	r4, r2
 8008ce4:	461d      	mov	r5, r3
 8008ce6:	eb14 030a 	adds.w	r3, r4, sl
 8008cea:	603b      	str	r3, [r7, #0]
 8008cec:	eb45 030b 	adc.w	r3, r5, fp
 8008cf0:	607b      	str	r3, [r7, #4]
 8008cf2:	f04f 0200 	mov.w	r2, #0
 8008cf6:	f04f 0300 	mov.w	r3, #0
 8008cfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008cfe:	4629      	mov	r1, r5
 8008d00:	028b      	lsls	r3, r1, #10
 8008d02:	4621      	mov	r1, r4
 8008d04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008d08:	4621      	mov	r1, r4
 8008d0a:	028a      	lsls	r2, r1, #10
 8008d0c:	4610      	mov	r0, r2
 8008d0e:	4619      	mov	r1, r3
 8008d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d12:	2200      	movs	r2, #0
 8008d14:	60bb      	str	r3, [r7, #8]
 8008d16:	60fa      	str	r2, [r7, #12]
 8008d18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008d1c:	f7f7 fe5c 	bl	80009d8 <__aeabi_uldivmod>
 8008d20:	4602      	mov	r2, r0
 8008d22:	460b      	mov	r3, r1
 8008d24:	4613      	mov	r3, r2
 8008d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008d28:	4b0b      	ldr	r3, [pc, #44]	@ (8008d58 <HAL_RCC_GetSysClockFreq+0x180>)
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	0c1b      	lsrs	r3, r3, #16
 8008d2e:	f003 0303 	and.w	r3, r3, #3
 8008d32:	3301      	adds	r3, #1
 8008d34:	005b      	lsls	r3, r3, #1
 8008d36:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008d38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008d42:	e002      	b.n	8008d4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008d44:	4b05      	ldr	r3, [pc, #20]	@ (8008d5c <HAL_RCC_GetSysClockFreq+0x184>)
 8008d46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3740      	adds	r7, #64	@ 0x40
 8008d50:	46bd      	mov	sp, r7
 8008d52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d56:	bf00      	nop
 8008d58:	40023800 	.word	0x40023800
 8008d5c:	00f42400 	.word	0x00f42400
 8008d60:	017d7840 	.word	0x017d7840

08008d64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d64:	b480      	push	{r7}
 8008d66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d68:	4b03      	ldr	r3, [pc, #12]	@ (8008d78 <HAL_RCC_GetHCLKFreq+0x14>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr
 8008d76:	bf00      	nop
 8008d78:	20000914 	.word	0x20000914

08008d7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008d80:	f7ff fff0 	bl	8008d64 <HAL_RCC_GetHCLKFreq>
 8008d84:	4602      	mov	r2, r0
 8008d86:	4b05      	ldr	r3, [pc, #20]	@ (8008d9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008d88:	689b      	ldr	r3, [r3, #8]
 8008d8a:	0a9b      	lsrs	r3, r3, #10
 8008d8c:	f003 0307 	and.w	r3, r3, #7
 8008d90:	4903      	ldr	r1, [pc, #12]	@ (8008da0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d92:	5ccb      	ldrb	r3, [r1, r3]
 8008d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	bd80      	pop	{r7, pc}
 8008d9c:	40023800 	.word	0x40023800
 8008da0:	0800ba80 	.word	0x0800ba80

08008da4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008da8:	f7ff ffdc 	bl	8008d64 <HAL_RCC_GetHCLKFreq>
 8008dac:	4602      	mov	r2, r0
 8008dae:	4b05      	ldr	r3, [pc, #20]	@ (8008dc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	0b5b      	lsrs	r3, r3, #13
 8008db4:	f003 0307 	and.w	r3, r3, #7
 8008db8:	4903      	ldr	r1, [pc, #12]	@ (8008dc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008dba:	5ccb      	ldrb	r3, [r1, r3]
 8008dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	40023800 	.word	0x40023800
 8008dc8:	0800ba80 	.word	0x0800ba80

08008dcc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b082      	sub	sp, #8
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d101      	bne.n	8008dde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e07b      	b.n	8008ed6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d108      	bne.n	8008df8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008dee:	d009      	beq.n	8008e04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	61da      	str	r2, [r3, #28]
 8008df6:	e005      	b.n	8008e04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2200      	movs	r2, #0
 8008e02:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008e10:	b2db      	uxtb	r3, r3
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d106      	bne.n	8008e24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f7fd f87e 	bl	8005f20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2202      	movs	r2, #2
 8008e28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e3a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	68db      	ldr	r3, [r3, #12]
 8008e52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e56:	431a      	orrs	r2, r3
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	f003 0302 	and.w	r3, r3, #2
 8008e60:	431a      	orrs	r2, r3
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	695b      	ldr	r3, [r3, #20]
 8008e66:	f003 0301 	and.w	r3, r3, #1
 8008e6a:	431a      	orrs	r2, r3
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e74:	431a      	orrs	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	69db      	ldr	r3, [r3, #28]
 8008e7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e7e:	431a      	orrs	r2, r3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a1b      	ldr	r3, [r3, #32]
 8008e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e88:	ea42 0103 	orr.w	r1, r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e90:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	430a      	orrs	r2, r1
 8008e9a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	699b      	ldr	r3, [r3, #24]
 8008ea0:	0c1b      	lsrs	r3, r3, #16
 8008ea2:	f003 0104 	and.w	r1, r3, #4
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eaa:	f003 0210 	and.w	r2, r3, #16
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	430a      	orrs	r2, r1
 8008eb4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	69da      	ldr	r2, [r3, #28]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ec4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008ed4:	2300      	movs	r3, #0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3708      	adds	r7, #8
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b088      	sub	sp, #32
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	60f8      	str	r0, [r7, #12]
 8008ee6:	60b9      	str	r1, [r7, #8]
 8008ee8:	603b      	str	r3, [r7, #0]
 8008eea:	4613      	mov	r3, r2
 8008eec:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008eee:	f7fd fb75 	bl	80065dc <HAL_GetTick>
 8008ef2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008ef4:	88fb      	ldrh	r3, [r7, #6]
 8008ef6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d001      	beq.n	8008f08 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008f04:	2302      	movs	r3, #2
 8008f06:	e12a      	b.n	800915e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d002      	beq.n	8008f14 <HAL_SPI_Transmit+0x36>
 8008f0e:	88fb      	ldrh	r3, [r7, #6]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d101      	bne.n	8008f18 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008f14:	2301      	movs	r3, #1
 8008f16:	e122      	b.n	800915e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d101      	bne.n	8008f26 <HAL_SPI_Transmit+0x48>
 8008f22:	2302      	movs	r3, #2
 8008f24:	e11b      	b.n	800915e <HAL_SPI_Transmit+0x280>
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2203      	movs	r2, #3
 8008f32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	68ba      	ldr	r2, [r7, #8]
 8008f40:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	88fa      	ldrh	r2, [r7, #6]
 8008f46:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	88fa      	ldrh	r2, [r7, #6]
 8008f4c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2200      	movs	r2, #0
 8008f52:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2200      	movs	r2, #0
 8008f64:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f74:	d10f      	bne.n	8008f96 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f94:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa0:	2b40      	cmp	r3, #64	@ 0x40
 8008fa2:	d007      	beq.n	8008fb4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	681a      	ldr	r2, [r3, #0]
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008fb2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fbc:	d152      	bne.n	8009064 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d002      	beq.n	8008fcc <HAL_SPI_Transmit+0xee>
 8008fc6:	8b7b      	ldrh	r3, [r7, #26]
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d145      	bne.n	8009058 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd0:	881a      	ldrh	r2, [r3, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fdc:	1c9a      	adds	r2, r3, #2
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	3b01      	subs	r3, #1
 8008fea:	b29a      	uxth	r2, r3
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008ff0:	e032      	b.n	8009058 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	f003 0302 	and.w	r3, r3, #2
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	d112      	bne.n	8009026 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009004:	881a      	ldrh	r2, [r3, #0]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009010:	1c9a      	adds	r2, r3, #2
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800901a:	b29b      	uxth	r3, r3
 800901c:	3b01      	subs	r3, #1
 800901e:	b29a      	uxth	r2, r3
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009024:	e018      	b.n	8009058 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009026:	f7fd fad9 	bl	80065dc <HAL_GetTick>
 800902a:	4602      	mov	r2, r0
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	683a      	ldr	r2, [r7, #0]
 8009032:	429a      	cmp	r2, r3
 8009034:	d803      	bhi.n	800903e <HAL_SPI_Transmit+0x160>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800903c:	d102      	bne.n	8009044 <HAL_SPI_Transmit+0x166>
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d109      	bne.n	8009058 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2201      	movs	r2, #1
 8009048:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009054:	2303      	movs	r3, #3
 8009056:	e082      	b.n	800915e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800905c:	b29b      	uxth	r3, r3
 800905e:	2b00      	cmp	r3, #0
 8009060:	d1c7      	bne.n	8008ff2 <HAL_SPI_Transmit+0x114>
 8009062:	e053      	b.n	800910c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d002      	beq.n	8009072 <HAL_SPI_Transmit+0x194>
 800906c:	8b7b      	ldrh	r3, [r7, #26]
 800906e:	2b01      	cmp	r3, #1
 8009070:	d147      	bne.n	8009102 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	330c      	adds	r3, #12
 800907c:	7812      	ldrb	r2, [r2, #0]
 800907e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009084:	1c5a      	adds	r2, r3, #1
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800908e:	b29b      	uxth	r3, r3
 8009090:	3b01      	subs	r3, #1
 8009092:	b29a      	uxth	r2, r3
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009098:	e033      	b.n	8009102 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	f003 0302 	and.w	r3, r3, #2
 80090a4:	2b02      	cmp	r3, #2
 80090a6:	d113      	bne.n	80090d0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	330c      	adds	r3, #12
 80090b2:	7812      	ldrb	r2, [r2, #0]
 80090b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ba:	1c5a      	adds	r2, r3, #1
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80090c4:	b29b      	uxth	r3, r3
 80090c6:	3b01      	subs	r3, #1
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80090ce:	e018      	b.n	8009102 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090d0:	f7fd fa84 	bl	80065dc <HAL_GetTick>
 80090d4:	4602      	mov	r2, r0
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	1ad3      	subs	r3, r2, r3
 80090da:	683a      	ldr	r2, [r7, #0]
 80090dc:	429a      	cmp	r2, r3
 80090de:	d803      	bhi.n	80090e8 <HAL_SPI_Transmit+0x20a>
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090e6:	d102      	bne.n	80090ee <HAL_SPI_Transmit+0x210>
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d109      	bne.n	8009102 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2201      	movs	r2, #1
 80090f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80090fe:	2303      	movs	r3, #3
 8009100:	e02d      	b.n	800915e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009106:	b29b      	uxth	r3, r3
 8009108:	2b00      	cmp	r3, #0
 800910a:	d1c6      	bne.n	800909a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800910c:	69fa      	ldr	r2, [r7, #28]
 800910e:	6839      	ldr	r1, [r7, #0]
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f000 fa59 	bl	80095c8 <SPI_EndRxTxTransaction>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d002      	beq.n	8009122 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2220      	movs	r2, #32
 8009120:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d10a      	bne.n	8009140 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800912a:	2300      	movs	r3, #0
 800912c:	617b      	str	r3, [r7, #20]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	68db      	ldr	r3, [r3, #12]
 8009134:	617b      	str	r3, [r7, #20]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	617b      	str	r3, [r7, #20]
 800913e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2201      	movs	r2, #1
 8009144:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009154:	2b00      	cmp	r3, #0
 8009156:	d001      	beq.n	800915c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009158:	2301      	movs	r3, #1
 800915a:	e000      	b.n	800915e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800915c:	2300      	movs	r3, #0
  }
}
 800915e:	4618      	mov	r0, r3
 8009160:	3720      	adds	r7, #32
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}

08009166 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009166:	b580      	push	{r7, lr}
 8009168:	b08a      	sub	sp, #40	@ 0x28
 800916a:	af00      	add	r7, sp, #0
 800916c:	60f8      	str	r0, [r7, #12]
 800916e:	60b9      	str	r1, [r7, #8]
 8009170:	607a      	str	r2, [r7, #4]
 8009172:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009174:	2301      	movs	r3, #1
 8009176:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009178:	f7fd fa30 	bl	80065dc <HAL_GetTick>
 800917c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009184:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800918c:	887b      	ldrh	r3, [r7, #2]
 800918e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009190:	7ffb      	ldrb	r3, [r7, #31]
 8009192:	2b01      	cmp	r3, #1
 8009194:	d00c      	beq.n	80091b0 <HAL_SPI_TransmitReceive+0x4a>
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800919c:	d106      	bne.n	80091ac <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d102      	bne.n	80091ac <HAL_SPI_TransmitReceive+0x46>
 80091a6:	7ffb      	ldrb	r3, [r7, #31]
 80091a8:	2b04      	cmp	r3, #4
 80091aa:	d001      	beq.n	80091b0 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80091ac:	2302      	movs	r3, #2
 80091ae:	e17f      	b.n	80094b0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d005      	beq.n	80091c2 <HAL_SPI_TransmitReceive+0x5c>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d002      	beq.n	80091c2 <HAL_SPI_TransmitReceive+0x5c>
 80091bc:	887b      	ldrh	r3, [r7, #2]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d101      	bne.n	80091c6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80091c2:	2301      	movs	r3, #1
 80091c4:	e174      	b.n	80094b0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d101      	bne.n	80091d4 <HAL_SPI_TransmitReceive+0x6e>
 80091d0:	2302      	movs	r3, #2
 80091d2:	e16d      	b.n	80094b0 <HAL_SPI_TransmitReceive+0x34a>
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	2b04      	cmp	r3, #4
 80091e6:	d003      	beq.n	80091f0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2205      	movs	r2, #5
 80091ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	887a      	ldrh	r2, [r7, #2]
 8009200:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	887a      	ldrh	r2, [r7, #2]
 8009206:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	68ba      	ldr	r2, [r7, #8]
 800920c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	887a      	ldrh	r2, [r7, #2]
 8009212:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	887a      	ldrh	r2, [r7, #2]
 8009218:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2200      	movs	r2, #0
 8009224:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009230:	2b40      	cmp	r3, #64	@ 0x40
 8009232:	d007      	beq.n	8009244 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009242:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800924c:	d17e      	bne.n	800934c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d002      	beq.n	800925c <HAL_SPI_TransmitReceive+0xf6>
 8009256:	8afb      	ldrh	r3, [r7, #22]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d16c      	bne.n	8009336 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009260:	881a      	ldrh	r2, [r3, #0]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800926c:	1c9a      	adds	r2, r3, #2
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009276:	b29b      	uxth	r3, r3
 8009278:	3b01      	subs	r3, #1
 800927a:	b29a      	uxth	r2, r3
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009280:	e059      	b.n	8009336 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f003 0302 	and.w	r3, r3, #2
 800928c:	2b02      	cmp	r3, #2
 800928e:	d11b      	bne.n	80092c8 <HAL_SPI_TransmitReceive+0x162>
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009294:	b29b      	uxth	r3, r3
 8009296:	2b00      	cmp	r3, #0
 8009298:	d016      	beq.n	80092c8 <HAL_SPI_TransmitReceive+0x162>
 800929a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929c:	2b01      	cmp	r3, #1
 800929e:	d113      	bne.n	80092c8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092a4:	881a      	ldrh	r2, [r3, #0]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092b0:	1c9a      	adds	r2, r3, #2
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	3b01      	subs	r3, #1
 80092be:	b29a      	uxth	r2, r3
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092c4:	2300      	movs	r3, #0
 80092c6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d119      	bne.n	800930a <HAL_SPI_TransmitReceive+0x1a4>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092da:	b29b      	uxth	r3, r3
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d014      	beq.n	800930a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68da      	ldr	r2, [r3, #12]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ea:	b292      	uxth	r2, r2
 80092ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092f2:	1c9a      	adds	r2, r3, #2
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	3b01      	subs	r3, #1
 8009300:	b29a      	uxth	r2, r3
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009306:	2301      	movs	r3, #1
 8009308:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800930a:	f7fd f967 	bl	80065dc <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	6a3b      	ldr	r3, [r7, #32]
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009316:	429a      	cmp	r2, r3
 8009318:	d80d      	bhi.n	8009336 <HAL_SPI_TransmitReceive+0x1d0>
 800931a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009320:	d009      	beq.n	8009336 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2201      	movs	r2, #1
 8009326:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009332:	2303      	movs	r3, #3
 8009334:	e0bc      	b.n	80094b0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800933a:	b29b      	uxth	r3, r3
 800933c:	2b00      	cmp	r3, #0
 800933e:	d1a0      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x11c>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009344:	b29b      	uxth	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d19b      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x11c>
 800934a:	e082      	b.n	8009452 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d002      	beq.n	800935a <HAL_SPI_TransmitReceive+0x1f4>
 8009354:	8afb      	ldrh	r3, [r7, #22]
 8009356:	2b01      	cmp	r3, #1
 8009358:	d171      	bne.n	800943e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	330c      	adds	r3, #12
 8009364:	7812      	ldrb	r2, [r2, #0]
 8009366:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936c:	1c5a      	adds	r2, r3, #1
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009376:	b29b      	uxth	r3, r3
 8009378:	3b01      	subs	r3, #1
 800937a:	b29a      	uxth	r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009380:	e05d      	b.n	800943e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	689b      	ldr	r3, [r3, #8]
 8009388:	f003 0302 	and.w	r3, r3, #2
 800938c:	2b02      	cmp	r3, #2
 800938e:	d11c      	bne.n	80093ca <HAL_SPI_TransmitReceive+0x264>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009394:	b29b      	uxth	r3, r3
 8009396:	2b00      	cmp	r3, #0
 8009398:	d017      	beq.n	80093ca <HAL_SPI_TransmitReceive+0x264>
 800939a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939c:	2b01      	cmp	r3, #1
 800939e:	d114      	bne.n	80093ca <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	330c      	adds	r3, #12
 80093aa:	7812      	ldrb	r2, [r2, #0]
 80093ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093b2:	1c5a      	adds	r2, r3, #1
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80093bc:	b29b      	uxth	r3, r3
 80093be:	3b01      	subs	r3, #1
 80093c0:	b29a      	uxth	r2, r3
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093c6:	2300      	movs	r3, #0
 80093c8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	689b      	ldr	r3, [r3, #8]
 80093d0:	f003 0301 	and.w	r3, r3, #1
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d119      	bne.n	800940c <HAL_SPI_TransmitReceive+0x2a6>
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093dc:	b29b      	uxth	r3, r3
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d014      	beq.n	800940c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	68da      	ldr	r2, [r3, #12]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ec:	b2d2      	uxtb	r2, r2
 80093ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f4:	1c5a      	adds	r2, r3, #1
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093fe:	b29b      	uxth	r3, r3
 8009400:	3b01      	subs	r3, #1
 8009402:	b29a      	uxth	r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009408:	2301      	movs	r3, #1
 800940a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800940c:	f7fd f8e6 	bl	80065dc <HAL_GetTick>
 8009410:	4602      	mov	r2, r0
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	1ad3      	subs	r3, r2, r3
 8009416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009418:	429a      	cmp	r2, r3
 800941a:	d803      	bhi.n	8009424 <HAL_SPI_TransmitReceive+0x2be>
 800941c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800941e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009422:	d102      	bne.n	800942a <HAL_SPI_TransmitReceive+0x2c4>
 8009424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009426:	2b00      	cmp	r3, #0
 8009428:	d109      	bne.n	800943e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2201      	movs	r2, #1
 800942e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2200      	movs	r2, #0
 8009436:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800943a:	2303      	movs	r3, #3
 800943c:	e038      	b.n	80094b0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009442:	b29b      	uxth	r3, r3
 8009444:	2b00      	cmp	r3, #0
 8009446:	d19c      	bne.n	8009382 <HAL_SPI_TransmitReceive+0x21c>
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800944c:	b29b      	uxth	r3, r3
 800944e:	2b00      	cmp	r3, #0
 8009450:	d197      	bne.n	8009382 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009452:	6a3a      	ldr	r2, [r7, #32]
 8009454:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009456:	68f8      	ldr	r0, [r7, #12]
 8009458:	f000 f8b6 	bl	80095c8 <SPI_EndRxTxTransaction>
 800945c:	4603      	mov	r3, r0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d008      	beq.n	8009474 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2220      	movs	r2, #32
 8009466:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009470:	2301      	movs	r3, #1
 8009472:	e01d      	b.n	80094b0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d10a      	bne.n	8009492 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800947c:	2300      	movs	r3, #0
 800947e:	613b      	str	r3, [r7, #16]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	68db      	ldr	r3, [r3, #12]
 8009486:	613b      	str	r3, [r7, #16]
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	613b      	str	r3, [r7, #16]
 8009490:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2201      	movs	r2, #1
 8009496:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2200      	movs	r2, #0
 800949e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d001      	beq.n	80094ae <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	e000      	b.n	80094b0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80094ae:	2300      	movs	r3, #0
  }
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3728      	adds	r7, #40	@ 0x28
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b088      	sub	sp, #32
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	603b      	str	r3, [r7, #0]
 80094c4:	4613      	mov	r3, r2
 80094c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80094c8:	f7fd f888 	bl	80065dc <HAL_GetTick>
 80094cc:	4602      	mov	r2, r0
 80094ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d0:	1a9b      	subs	r3, r3, r2
 80094d2:	683a      	ldr	r2, [r7, #0]
 80094d4:	4413      	add	r3, r2
 80094d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80094d8:	f7fd f880 	bl	80065dc <HAL_GetTick>
 80094dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80094de:	4b39      	ldr	r3, [pc, #228]	@ (80095c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	015b      	lsls	r3, r3, #5
 80094e4:	0d1b      	lsrs	r3, r3, #20
 80094e6:	69fa      	ldr	r2, [r7, #28]
 80094e8:	fb02 f303 	mul.w	r3, r2, r3
 80094ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094ee:	e054      	b.n	800959a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f6:	d050      	beq.n	800959a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094f8:	f7fd f870 	bl	80065dc <HAL_GetTick>
 80094fc:	4602      	mov	r2, r0
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	1ad3      	subs	r3, r2, r3
 8009502:	69fa      	ldr	r2, [r7, #28]
 8009504:	429a      	cmp	r2, r3
 8009506:	d902      	bls.n	800950e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d13d      	bne.n	800958a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800951c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009526:	d111      	bne.n	800954c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	689b      	ldr	r3, [r3, #8]
 800952c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009530:	d004      	beq.n	800953c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800953a:	d107      	bne.n	800954c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800954a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009550:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009554:	d10f      	bne.n	8009576 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009564:	601a      	str	r2, [r3, #0]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009574:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2201      	movs	r2, #1
 800957a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2200      	movs	r2, #0
 8009582:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8009586:	2303      	movs	r3, #3
 8009588:	e017      	b.n	80095ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d101      	bne.n	8009594 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009590:	2300      	movs	r3, #0
 8009592:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	3b01      	subs	r3, #1
 8009598:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	689a      	ldr	r2, [r3, #8]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	4013      	ands	r3, r2
 80095a4:	68ba      	ldr	r2, [r7, #8]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	bf0c      	ite	eq
 80095aa:	2301      	moveq	r3, #1
 80095ac:	2300      	movne	r3, #0
 80095ae:	b2db      	uxtb	r3, r3
 80095b0:	461a      	mov	r2, r3
 80095b2:	79fb      	ldrb	r3, [r7, #7]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d19b      	bne.n	80094f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80095b8:	2300      	movs	r3, #0
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3720      	adds	r7, #32
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	20000914 	.word	0x20000914

080095c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b088      	sub	sp, #32
 80095cc:	af02      	add	r7, sp, #8
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	2201      	movs	r2, #1
 80095dc:	2102      	movs	r1, #2
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f7ff ff6a 	bl	80094b8 <SPI_WaitFlagStateUntilTimeout>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d007      	beq.n	80095fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095ee:	f043 0220 	orr.w	r2, r3, #32
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e032      	b.n	8009660 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80095fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009668 <SPI_EndRxTxTransaction+0xa0>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a1b      	ldr	r2, [pc, #108]	@ (800966c <SPI_EndRxTxTransaction+0xa4>)
 8009600:	fba2 2303 	umull	r2, r3, r2, r3
 8009604:	0d5b      	lsrs	r3, r3, #21
 8009606:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800960a:	fb02 f303 	mul.w	r3, r2, r3
 800960e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009618:	d112      	bne.n	8009640 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	9300      	str	r3, [sp, #0]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	2200      	movs	r2, #0
 8009622:	2180      	movs	r1, #128	@ 0x80
 8009624:	68f8      	ldr	r0, [r7, #12]
 8009626:	f7ff ff47 	bl	80094b8 <SPI_WaitFlagStateUntilTimeout>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d016      	beq.n	800965e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009634:	f043 0220 	orr.w	r2, r3, #32
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800963c:	2303      	movs	r3, #3
 800963e:	e00f      	b.n	8009660 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d00a      	beq.n	800965c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	3b01      	subs	r3, #1
 800964a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009656:	2b80      	cmp	r3, #128	@ 0x80
 8009658:	d0f2      	beq.n	8009640 <SPI_EndRxTxTransaction+0x78>
 800965a:	e000      	b.n	800965e <SPI_EndRxTxTransaction+0x96>
        break;
 800965c:	bf00      	nop
  }

  return HAL_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	3718      	adds	r7, #24
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}
 8009668:	20000914 	.word	0x20000914
 800966c:	165e9f81 	.word	0x165e9f81

08009670 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d101      	bne.n	8009682 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800967e:	2301      	movs	r3, #1
 8009680:	e042      	b.n	8009708 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009688:	b2db      	uxtb	r3, r3
 800968a:	2b00      	cmp	r3, #0
 800968c:	d106      	bne.n	800969c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f7fc fd3e 	bl	8006118 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2224      	movs	r2, #36	@ 0x24
 80096a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	68da      	ldr	r2, [r3, #12]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80096b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 fc85 	bl	8009fc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	691a      	ldr	r2, [r3, #16]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80096c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	695a      	ldr	r2, [r3, #20]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	68da      	ldr	r2, [r3, #12]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2200      	movs	r2, #0
 80096ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2220      	movs	r2, #32
 80096f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2220      	movs	r2, #32
 80096fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2200      	movs	r2, #0
 8009704:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3708      	adds	r7, #8
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b0ba      	sub	sp, #232	@ 0xe8
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	68db      	ldr	r3, [r3, #12]
 8009728:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	695b      	ldr	r3, [r3, #20]
 8009732:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009736:	2300      	movs	r3, #0
 8009738:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800973c:	2300      	movs	r3, #0
 800973e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009746:	f003 030f 	and.w	r3, r3, #15
 800974a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800974e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10f      	bne.n	8009776 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800975a:	f003 0320 	and.w	r3, r3, #32
 800975e:	2b00      	cmp	r3, #0
 8009760:	d009      	beq.n	8009776 <HAL_UART_IRQHandler+0x66>
 8009762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009766:	f003 0320 	and.w	r3, r3, #32
 800976a:	2b00      	cmp	r3, #0
 800976c:	d003      	beq.n	8009776 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 fb69 	bl	8009e46 <UART_Receive_IT>
      return;
 8009774:	e25b      	b.n	8009c2e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009776:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800977a:	2b00      	cmp	r3, #0
 800977c:	f000 80de 	beq.w	800993c <HAL_UART_IRQHandler+0x22c>
 8009780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009784:	f003 0301 	and.w	r3, r3, #1
 8009788:	2b00      	cmp	r3, #0
 800978a:	d106      	bne.n	800979a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800978c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009790:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009794:	2b00      	cmp	r3, #0
 8009796:	f000 80d1 	beq.w	800993c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800979a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800979e:	f003 0301 	and.w	r3, r3, #1
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d00b      	beq.n	80097be <HAL_UART_IRQHandler+0xae>
 80097a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d005      	beq.n	80097be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097b6:	f043 0201 	orr.w	r2, r3, #1
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80097be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097c2:	f003 0304 	and.w	r3, r3, #4
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00b      	beq.n	80097e2 <HAL_UART_IRQHandler+0xd2>
 80097ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80097ce:	f003 0301 	and.w	r3, r3, #1
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d005      	beq.n	80097e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097da:	f043 0202 	orr.w	r2, r3, #2
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80097e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097e6:	f003 0302 	and.w	r3, r3, #2
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00b      	beq.n	8009806 <HAL_UART_IRQHandler+0xf6>
 80097ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80097f2:	f003 0301 	and.w	r3, r3, #1
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d005      	beq.n	8009806 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097fe:	f043 0204 	orr.w	r2, r3, #4
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800980a:	f003 0308 	and.w	r3, r3, #8
 800980e:	2b00      	cmp	r3, #0
 8009810:	d011      	beq.n	8009836 <HAL_UART_IRQHandler+0x126>
 8009812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009816:	f003 0320 	and.w	r3, r3, #32
 800981a:	2b00      	cmp	r3, #0
 800981c:	d105      	bne.n	800982a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800981e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009822:	f003 0301 	and.w	r3, r3, #1
 8009826:	2b00      	cmp	r3, #0
 8009828:	d005      	beq.n	8009836 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800982e:	f043 0208 	orr.w	r2, r3, #8
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800983a:	2b00      	cmp	r3, #0
 800983c:	f000 81f2 	beq.w	8009c24 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009844:	f003 0320 	and.w	r3, r3, #32
 8009848:	2b00      	cmp	r3, #0
 800984a:	d008      	beq.n	800985e <HAL_UART_IRQHandler+0x14e>
 800984c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009850:	f003 0320 	and.w	r3, r3, #32
 8009854:	2b00      	cmp	r3, #0
 8009856:	d002      	beq.n	800985e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 faf4 	bl	8009e46 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	695b      	ldr	r3, [r3, #20]
 8009864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009868:	2b40      	cmp	r3, #64	@ 0x40
 800986a:	bf0c      	ite	eq
 800986c:	2301      	moveq	r3, #1
 800986e:	2300      	movne	r3, #0
 8009870:	b2db      	uxtb	r3, r3
 8009872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800987a:	f003 0308 	and.w	r3, r3, #8
 800987e:	2b00      	cmp	r3, #0
 8009880:	d103      	bne.n	800988a <HAL_UART_IRQHandler+0x17a>
 8009882:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009886:	2b00      	cmp	r3, #0
 8009888:	d04f      	beq.n	800992a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f000 f9fc 	bl	8009c88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	695b      	ldr	r3, [r3, #20]
 8009896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800989a:	2b40      	cmp	r3, #64	@ 0x40
 800989c:	d141      	bne.n	8009922 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3314      	adds	r3, #20
 80098a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80098ac:	e853 3f00 	ldrex	r3, [r3]
 80098b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80098b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80098b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	3314      	adds	r3, #20
 80098c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80098ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80098ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80098d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80098da:	e841 2300 	strex	r3, r2, [r1]
 80098de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80098e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1d9      	bne.n	800989e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d013      	beq.n	800991a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098f6:	4a7e      	ldr	r2, [pc, #504]	@ (8009af0 <HAL_UART_IRQHandler+0x3e0>)
 80098f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098fe:	4618      	mov	r0, r3
 8009900:	f7fd fb51 	bl	8006fa6 <HAL_DMA_Abort_IT>
 8009904:	4603      	mov	r3, r0
 8009906:	2b00      	cmp	r3, #0
 8009908:	d016      	beq.n	8009938 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800990e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009914:	4610      	mov	r0, r2
 8009916:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009918:	e00e      	b.n	8009938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 f99e 	bl	8009c5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009920:	e00a      	b.n	8009938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f99a 	bl	8009c5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009928:	e006      	b.n	8009938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 f996 	bl	8009c5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009936:	e175      	b.n	8009c24 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009938:	bf00      	nop
    return;
 800993a:	e173      	b.n	8009c24 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009940:	2b01      	cmp	r3, #1
 8009942:	f040 814f 	bne.w	8009be4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800994a:	f003 0310 	and.w	r3, r3, #16
 800994e:	2b00      	cmp	r3, #0
 8009950:	f000 8148 	beq.w	8009be4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009958:	f003 0310 	and.w	r3, r3, #16
 800995c:	2b00      	cmp	r3, #0
 800995e:	f000 8141 	beq.w	8009be4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009962:	2300      	movs	r3, #0
 8009964:	60bb      	str	r3, [r7, #8]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	60bb      	str	r3, [r7, #8]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	60bb      	str	r3, [r7, #8]
 8009976:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	695b      	ldr	r3, [r3, #20]
 800997e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009982:	2b40      	cmp	r3, #64	@ 0x40
 8009984:	f040 80b6 	bne.w	8009af4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009994:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009998:	2b00      	cmp	r3, #0
 800999a:	f000 8145 	beq.w	8009c28 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80099a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80099a6:	429a      	cmp	r2, r3
 80099a8:	f080 813e 	bcs.w	8009c28 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80099b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099b8:	69db      	ldr	r3, [r3, #28]
 80099ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099be:	f000 8088 	beq.w	8009ad2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	330c      	adds	r3, #12
 80099c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80099d0:	e853 3f00 	ldrex	r3, [r3]
 80099d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80099d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	330c      	adds	r3, #12
 80099ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80099ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80099f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80099fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80099fe:	e841 2300 	strex	r3, r2, [r1]
 8009a02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009a06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d1d9      	bne.n	80099c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	3314      	adds	r3, #20
 8009a14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a18:	e853 3f00 	ldrex	r3, [r3]
 8009a1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009a1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a20:	f023 0301 	bic.w	r3, r3, #1
 8009a24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	3314      	adds	r3, #20
 8009a2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009a32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009a36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009a3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009a3e:	e841 2300 	strex	r3, r2, [r1]
 8009a42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009a44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d1e1      	bne.n	8009a0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	3314      	adds	r3, #20
 8009a50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a54:	e853 3f00 	ldrex	r3, [r3]
 8009a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009a5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	3314      	adds	r3, #20
 8009a6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009a6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009a70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009a74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009a76:	e841 2300 	strex	r3, r2, [r1]
 8009a7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009a7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1e3      	bne.n	8009a4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2220      	movs	r2, #32
 8009a86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	330c      	adds	r3, #12
 8009a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a9a:	e853 3f00 	ldrex	r3, [r3]
 8009a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009aa2:	f023 0310 	bic.w	r3, r3, #16
 8009aa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	330c      	adds	r3, #12
 8009ab0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009ab4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009ab6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009aba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009abc:	e841 2300 	strex	r3, r2, [r1]
 8009ac0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009ac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1e3      	bne.n	8009a90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009acc:	4618      	mov	r0, r3
 8009ace:	f7fd f9fa 	bl	8006ec6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2202      	movs	r2, #2
 8009ad6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	1ad3      	subs	r3, r2, r3
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 f8c1 	bl	8009c70 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009aee:	e09b      	b.n	8009c28 <HAL_UART_IRQHandler+0x518>
 8009af0:	08009d4f 	.word	0x08009d4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009afc:	b29b      	uxth	r3, r3
 8009afe:	1ad3      	subs	r3, r2, r3
 8009b00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009b08:	b29b      	uxth	r3, r3
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	f000 808e 	beq.w	8009c2c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009b10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f000 8089 	beq.w	8009c2c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	330c      	adds	r3, #12
 8009b20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b24:	e853 3f00 	ldrex	r3, [r3]
 8009b28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	330c      	adds	r3, #12
 8009b3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009b3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009b40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b46:	e841 2300 	strex	r3, r2, [r1]
 8009b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d1e3      	bne.n	8009b1a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	3314      	adds	r3, #20
 8009b58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b5c:	e853 3f00 	ldrex	r3, [r3]
 8009b60:	623b      	str	r3, [r7, #32]
   return(result);
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	f023 0301 	bic.w	r3, r3, #1
 8009b68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	3314      	adds	r3, #20
 8009b72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009b76:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b7e:	e841 2300 	strex	r3, r2, [r1]
 8009b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d1e3      	bne.n	8009b52 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2220      	movs	r2, #32
 8009b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	330c      	adds	r3, #12
 8009b9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	e853 3f00 	ldrex	r3, [r3]
 8009ba6:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f023 0310 	bic.w	r3, r3, #16
 8009bae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	330c      	adds	r3, #12
 8009bb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009bbc:	61fa      	str	r2, [r7, #28]
 8009bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc0:	69b9      	ldr	r1, [r7, #24]
 8009bc2:	69fa      	ldr	r2, [r7, #28]
 8009bc4:	e841 2300 	strex	r3, r2, [r1]
 8009bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1e3      	bne.n	8009b98 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2202      	movs	r2, #2
 8009bd4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009bd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009bda:	4619      	mov	r1, r3
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 f847 	bl	8009c70 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009be2:	e023      	b.n	8009c2c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009be8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d009      	beq.n	8009c04 <HAL_UART_IRQHandler+0x4f4>
 8009bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d003      	beq.n	8009c04 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 f8ba 	bl	8009d76 <UART_Transmit_IT>
    return;
 8009c02:	e014      	b.n	8009c2e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009c04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d00e      	beq.n	8009c2e <HAL_UART_IRQHandler+0x51e>
 8009c10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d008      	beq.n	8009c2e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 f8fa 	bl	8009e16 <UART_EndTransmit_IT>
    return;
 8009c22:	e004      	b.n	8009c2e <HAL_UART_IRQHandler+0x51e>
    return;
 8009c24:	bf00      	nop
 8009c26:	e002      	b.n	8009c2e <HAL_UART_IRQHandler+0x51e>
      return;
 8009c28:	bf00      	nop
 8009c2a:	e000      	b.n	8009c2e <HAL_UART_IRQHandler+0x51e>
      return;
 8009c2c:	bf00      	nop
  }
}
 8009c2e:	37e8      	adds	r7, #232	@ 0xe8
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009c3c:	bf00      	nop
 8009c3e:	370c      	adds	r7, #12
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009c50:	bf00      	nop
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b083      	sub	sp, #12
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009c64:	bf00      	nop
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr

08009c70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b083      	sub	sp, #12
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	460b      	mov	r3, r1
 8009c7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c7c:	bf00      	nop
 8009c7e:	370c      	adds	r7, #12
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr

08009c88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	b095      	sub	sp, #84	@ 0x54
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	330c      	adds	r3, #12
 8009c96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c9a:	e853 3f00 	ldrex	r3, [r3]
 8009c9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	330c      	adds	r3, #12
 8009cae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009cb0:	643a      	str	r2, [r7, #64]	@ 0x40
 8009cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009cb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009cb8:	e841 2300 	strex	r3, r2, [r1]
 8009cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d1e5      	bne.n	8009c90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	3314      	adds	r3, #20
 8009cca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ccc:	6a3b      	ldr	r3, [r7, #32]
 8009cce:	e853 3f00 	ldrex	r3, [r3]
 8009cd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cd4:	69fb      	ldr	r3, [r7, #28]
 8009cd6:	f023 0301 	bic.w	r3, r3, #1
 8009cda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3314      	adds	r3, #20
 8009ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ce4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cec:	e841 2300 	strex	r3, r2, [r1]
 8009cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d1e5      	bne.n	8009cc4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	d119      	bne.n	8009d34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	330c      	adds	r3, #12
 8009d06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	e853 3f00 	ldrex	r3, [r3]
 8009d0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	f023 0310 	bic.w	r3, r3, #16
 8009d16:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	330c      	adds	r3, #12
 8009d1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d20:	61ba      	str	r2, [r7, #24]
 8009d22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d24:	6979      	ldr	r1, [r7, #20]
 8009d26:	69ba      	ldr	r2, [r7, #24]
 8009d28:	e841 2300 	strex	r3, r2, [r1]
 8009d2c:	613b      	str	r3, [r7, #16]
   return(result);
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d1e5      	bne.n	8009d00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2220      	movs	r2, #32
 8009d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009d42:	bf00      	nop
 8009d44:	3754      	adds	r7, #84	@ 0x54
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b084      	sub	sp, #16
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2200      	movs	r2, #0
 8009d66:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d68:	68f8      	ldr	r0, [r7, #12]
 8009d6a:	f7ff ff77 	bl	8009c5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d6e:	bf00      	nop
 8009d70:	3710      	adds	r7, #16
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}

08009d76 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009d76:	b480      	push	{r7}
 8009d78:	b085      	sub	sp, #20
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	2b21      	cmp	r3, #33	@ 0x21
 8009d88:	d13e      	bne.n	8009e08 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d92:	d114      	bne.n	8009dbe <UART_Transmit_IT+0x48>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	691b      	ldr	r3, [r3, #16]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d110      	bne.n	8009dbe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6a1b      	ldr	r3, [r3, #32]
 8009da0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	881b      	ldrh	r3, [r3, #0]
 8009da6:	461a      	mov	r2, r3
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009db0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6a1b      	ldr	r3, [r3, #32]
 8009db6:	1c9a      	adds	r2, r3, #2
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	621a      	str	r2, [r3, #32]
 8009dbc:	e008      	b.n	8009dd0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6a1b      	ldr	r3, [r3, #32]
 8009dc2:	1c59      	adds	r1, r3, #1
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	6211      	str	r1, [r2, #32]
 8009dc8:	781a      	ldrb	r2, [r3, #0]
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	3b01      	subs	r3, #1
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	4619      	mov	r1, r3
 8009dde:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d10f      	bne.n	8009e04 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	68da      	ldr	r2, [r3, #12]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009df2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	68da      	ldr	r2, [r3, #12]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e02:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e04:	2300      	movs	r3, #0
 8009e06:	e000      	b.n	8009e0a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e08:	2302      	movs	r3, #2
  }
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3714      	adds	r7, #20
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr

08009e16 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b082      	sub	sp, #8
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	68da      	ldr	r2, [r3, #12]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e2c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2220      	movs	r2, #32
 8009e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f7ff fefc 	bl	8009c34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009e3c:	2300      	movs	r3, #0
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3708      	adds	r7, #8
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}

08009e46 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b08c      	sub	sp, #48	@ 0x30
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b22      	cmp	r3, #34	@ 0x22
 8009e58:	f040 80ae 	bne.w	8009fb8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	689b      	ldr	r3, [r3, #8]
 8009e60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e64:	d117      	bne.n	8009e96 <UART_Receive_IT+0x50>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	691b      	ldr	r3, [r3, #16]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d113      	bne.n	8009e96 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e76:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e88:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e8e:	1c9a      	adds	r2, r3, #2
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	629a      	str	r2, [r3, #40]	@ 0x28
 8009e94:	e026      	b.n	8009ee4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ea8:	d007      	beq.n	8009eba <UART_Receive_IT+0x74>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d10a      	bne.n	8009ec8 <UART_Receive_IT+0x82>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	691b      	ldr	r3, [r3, #16]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d106      	bne.n	8009ec8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	b2da      	uxtb	r2, r3
 8009ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ec4:	701a      	strb	r2, [r3, #0]
 8009ec6:	e008      	b.n	8009eda <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ed4:	b2da      	uxtb	r2, r3
 8009ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ed8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ede:	1c5a      	adds	r2, r3, #1
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009ee8:	b29b      	uxth	r3, r3
 8009eea:	3b01      	subs	r3, #1
 8009eec:	b29b      	uxth	r3, r3
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d15d      	bne.n	8009fb4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68da      	ldr	r2, [r3, #12]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f022 0220 	bic.w	r2, r2, #32
 8009f06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	68da      	ldr	r2, [r3, #12]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009f16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	695a      	ldr	r2, [r3, #20]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f022 0201 	bic.w	r2, r2, #1
 8009f26:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2220      	movs	r2, #32
 8009f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d135      	bne.n	8009faa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2200      	movs	r2, #0
 8009f42:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	330c      	adds	r3, #12
 8009f4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	e853 3f00 	ldrex	r3, [r3]
 8009f52:	613b      	str	r3, [r7, #16]
   return(result);
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	f023 0310 	bic.w	r3, r3, #16
 8009f5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	330c      	adds	r3, #12
 8009f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f64:	623a      	str	r2, [r7, #32]
 8009f66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f68:	69f9      	ldr	r1, [r7, #28]
 8009f6a:	6a3a      	ldr	r2, [r7, #32]
 8009f6c:	e841 2300 	strex	r3, r2, [r1]
 8009f70:	61bb      	str	r3, [r7, #24]
   return(result);
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1e5      	bne.n	8009f44 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f003 0310 	and.w	r3, r3, #16
 8009f82:	2b10      	cmp	r3, #16
 8009f84:	d10a      	bne.n	8009f9c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009f86:	2300      	movs	r3, #0
 8009f88:	60fb      	str	r3, [r7, #12]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	60fb      	str	r3, [r7, #12]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	60fb      	str	r3, [r7, #12]
 8009f9a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f7ff fe64 	bl	8009c70 <HAL_UARTEx_RxEventCallback>
 8009fa8:	e002      	b.n	8009fb0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f7ff fe4c 	bl	8009c48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	e002      	b.n	8009fba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	e000      	b.n	8009fba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009fb8:	2302      	movs	r3, #2
  }
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3730      	adds	r7, #48	@ 0x30
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
	...

08009fc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009fc8:	b0c0      	sub	sp, #256	@ 0x100
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	691b      	ldr	r3, [r3, #16]
 8009fd8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fe0:	68d9      	ldr	r1, [r3, #12]
 8009fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	ea40 0301 	orr.w	r3, r0, r1
 8009fec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ff2:	689a      	ldr	r2, [r3, #8]
 8009ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ff8:	691b      	ldr	r3, [r3, #16]
 8009ffa:	431a      	orrs	r2, r3
 8009ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a000:	695b      	ldr	r3, [r3, #20]
 800a002:	431a      	orrs	r2, r3
 800a004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a008:	69db      	ldr	r3, [r3, #28]
 800a00a:	4313      	orrs	r3, r2
 800a00c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	68db      	ldr	r3, [r3, #12]
 800a018:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a01c:	f021 010c 	bic.w	r1, r1, #12
 800a020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a02a:	430b      	orrs	r3, r1
 800a02c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a02e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	695b      	ldr	r3, [r3, #20]
 800a036:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a03a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a03e:	6999      	ldr	r1, [r3, #24]
 800a040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	ea40 0301 	orr.w	r3, r0, r1
 800a04a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a04c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a050:	681a      	ldr	r2, [r3, #0]
 800a052:	4b8f      	ldr	r3, [pc, #572]	@ (800a290 <UART_SetConfig+0x2cc>)
 800a054:	429a      	cmp	r2, r3
 800a056:	d005      	beq.n	800a064 <UART_SetConfig+0xa0>
 800a058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a05c:	681a      	ldr	r2, [r3, #0]
 800a05e:	4b8d      	ldr	r3, [pc, #564]	@ (800a294 <UART_SetConfig+0x2d0>)
 800a060:	429a      	cmp	r2, r3
 800a062:	d104      	bne.n	800a06e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a064:	f7fe fe9e 	bl	8008da4 <HAL_RCC_GetPCLK2Freq>
 800a068:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a06c:	e003      	b.n	800a076 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a06e:	f7fe fe85 	bl	8008d7c <HAL_RCC_GetPCLK1Freq>
 800a072:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a07a:	69db      	ldr	r3, [r3, #28]
 800a07c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a080:	f040 810c 	bne.w	800a29c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a088:	2200      	movs	r2, #0
 800a08a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a08e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a092:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a096:	4622      	mov	r2, r4
 800a098:	462b      	mov	r3, r5
 800a09a:	1891      	adds	r1, r2, r2
 800a09c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a09e:	415b      	adcs	r3, r3
 800a0a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	eb12 0801 	adds.w	r8, r2, r1
 800a0ac:	4629      	mov	r1, r5
 800a0ae:	eb43 0901 	adc.w	r9, r3, r1
 800a0b2:	f04f 0200 	mov.w	r2, #0
 800a0b6:	f04f 0300 	mov.w	r3, #0
 800a0ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a0be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a0c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a0c6:	4690      	mov	r8, r2
 800a0c8:	4699      	mov	r9, r3
 800a0ca:	4623      	mov	r3, r4
 800a0cc:	eb18 0303 	adds.w	r3, r8, r3
 800a0d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a0d4:	462b      	mov	r3, r5
 800a0d6:	eb49 0303 	adc.w	r3, r9, r3
 800a0da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a0de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a0ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a0ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a0f2:	460b      	mov	r3, r1
 800a0f4:	18db      	adds	r3, r3, r3
 800a0f6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a0f8:	4613      	mov	r3, r2
 800a0fa:	eb42 0303 	adc.w	r3, r2, r3
 800a0fe:	657b      	str	r3, [r7, #84]	@ 0x54
 800a100:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a104:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a108:	f7f6 fc66 	bl	80009d8 <__aeabi_uldivmod>
 800a10c:	4602      	mov	r2, r0
 800a10e:	460b      	mov	r3, r1
 800a110:	4b61      	ldr	r3, [pc, #388]	@ (800a298 <UART_SetConfig+0x2d4>)
 800a112:	fba3 2302 	umull	r2, r3, r3, r2
 800a116:	095b      	lsrs	r3, r3, #5
 800a118:	011c      	lsls	r4, r3, #4
 800a11a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a11e:	2200      	movs	r2, #0
 800a120:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a124:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a128:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a12c:	4642      	mov	r2, r8
 800a12e:	464b      	mov	r3, r9
 800a130:	1891      	adds	r1, r2, r2
 800a132:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a134:	415b      	adcs	r3, r3
 800a136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a138:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a13c:	4641      	mov	r1, r8
 800a13e:	eb12 0a01 	adds.w	sl, r2, r1
 800a142:	4649      	mov	r1, r9
 800a144:	eb43 0b01 	adc.w	fp, r3, r1
 800a148:	f04f 0200 	mov.w	r2, #0
 800a14c:	f04f 0300 	mov.w	r3, #0
 800a150:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a154:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a158:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a15c:	4692      	mov	sl, r2
 800a15e:	469b      	mov	fp, r3
 800a160:	4643      	mov	r3, r8
 800a162:	eb1a 0303 	adds.w	r3, sl, r3
 800a166:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a16a:	464b      	mov	r3, r9
 800a16c:	eb4b 0303 	adc.w	r3, fp, r3
 800a170:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a180:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a184:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a188:	460b      	mov	r3, r1
 800a18a:	18db      	adds	r3, r3, r3
 800a18c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a18e:	4613      	mov	r3, r2
 800a190:	eb42 0303 	adc.w	r3, r2, r3
 800a194:	647b      	str	r3, [r7, #68]	@ 0x44
 800a196:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a19a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a19e:	f7f6 fc1b 	bl	80009d8 <__aeabi_uldivmod>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	4611      	mov	r1, r2
 800a1a8:	4b3b      	ldr	r3, [pc, #236]	@ (800a298 <UART_SetConfig+0x2d4>)
 800a1aa:	fba3 2301 	umull	r2, r3, r3, r1
 800a1ae:	095b      	lsrs	r3, r3, #5
 800a1b0:	2264      	movs	r2, #100	@ 0x64
 800a1b2:	fb02 f303 	mul.w	r3, r2, r3
 800a1b6:	1acb      	subs	r3, r1, r3
 800a1b8:	00db      	lsls	r3, r3, #3
 800a1ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a1be:	4b36      	ldr	r3, [pc, #216]	@ (800a298 <UART_SetConfig+0x2d4>)
 800a1c0:	fba3 2302 	umull	r2, r3, r3, r2
 800a1c4:	095b      	lsrs	r3, r3, #5
 800a1c6:	005b      	lsls	r3, r3, #1
 800a1c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a1cc:	441c      	add	r4, r3
 800a1ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a1d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a1dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a1e0:	4642      	mov	r2, r8
 800a1e2:	464b      	mov	r3, r9
 800a1e4:	1891      	adds	r1, r2, r2
 800a1e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a1e8:	415b      	adcs	r3, r3
 800a1ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a1f0:	4641      	mov	r1, r8
 800a1f2:	1851      	adds	r1, r2, r1
 800a1f4:	6339      	str	r1, [r7, #48]	@ 0x30
 800a1f6:	4649      	mov	r1, r9
 800a1f8:	414b      	adcs	r3, r1
 800a1fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1fc:	f04f 0200 	mov.w	r2, #0
 800a200:	f04f 0300 	mov.w	r3, #0
 800a204:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a208:	4659      	mov	r1, fp
 800a20a:	00cb      	lsls	r3, r1, #3
 800a20c:	4651      	mov	r1, sl
 800a20e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a212:	4651      	mov	r1, sl
 800a214:	00ca      	lsls	r2, r1, #3
 800a216:	4610      	mov	r0, r2
 800a218:	4619      	mov	r1, r3
 800a21a:	4603      	mov	r3, r0
 800a21c:	4642      	mov	r2, r8
 800a21e:	189b      	adds	r3, r3, r2
 800a220:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a224:	464b      	mov	r3, r9
 800a226:	460a      	mov	r2, r1
 800a228:	eb42 0303 	adc.w	r3, r2, r3
 800a22c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	2200      	movs	r2, #0
 800a238:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a23c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a240:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a244:	460b      	mov	r3, r1
 800a246:	18db      	adds	r3, r3, r3
 800a248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a24a:	4613      	mov	r3, r2
 800a24c:	eb42 0303 	adc.w	r3, r2, r3
 800a250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a252:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a256:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a25a:	f7f6 fbbd 	bl	80009d8 <__aeabi_uldivmod>
 800a25e:	4602      	mov	r2, r0
 800a260:	460b      	mov	r3, r1
 800a262:	4b0d      	ldr	r3, [pc, #52]	@ (800a298 <UART_SetConfig+0x2d4>)
 800a264:	fba3 1302 	umull	r1, r3, r3, r2
 800a268:	095b      	lsrs	r3, r3, #5
 800a26a:	2164      	movs	r1, #100	@ 0x64
 800a26c:	fb01 f303 	mul.w	r3, r1, r3
 800a270:	1ad3      	subs	r3, r2, r3
 800a272:	00db      	lsls	r3, r3, #3
 800a274:	3332      	adds	r3, #50	@ 0x32
 800a276:	4a08      	ldr	r2, [pc, #32]	@ (800a298 <UART_SetConfig+0x2d4>)
 800a278:	fba2 2303 	umull	r2, r3, r2, r3
 800a27c:	095b      	lsrs	r3, r3, #5
 800a27e:	f003 0207 	and.w	r2, r3, #7
 800a282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4422      	add	r2, r4
 800a28a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a28c:	e106      	b.n	800a49c <UART_SetConfig+0x4d8>
 800a28e:	bf00      	nop
 800a290:	40011000 	.word	0x40011000
 800a294:	40011400 	.word	0x40011400
 800a298:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a29c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a2a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a2aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a2ae:	4642      	mov	r2, r8
 800a2b0:	464b      	mov	r3, r9
 800a2b2:	1891      	adds	r1, r2, r2
 800a2b4:	6239      	str	r1, [r7, #32]
 800a2b6:	415b      	adcs	r3, r3
 800a2b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a2be:	4641      	mov	r1, r8
 800a2c0:	1854      	adds	r4, r2, r1
 800a2c2:	4649      	mov	r1, r9
 800a2c4:	eb43 0501 	adc.w	r5, r3, r1
 800a2c8:	f04f 0200 	mov.w	r2, #0
 800a2cc:	f04f 0300 	mov.w	r3, #0
 800a2d0:	00eb      	lsls	r3, r5, #3
 800a2d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a2d6:	00e2      	lsls	r2, r4, #3
 800a2d8:	4614      	mov	r4, r2
 800a2da:	461d      	mov	r5, r3
 800a2dc:	4643      	mov	r3, r8
 800a2de:	18e3      	adds	r3, r4, r3
 800a2e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a2e4:	464b      	mov	r3, r9
 800a2e6:	eb45 0303 	adc.w	r3, r5, r3
 800a2ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a2ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a2fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a2fe:	f04f 0200 	mov.w	r2, #0
 800a302:	f04f 0300 	mov.w	r3, #0
 800a306:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a30a:	4629      	mov	r1, r5
 800a30c:	008b      	lsls	r3, r1, #2
 800a30e:	4621      	mov	r1, r4
 800a310:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a314:	4621      	mov	r1, r4
 800a316:	008a      	lsls	r2, r1, #2
 800a318:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a31c:	f7f6 fb5c 	bl	80009d8 <__aeabi_uldivmod>
 800a320:	4602      	mov	r2, r0
 800a322:	460b      	mov	r3, r1
 800a324:	4b60      	ldr	r3, [pc, #384]	@ (800a4a8 <UART_SetConfig+0x4e4>)
 800a326:	fba3 2302 	umull	r2, r3, r3, r2
 800a32a:	095b      	lsrs	r3, r3, #5
 800a32c:	011c      	lsls	r4, r3, #4
 800a32e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a332:	2200      	movs	r2, #0
 800a334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a338:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a33c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a340:	4642      	mov	r2, r8
 800a342:	464b      	mov	r3, r9
 800a344:	1891      	adds	r1, r2, r2
 800a346:	61b9      	str	r1, [r7, #24]
 800a348:	415b      	adcs	r3, r3
 800a34a:	61fb      	str	r3, [r7, #28]
 800a34c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a350:	4641      	mov	r1, r8
 800a352:	1851      	adds	r1, r2, r1
 800a354:	6139      	str	r1, [r7, #16]
 800a356:	4649      	mov	r1, r9
 800a358:	414b      	adcs	r3, r1
 800a35a:	617b      	str	r3, [r7, #20]
 800a35c:	f04f 0200 	mov.w	r2, #0
 800a360:	f04f 0300 	mov.w	r3, #0
 800a364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a368:	4659      	mov	r1, fp
 800a36a:	00cb      	lsls	r3, r1, #3
 800a36c:	4651      	mov	r1, sl
 800a36e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a372:	4651      	mov	r1, sl
 800a374:	00ca      	lsls	r2, r1, #3
 800a376:	4610      	mov	r0, r2
 800a378:	4619      	mov	r1, r3
 800a37a:	4603      	mov	r3, r0
 800a37c:	4642      	mov	r2, r8
 800a37e:	189b      	adds	r3, r3, r2
 800a380:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a384:	464b      	mov	r3, r9
 800a386:	460a      	mov	r2, r1
 800a388:	eb42 0303 	adc.w	r3, r2, r3
 800a38c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a39a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a39c:	f04f 0200 	mov.w	r2, #0
 800a3a0:	f04f 0300 	mov.w	r3, #0
 800a3a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a3a8:	4649      	mov	r1, r9
 800a3aa:	008b      	lsls	r3, r1, #2
 800a3ac:	4641      	mov	r1, r8
 800a3ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3b2:	4641      	mov	r1, r8
 800a3b4:	008a      	lsls	r2, r1, #2
 800a3b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a3ba:	f7f6 fb0d 	bl	80009d8 <__aeabi_uldivmod>
 800a3be:	4602      	mov	r2, r0
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	4611      	mov	r1, r2
 800a3c4:	4b38      	ldr	r3, [pc, #224]	@ (800a4a8 <UART_SetConfig+0x4e4>)
 800a3c6:	fba3 2301 	umull	r2, r3, r3, r1
 800a3ca:	095b      	lsrs	r3, r3, #5
 800a3cc:	2264      	movs	r2, #100	@ 0x64
 800a3ce:	fb02 f303 	mul.w	r3, r2, r3
 800a3d2:	1acb      	subs	r3, r1, r3
 800a3d4:	011b      	lsls	r3, r3, #4
 800a3d6:	3332      	adds	r3, #50	@ 0x32
 800a3d8:	4a33      	ldr	r2, [pc, #204]	@ (800a4a8 <UART_SetConfig+0x4e4>)
 800a3da:	fba2 2303 	umull	r2, r3, r2, r3
 800a3de:	095b      	lsrs	r3, r3, #5
 800a3e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a3e4:	441c      	add	r4, r3
 800a3e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	673b      	str	r3, [r7, #112]	@ 0x70
 800a3ee:	677a      	str	r2, [r7, #116]	@ 0x74
 800a3f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a3f4:	4642      	mov	r2, r8
 800a3f6:	464b      	mov	r3, r9
 800a3f8:	1891      	adds	r1, r2, r2
 800a3fa:	60b9      	str	r1, [r7, #8]
 800a3fc:	415b      	adcs	r3, r3
 800a3fe:	60fb      	str	r3, [r7, #12]
 800a400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a404:	4641      	mov	r1, r8
 800a406:	1851      	adds	r1, r2, r1
 800a408:	6039      	str	r1, [r7, #0]
 800a40a:	4649      	mov	r1, r9
 800a40c:	414b      	adcs	r3, r1
 800a40e:	607b      	str	r3, [r7, #4]
 800a410:	f04f 0200 	mov.w	r2, #0
 800a414:	f04f 0300 	mov.w	r3, #0
 800a418:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a41c:	4659      	mov	r1, fp
 800a41e:	00cb      	lsls	r3, r1, #3
 800a420:	4651      	mov	r1, sl
 800a422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a426:	4651      	mov	r1, sl
 800a428:	00ca      	lsls	r2, r1, #3
 800a42a:	4610      	mov	r0, r2
 800a42c:	4619      	mov	r1, r3
 800a42e:	4603      	mov	r3, r0
 800a430:	4642      	mov	r2, r8
 800a432:	189b      	adds	r3, r3, r2
 800a434:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a436:	464b      	mov	r3, r9
 800a438:	460a      	mov	r2, r1
 800a43a:	eb42 0303 	adc.w	r3, r2, r3
 800a43e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	663b      	str	r3, [r7, #96]	@ 0x60
 800a44a:	667a      	str	r2, [r7, #100]	@ 0x64
 800a44c:	f04f 0200 	mov.w	r2, #0
 800a450:	f04f 0300 	mov.w	r3, #0
 800a454:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a458:	4649      	mov	r1, r9
 800a45a:	008b      	lsls	r3, r1, #2
 800a45c:	4641      	mov	r1, r8
 800a45e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a462:	4641      	mov	r1, r8
 800a464:	008a      	lsls	r2, r1, #2
 800a466:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a46a:	f7f6 fab5 	bl	80009d8 <__aeabi_uldivmod>
 800a46e:	4602      	mov	r2, r0
 800a470:	460b      	mov	r3, r1
 800a472:	4b0d      	ldr	r3, [pc, #52]	@ (800a4a8 <UART_SetConfig+0x4e4>)
 800a474:	fba3 1302 	umull	r1, r3, r3, r2
 800a478:	095b      	lsrs	r3, r3, #5
 800a47a:	2164      	movs	r1, #100	@ 0x64
 800a47c:	fb01 f303 	mul.w	r3, r1, r3
 800a480:	1ad3      	subs	r3, r2, r3
 800a482:	011b      	lsls	r3, r3, #4
 800a484:	3332      	adds	r3, #50	@ 0x32
 800a486:	4a08      	ldr	r2, [pc, #32]	@ (800a4a8 <UART_SetConfig+0x4e4>)
 800a488:	fba2 2303 	umull	r2, r3, r2, r3
 800a48c:	095b      	lsrs	r3, r3, #5
 800a48e:	f003 020f 	and.w	r2, r3, #15
 800a492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4422      	add	r2, r4
 800a49a:	609a      	str	r2, [r3, #8]
}
 800a49c:	bf00      	nop
 800a49e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a4a8:	51eb851f 	.word	0x51eb851f

0800a4ac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a4b0:	4904      	ldr	r1, [pc, #16]	@ (800a4c4 <MX_FATFS_Init+0x18>)
 800a4b2:	4805      	ldr	r0, [pc, #20]	@ (800a4c8 <MX_FATFS_Init+0x1c>)
 800a4b4:	f000 f8b0 	bl	800a618 <FATFS_LinkDriver>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	4b03      	ldr	r3, [pc, #12]	@ (800a4cc <MX_FATFS_Init+0x20>)
 800a4be:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a4c0:	bf00      	nop
 800a4c2:	bd80      	pop	{r7, pc}
 800a4c4:	200014b8 	.word	0x200014b8
 800a4c8:	20000920 	.word	0x20000920
 800a4cc:	200014b4 	.word	0x200014b4

0800a4d0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800a4da:	4b06      	ldr	r3, [pc, #24]	@ (800a4f4 <USER_initialize+0x24>)
 800a4dc:	2201      	movs	r2, #1
 800a4de:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a4e0:	4b04      	ldr	r3, [pc, #16]	@ (800a4f4 <USER_initialize+0x24>)
 800a4e2:	781b      	ldrb	r3, [r3, #0]
 800a4e4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	370c      	adds	r7, #12
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f0:	4770      	bx	lr
 800a4f2:	bf00      	nop
 800a4f4:	2000091d 	.word	0x2000091d

0800a4f8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	4603      	mov	r3, r0
 800a500:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800a502:	4b06      	ldr	r3, [pc, #24]	@ (800a51c <USER_status+0x24>)
 800a504:	2201      	movs	r2, #1
 800a506:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a508:	4b04      	ldr	r3, [pc, #16]	@ (800a51c <USER_status+0x24>)
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a50e:	4618      	mov	r0, r3
 800a510:	370c      	adds	r7, #12
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	2000091d 	.word	0x2000091d

0800a520 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a520:	b480      	push	{r7}
 800a522:	b085      	sub	sp, #20
 800a524:	af00      	add	r7, sp, #0
 800a526:	60b9      	str	r1, [r7, #8]
 800a528:	607a      	str	r2, [r7, #4]
 800a52a:	603b      	str	r3, [r7, #0]
 800a52c:	4603      	mov	r3, r0
 800a52e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800a530:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800a532:	4618      	mov	r0, r3
 800a534:	3714      	adds	r7, #20
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr

0800a53e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a53e:	b480      	push	{r7}
 800a540:	b085      	sub	sp, #20
 800a542:	af00      	add	r7, sp, #0
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
 800a548:	603b      	str	r3, [r7, #0]
 800a54a:	4603      	mov	r3, r0
 800a54c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a54e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a550:	4618      	mov	r0, r3
 800a552:	3714      	adds	r7, #20
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr

0800a55c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b085      	sub	sp, #20
 800a560:	af00      	add	r7, sp, #0
 800a562:	4603      	mov	r3, r0
 800a564:	603a      	str	r2, [r7, #0]
 800a566:	71fb      	strb	r3, [r7, #7]
 800a568:	460b      	mov	r3, r1
 800a56a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a56c:	2301      	movs	r3, #1
 800a56e:	73fb      	strb	r3, [r7, #15]
    return res;
 800a570:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a572:	4618      	mov	r0, r3
 800a574:	3714      	adds	r7, #20
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
	...

0800a580 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a580:	b480      	push	{r7}
 800a582:	b087      	sub	sp, #28
 800a584:	af00      	add	r7, sp, #0
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	60b9      	str	r1, [r7, #8]
 800a58a:	4613      	mov	r3, r2
 800a58c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a58e:	2301      	movs	r3, #1
 800a590:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a592:	2300      	movs	r3, #0
 800a594:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a596:	4b1f      	ldr	r3, [pc, #124]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a598:	7a5b      	ldrb	r3, [r3, #9]
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d131      	bne.n	800a604 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a5a0:	4b1c      	ldr	r3, [pc, #112]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5a2:	7a5b      	ldrb	r3, [r3, #9]
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	4b1a      	ldr	r3, [pc, #104]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a5ae:	4b19      	ldr	r3, [pc, #100]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5b0:	7a5b      	ldrb	r3, [r3, #9]
 800a5b2:	b2db      	uxtb	r3, r3
 800a5b4:	4a17      	ldr	r2, [pc, #92]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5b6:	009b      	lsls	r3, r3, #2
 800a5b8:	4413      	add	r3, r2
 800a5ba:	68fa      	ldr	r2, [r7, #12]
 800a5bc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a5be:	4b15      	ldr	r3, [pc, #84]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5c0:	7a5b      	ldrb	r3, [r3, #9]
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	4b13      	ldr	r3, [pc, #76]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5c8:	4413      	add	r3, r2
 800a5ca:	79fa      	ldrb	r2, [r7, #7]
 800a5cc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a5ce:	4b11      	ldr	r3, [pc, #68]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5d0:	7a5b      	ldrb	r3, [r3, #9]
 800a5d2:	b2db      	uxtb	r3, r3
 800a5d4:	1c5a      	adds	r2, r3, #1
 800a5d6:	b2d1      	uxtb	r1, r2
 800a5d8:	4a0e      	ldr	r2, [pc, #56]	@ (800a614 <FATFS_LinkDriverEx+0x94>)
 800a5da:	7251      	strb	r1, [r2, #9]
 800a5dc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a5de:	7dbb      	ldrb	r3, [r7, #22]
 800a5e0:	3330      	adds	r3, #48	@ 0x30
 800a5e2:	b2da      	uxtb	r2, r3
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	223a      	movs	r2, #58	@ 0x3a
 800a5ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	3302      	adds	r3, #2
 800a5f4:	222f      	movs	r2, #47	@ 0x2f
 800a5f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	3303      	adds	r3, #3
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a600:	2300      	movs	r3, #0
 800a602:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a604:	7dfb      	ldrb	r3, [r7, #23]
}
 800a606:	4618      	mov	r0, r3
 800a608:	371c      	adds	r7, #28
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr
 800a612:	bf00      	nop
 800a614:	200014bc 	.word	0x200014bc

0800a618 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b082      	sub	sp, #8
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a622:	2200      	movs	r2, #0
 800a624:	6839      	ldr	r1, [r7, #0]
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f7ff ffaa 	bl	800a580 <FATFS_LinkDriverEx>
 800a62c:	4603      	mov	r3, r0
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3708      	adds	r7, #8
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
	...

0800a638 <malloc>:
 800a638:	4b02      	ldr	r3, [pc, #8]	@ (800a644 <malloc+0xc>)
 800a63a:	4601      	mov	r1, r0
 800a63c:	6818      	ldr	r0, [r3, #0]
 800a63e:	f000 b82d 	b.w	800a69c <_malloc_r>
 800a642:	bf00      	nop
 800a644:	20000934 	.word	0x20000934

0800a648 <free>:
 800a648:	4b02      	ldr	r3, [pc, #8]	@ (800a654 <free+0xc>)
 800a64a:	4601      	mov	r1, r0
 800a64c:	6818      	ldr	r0, [r3, #0]
 800a64e:	f000 b8f5 	b.w	800a83c <_free_r>
 800a652:	bf00      	nop
 800a654:	20000934 	.word	0x20000934

0800a658 <sbrk_aligned>:
 800a658:	b570      	push	{r4, r5, r6, lr}
 800a65a:	4e0f      	ldr	r6, [pc, #60]	@ (800a698 <sbrk_aligned+0x40>)
 800a65c:	460c      	mov	r4, r1
 800a65e:	6831      	ldr	r1, [r6, #0]
 800a660:	4605      	mov	r5, r0
 800a662:	b911      	cbnz	r1, 800a66a <sbrk_aligned+0x12>
 800a664:	f000 f8ae 	bl	800a7c4 <_sbrk_r>
 800a668:	6030      	str	r0, [r6, #0]
 800a66a:	4621      	mov	r1, r4
 800a66c:	4628      	mov	r0, r5
 800a66e:	f000 f8a9 	bl	800a7c4 <_sbrk_r>
 800a672:	1c43      	adds	r3, r0, #1
 800a674:	d103      	bne.n	800a67e <sbrk_aligned+0x26>
 800a676:	f04f 34ff 	mov.w	r4, #4294967295
 800a67a:	4620      	mov	r0, r4
 800a67c:	bd70      	pop	{r4, r5, r6, pc}
 800a67e:	1cc4      	adds	r4, r0, #3
 800a680:	f024 0403 	bic.w	r4, r4, #3
 800a684:	42a0      	cmp	r0, r4
 800a686:	d0f8      	beq.n	800a67a <sbrk_aligned+0x22>
 800a688:	1a21      	subs	r1, r4, r0
 800a68a:	4628      	mov	r0, r5
 800a68c:	f000 f89a 	bl	800a7c4 <_sbrk_r>
 800a690:	3001      	adds	r0, #1
 800a692:	d1f2      	bne.n	800a67a <sbrk_aligned+0x22>
 800a694:	e7ef      	b.n	800a676 <sbrk_aligned+0x1e>
 800a696:	bf00      	nop
 800a698:	200014c8 	.word	0x200014c8

0800a69c <_malloc_r>:
 800a69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6a0:	1ccd      	adds	r5, r1, #3
 800a6a2:	f025 0503 	bic.w	r5, r5, #3
 800a6a6:	3508      	adds	r5, #8
 800a6a8:	2d0c      	cmp	r5, #12
 800a6aa:	bf38      	it	cc
 800a6ac:	250c      	movcc	r5, #12
 800a6ae:	2d00      	cmp	r5, #0
 800a6b0:	4606      	mov	r6, r0
 800a6b2:	db01      	blt.n	800a6b8 <_malloc_r+0x1c>
 800a6b4:	42a9      	cmp	r1, r5
 800a6b6:	d904      	bls.n	800a6c2 <_malloc_r+0x26>
 800a6b8:	230c      	movs	r3, #12
 800a6ba:	6033      	str	r3, [r6, #0]
 800a6bc:	2000      	movs	r0, #0
 800a6be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a798 <_malloc_r+0xfc>
 800a6c6:	f000 f869 	bl	800a79c <__malloc_lock>
 800a6ca:	f8d8 3000 	ldr.w	r3, [r8]
 800a6ce:	461c      	mov	r4, r3
 800a6d0:	bb44      	cbnz	r4, 800a724 <_malloc_r+0x88>
 800a6d2:	4629      	mov	r1, r5
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	f7ff ffbf 	bl	800a658 <sbrk_aligned>
 800a6da:	1c43      	adds	r3, r0, #1
 800a6dc:	4604      	mov	r4, r0
 800a6de:	d158      	bne.n	800a792 <_malloc_r+0xf6>
 800a6e0:	f8d8 4000 	ldr.w	r4, [r8]
 800a6e4:	4627      	mov	r7, r4
 800a6e6:	2f00      	cmp	r7, #0
 800a6e8:	d143      	bne.n	800a772 <_malloc_r+0xd6>
 800a6ea:	2c00      	cmp	r4, #0
 800a6ec:	d04b      	beq.n	800a786 <_malloc_r+0xea>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	4639      	mov	r1, r7
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	eb04 0903 	add.w	r9, r4, r3
 800a6f8:	f000 f864 	bl	800a7c4 <_sbrk_r>
 800a6fc:	4581      	cmp	r9, r0
 800a6fe:	d142      	bne.n	800a786 <_malloc_r+0xea>
 800a700:	6821      	ldr	r1, [r4, #0]
 800a702:	1a6d      	subs	r5, r5, r1
 800a704:	4629      	mov	r1, r5
 800a706:	4630      	mov	r0, r6
 800a708:	f7ff ffa6 	bl	800a658 <sbrk_aligned>
 800a70c:	3001      	adds	r0, #1
 800a70e:	d03a      	beq.n	800a786 <_malloc_r+0xea>
 800a710:	6823      	ldr	r3, [r4, #0]
 800a712:	442b      	add	r3, r5
 800a714:	6023      	str	r3, [r4, #0]
 800a716:	f8d8 3000 	ldr.w	r3, [r8]
 800a71a:	685a      	ldr	r2, [r3, #4]
 800a71c:	bb62      	cbnz	r2, 800a778 <_malloc_r+0xdc>
 800a71e:	f8c8 7000 	str.w	r7, [r8]
 800a722:	e00f      	b.n	800a744 <_malloc_r+0xa8>
 800a724:	6822      	ldr	r2, [r4, #0]
 800a726:	1b52      	subs	r2, r2, r5
 800a728:	d420      	bmi.n	800a76c <_malloc_r+0xd0>
 800a72a:	2a0b      	cmp	r2, #11
 800a72c:	d917      	bls.n	800a75e <_malloc_r+0xc2>
 800a72e:	1961      	adds	r1, r4, r5
 800a730:	42a3      	cmp	r3, r4
 800a732:	6025      	str	r5, [r4, #0]
 800a734:	bf18      	it	ne
 800a736:	6059      	strne	r1, [r3, #4]
 800a738:	6863      	ldr	r3, [r4, #4]
 800a73a:	bf08      	it	eq
 800a73c:	f8c8 1000 	streq.w	r1, [r8]
 800a740:	5162      	str	r2, [r4, r5]
 800a742:	604b      	str	r3, [r1, #4]
 800a744:	4630      	mov	r0, r6
 800a746:	f000 f82f 	bl	800a7a8 <__malloc_unlock>
 800a74a:	f104 000b 	add.w	r0, r4, #11
 800a74e:	1d23      	adds	r3, r4, #4
 800a750:	f020 0007 	bic.w	r0, r0, #7
 800a754:	1ac2      	subs	r2, r0, r3
 800a756:	bf1c      	itt	ne
 800a758:	1a1b      	subne	r3, r3, r0
 800a75a:	50a3      	strne	r3, [r4, r2]
 800a75c:	e7af      	b.n	800a6be <_malloc_r+0x22>
 800a75e:	6862      	ldr	r2, [r4, #4]
 800a760:	42a3      	cmp	r3, r4
 800a762:	bf0c      	ite	eq
 800a764:	f8c8 2000 	streq.w	r2, [r8]
 800a768:	605a      	strne	r2, [r3, #4]
 800a76a:	e7eb      	b.n	800a744 <_malloc_r+0xa8>
 800a76c:	4623      	mov	r3, r4
 800a76e:	6864      	ldr	r4, [r4, #4]
 800a770:	e7ae      	b.n	800a6d0 <_malloc_r+0x34>
 800a772:	463c      	mov	r4, r7
 800a774:	687f      	ldr	r7, [r7, #4]
 800a776:	e7b6      	b.n	800a6e6 <_malloc_r+0x4a>
 800a778:	461a      	mov	r2, r3
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	42a3      	cmp	r3, r4
 800a77e:	d1fb      	bne.n	800a778 <_malloc_r+0xdc>
 800a780:	2300      	movs	r3, #0
 800a782:	6053      	str	r3, [r2, #4]
 800a784:	e7de      	b.n	800a744 <_malloc_r+0xa8>
 800a786:	230c      	movs	r3, #12
 800a788:	6033      	str	r3, [r6, #0]
 800a78a:	4630      	mov	r0, r6
 800a78c:	f000 f80c 	bl	800a7a8 <__malloc_unlock>
 800a790:	e794      	b.n	800a6bc <_malloc_r+0x20>
 800a792:	6005      	str	r5, [r0, #0]
 800a794:	e7d6      	b.n	800a744 <_malloc_r+0xa8>
 800a796:	bf00      	nop
 800a798:	200014cc 	.word	0x200014cc

0800a79c <__malloc_lock>:
 800a79c:	4801      	ldr	r0, [pc, #4]	@ (800a7a4 <__malloc_lock+0x8>)
 800a79e:	f000 b84b 	b.w	800a838 <__retarget_lock_acquire_recursive>
 800a7a2:	bf00      	nop
 800a7a4:	2000160c 	.word	0x2000160c

0800a7a8 <__malloc_unlock>:
 800a7a8:	4801      	ldr	r0, [pc, #4]	@ (800a7b0 <__malloc_unlock+0x8>)
 800a7aa:	f000 b846 	b.w	800a83a <__retarget_lock_release_recursive>
 800a7ae:	bf00      	nop
 800a7b0:	2000160c 	.word	0x2000160c

0800a7b4 <memset>:
 800a7b4:	4402      	add	r2, r0
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d100      	bne.n	800a7be <memset+0xa>
 800a7bc:	4770      	bx	lr
 800a7be:	f803 1b01 	strb.w	r1, [r3], #1
 800a7c2:	e7f9      	b.n	800a7b8 <memset+0x4>

0800a7c4 <_sbrk_r>:
 800a7c4:	b538      	push	{r3, r4, r5, lr}
 800a7c6:	4d06      	ldr	r5, [pc, #24]	@ (800a7e0 <_sbrk_r+0x1c>)
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	4604      	mov	r4, r0
 800a7cc:	4608      	mov	r0, r1
 800a7ce:	602b      	str	r3, [r5, #0]
 800a7d0:	f7fb fe2c 	bl	800642c <_sbrk>
 800a7d4:	1c43      	adds	r3, r0, #1
 800a7d6:	d102      	bne.n	800a7de <_sbrk_r+0x1a>
 800a7d8:	682b      	ldr	r3, [r5, #0]
 800a7da:	b103      	cbz	r3, 800a7de <_sbrk_r+0x1a>
 800a7dc:	6023      	str	r3, [r4, #0]
 800a7de:	bd38      	pop	{r3, r4, r5, pc}
 800a7e0:	20001608 	.word	0x20001608

0800a7e4 <__errno>:
 800a7e4:	4b01      	ldr	r3, [pc, #4]	@ (800a7ec <__errno+0x8>)
 800a7e6:	6818      	ldr	r0, [r3, #0]
 800a7e8:	4770      	bx	lr
 800a7ea:	bf00      	nop
 800a7ec:	20000934 	.word	0x20000934

0800a7f0 <__libc_init_array>:
 800a7f0:	b570      	push	{r4, r5, r6, lr}
 800a7f2:	4d0d      	ldr	r5, [pc, #52]	@ (800a828 <__libc_init_array+0x38>)
 800a7f4:	4c0d      	ldr	r4, [pc, #52]	@ (800a82c <__libc_init_array+0x3c>)
 800a7f6:	1b64      	subs	r4, r4, r5
 800a7f8:	10a4      	asrs	r4, r4, #2
 800a7fa:	2600      	movs	r6, #0
 800a7fc:	42a6      	cmp	r6, r4
 800a7fe:	d109      	bne.n	800a814 <__libc_init_array+0x24>
 800a800:	4d0b      	ldr	r5, [pc, #44]	@ (800a830 <__libc_init_array+0x40>)
 800a802:	4c0c      	ldr	r4, [pc, #48]	@ (800a834 <__libc_init_array+0x44>)
 800a804:	f000 f864 	bl	800a8d0 <_init>
 800a808:	1b64      	subs	r4, r4, r5
 800a80a:	10a4      	asrs	r4, r4, #2
 800a80c:	2600      	movs	r6, #0
 800a80e:	42a6      	cmp	r6, r4
 800a810:	d105      	bne.n	800a81e <__libc_init_array+0x2e>
 800a812:	bd70      	pop	{r4, r5, r6, pc}
 800a814:	f855 3b04 	ldr.w	r3, [r5], #4
 800a818:	4798      	blx	r3
 800a81a:	3601      	adds	r6, #1
 800a81c:	e7ee      	b.n	800a7fc <__libc_init_array+0xc>
 800a81e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a822:	4798      	blx	r3
 800a824:	3601      	adds	r6, #1
 800a826:	e7f2      	b.n	800a80e <__libc_init_array+0x1e>
 800a828:	0800ba90 	.word	0x0800ba90
 800a82c:	0800ba90 	.word	0x0800ba90
 800a830:	0800ba90 	.word	0x0800ba90
 800a834:	0800ba94 	.word	0x0800ba94

0800a838 <__retarget_lock_acquire_recursive>:
 800a838:	4770      	bx	lr

0800a83a <__retarget_lock_release_recursive>:
 800a83a:	4770      	bx	lr

0800a83c <_free_r>:
 800a83c:	b538      	push	{r3, r4, r5, lr}
 800a83e:	4605      	mov	r5, r0
 800a840:	2900      	cmp	r1, #0
 800a842:	d041      	beq.n	800a8c8 <_free_r+0x8c>
 800a844:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a848:	1f0c      	subs	r4, r1, #4
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	bfb8      	it	lt
 800a84e:	18e4      	addlt	r4, r4, r3
 800a850:	f7ff ffa4 	bl	800a79c <__malloc_lock>
 800a854:	4a1d      	ldr	r2, [pc, #116]	@ (800a8cc <_free_r+0x90>)
 800a856:	6813      	ldr	r3, [r2, #0]
 800a858:	b933      	cbnz	r3, 800a868 <_free_r+0x2c>
 800a85a:	6063      	str	r3, [r4, #4]
 800a85c:	6014      	str	r4, [r2, #0]
 800a85e:	4628      	mov	r0, r5
 800a860:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a864:	f7ff bfa0 	b.w	800a7a8 <__malloc_unlock>
 800a868:	42a3      	cmp	r3, r4
 800a86a:	d908      	bls.n	800a87e <_free_r+0x42>
 800a86c:	6820      	ldr	r0, [r4, #0]
 800a86e:	1821      	adds	r1, r4, r0
 800a870:	428b      	cmp	r3, r1
 800a872:	bf01      	itttt	eq
 800a874:	6819      	ldreq	r1, [r3, #0]
 800a876:	685b      	ldreq	r3, [r3, #4]
 800a878:	1809      	addeq	r1, r1, r0
 800a87a:	6021      	streq	r1, [r4, #0]
 800a87c:	e7ed      	b.n	800a85a <_free_r+0x1e>
 800a87e:	461a      	mov	r2, r3
 800a880:	685b      	ldr	r3, [r3, #4]
 800a882:	b10b      	cbz	r3, 800a888 <_free_r+0x4c>
 800a884:	42a3      	cmp	r3, r4
 800a886:	d9fa      	bls.n	800a87e <_free_r+0x42>
 800a888:	6811      	ldr	r1, [r2, #0]
 800a88a:	1850      	adds	r0, r2, r1
 800a88c:	42a0      	cmp	r0, r4
 800a88e:	d10b      	bne.n	800a8a8 <_free_r+0x6c>
 800a890:	6820      	ldr	r0, [r4, #0]
 800a892:	4401      	add	r1, r0
 800a894:	1850      	adds	r0, r2, r1
 800a896:	4283      	cmp	r3, r0
 800a898:	6011      	str	r1, [r2, #0]
 800a89a:	d1e0      	bne.n	800a85e <_free_r+0x22>
 800a89c:	6818      	ldr	r0, [r3, #0]
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	6053      	str	r3, [r2, #4]
 800a8a2:	4408      	add	r0, r1
 800a8a4:	6010      	str	r0, [r2, #0]
 800a8a6:	e7da      	b.n	800a85e <_free_r+0x22>
 800a8a8:	d902      	bls.n	800a8b0 <_free_r+0x74>
 800a8aa:	230c      	movs	r3, #12
 800a8ac:	602b      	str	r3, [r5, #0]
 800a8ae:	e7d6      	b.n	800a85e <_free_r+0x22>
 800a8b0:	6820      	ldr	r0, [r4, #0]
 800a8b2:	1821      	adds	r1, r4, r0
 800a8b4:	428b      	cmp	r3, r1
 800a8b6:	bf04      	itt	eq
 800a8b8:	6819      	ldreq	r1, [r3, #0]
 800a8ba:	685b      	ldreq	r3, [r3, #4]
 800a8bc:	6063      	str	r3, [r4, #4]
 800a8be:	bf04      	itt	eq
 800a8c0:	1809      	addeq	r1, r1, r0
 800a8c2:	6021      	streq	r1, [r4, #0]
 800a8c4:	6054      	str	r4, [r2, #4]
 800a8c6:	e7ca      	b.n	800a85e <_free_r+0x22>
 800a8c8:	bd38      	pop	{r3, r4, r5, pc}
 800a8ca:	bf00      	nop
 800a8cc:	200014cc 	.word	0x200014cc

0800a8d0 <_init>:
 800a8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8d2:	bf00      	nop
 800a8d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8d6:	bc08      	pop	{r3}
 800a8d8:	469e      	mov	lr, r3
 800a8da:	4770      	bx	lr

0800a8dc <_fini>:
 800a8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8de:	bf00      	nop
 800a8e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8e2:	bc08      	pop	{r3}
 800a8e4:	469e      	mov	lr, r3
 800a8e6:	4770      	bx	lr
