Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 15:02:58 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AnswerSelector_FullTestSource_timing_summary_routed.rpt -pb AnswerSelector_FullTestSource_timing_summary_routed.pb -rpx AnswerSelector_FullTestSource_timing_summary_routed.rpx -warn_on_violation
| Design       : AnswerSelector_FullTestSource
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.624        0.000                      0                  194        0.090        0.000                      0                  194        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.624        0.000                      0                  194        0.090        0.000                      0                  194        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.014ns (23.290%)  route 3.340ns (76.710%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.559     5.080    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.335    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.459 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__1/O
                         net (fo=6, routed)           0.436     6.896    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__0/O
                         net (fo=6, routed)           1.132     8.151    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.275 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2/O
                         net (fo=3, routed)           0.655     8.931    nolabel_line12/set_cathode_anode/anode_clock1/bit17/p_28_in
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.055 r  nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_i_1__16/O
                         net (fo=1, routed)           0.379     9.434    nolabel_line12/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.510    14.851    nolabel_line12/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y52         FDRE (Setup_fdre_C_D)       -0.016    15.058    nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.014ns (23.552%)  route 3.291ns (76.448%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.559     5.080    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.335    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.459 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__1/O
                         net (fo=6, routed)           0.436     6.896    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__0/O
                         net (fo=6, routed)           1.132     8.151    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.275 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2/O
                         net (fo=3, routed)           0.607     8.882    nolabel_line12/set_cathode_anode/anode_clock1/bit18/p_28_in
    SLICE_X64Y52         LUT4 (Prop_lut4_I2_O)        0.124     9.006 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_i_1__15/O
                         net (fo=1, routed)           0.379     9.385    nolabel_line12/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.510    14.851    nolabel_line12/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y52         FDRE (Setup_fdre_C_D)       -0.045    15.029    nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.014ns (27.838%)  route 2.628ns (72.162%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.559     5.080    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.335    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.459 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__1/O
                         net (fo=6, routed)           0.436     6.896    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__0/O
                         net (fo=6, routed)           1.132     8.151    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.275 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2/O
                         net (fo=3, routed)           0.323     8.598    nolabel_line12/set_cathode_anode/anode_clock1/bit16/p_28_in
    SLICE_X64Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.722 r  nolabel_line12/set_cathode_anode/anode_clock1/bit16/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     8.722    nolabel_line12/set_cathode_anode/anode_clock1/bit16/d_16
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.510    14.851    nolabel_line12/set_cathode_anode/anode_clock1/bit16/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit16/data_out_reg/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y52         FDRE (Setup_fdre_C_D)        0.077    15.151    nolabel_line12/set_cathode_anode/anode_clock1/bit16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.828ns (23.852%)  route 2.643ns (76.148%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.227    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]
    SLICE_X52Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.351 f  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0/O
                         net (fo=2, routed)           1.128     7.479    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.603 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__0/O
                         net (fo=3, routed)           0.823     8.426    nolabel_line12/get_answer_segs/nolabel_line29/code2/down_pulse
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.550 r  nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_i_1__19/O
                         net (fo=1, routed)           0.000     8.550    nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg_2
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    nolabel_line12/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.077    15.082    nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.828ns (23.907%)  route 2.635ns (76.093%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.227    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]
    SLICE_X52Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.351 f  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0/O
                         net (fo=2, routed)           1.128     7.479    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.603 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__0/O
                         net (fo=3, routed)           0.815     8.418    nolabel_line12/get_answer_segs/nolabel_line29/code2/down_pulse
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.542 r  nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_i_1__20/O
                         net (fo=1, routed)           0.000     8.542    nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg_2
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    nolabel_line12/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.081    15.086    nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 nolabel_line31/debouncer2/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/U4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.828ns (24.319%)  route 2.577ns (75.681%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.557     5.078    nolabel_line31/debouncer2/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  nolabel_line31/debouncer2/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line31/debouncer2/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           0.682     6.216    nolabel_line31/debouncer2/PB_cnt_reg[12]
    SLICE_X56Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.340 f  nolabel_line31/debouncer2/data_out_i_5/O
                         net (fo=1, routed)           0.971     7.311    nolabel_line31/debouncer2/data_out_i_5_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.435 r  nolabel_line31/debouncer2/data_out_i_2__2/O
                         net (fo=3, routed)           0.924     8.359    nolabel_line31/debouncer2/p_2_in_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.483 r  nolabel_line31/debouncer2/data_out_i_1__22/O
                         net (fo=1, routed)           0.000     8.483    nolabel_line31/U4/X86
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.507    14.848    nolabel_line31/U4/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U4/data_out_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.031    15.102    nolabel_line31/U4/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.890ns (26.468%)  route 2.473ns (73.532%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.559     5.080    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.335    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.459 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__1/O
                         net (fo=6, routed)           0.436     6.896    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__0/O
                         net (fo=6, routed)           1.299     8.318    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.442 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_1__13/O
                         net (fo=1, routed)           0.000     8.442    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/d[15]
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.509    14.850    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)        0.031    15.104    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.890ns (26.483%)  route 2.471ns (73.517%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.559     5.080    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.335    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.459 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__1/O
                         net (fo=6, routed)           0.436     6.896    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__0/O
                         net (fo=6, routed)           1.297     8.316    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/p_18_in
    SLICE_X63Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.440 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__12/O
                         net (fo=1, routed)           0.000     8.440    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/d[14]
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.509    14.850    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)        0.029    15.102    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.828ns (24.884%)  route 2.499ns (75.116%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.227    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]
    SLICE_X52Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.351 f  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0/O
                         net (fo=2, routed)           1.128     7.479    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.603 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__0/O
                         net (fo=3, routed)           0.679     8.282    nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/down_pulse
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.406 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/data_out_i_1/O
                         net (fo=1, routed)           0.000     8.406    nolabel_line12/get_answer_segs/nolabel_line29/code2/next_code_2
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.441    14.782    nolabel_line12/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.079    15.084    nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 nolabel_line31/debouncer2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/debouncer2/PB_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.606ns (25.535%)  route 1.767ns (74.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/debouncer2/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/debouncer2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line31/debouncer2/PB_state_reg/Q
                         net (fo=5, routed)           1.111     6.712    nolabel_line31/debouncer2/PB_state_reg_n_0
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.150     6.862 r  nolabel_line31/debouncer2/PB_cnt[0]_i_1__3/O
                         net (fo=16, routed)          0.656     7.518    nolabel_line31/debouncer2/PB_idle
    SLICE_X57Y56         FDRE                                         r  nolabel_line31/debouncer2/PB_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.443    14.784    nolabel_line31/debouncer2/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  nolabel_line31/debouncer2/PB_cnt_reg[0]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.660    14.347    nolabel_line31/debouncer2/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  6.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.403%)  route 0.252ns (60.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.567     1.450    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.252     1.866    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg_n_0
    SLICE_X54Y57         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.961    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.244     1.717    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.059     1.776    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.642    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.960    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                         clock pessimism             -0.515     1.445    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.075     1.520    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/Q
                         net (fo=4, routed)           0.083     1.695    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/p_0_in3_in
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.740 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.740    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/d[4]
    SLICE_X55Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.962    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.092     1.552    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.438%)  route 0.169ns (47.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit6/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/Q
                         net (fo=6, routed)           0.169     1.756    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/p_0_in9_in
    SLICE_X56Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_i_1__5/O
                         net (fo=1, routed)           0.000     1.801    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/d[7]
    SLICE_X56Y58         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.961    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X56Y58         FDRE (Hold_fdre_C_D)         0.120     1.603    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.147     1.736    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/p_1_in
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/d[2]
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.962    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.121     1.581    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.905%)  route 0.134ns (37.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/Q
                         net (fo=3, routed)           0.134     1.707    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.099     1.806 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_1__1/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_1__1_n_0
    SLICE_X54Y61         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.960    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
                         clock pessimism             -0.499     1.461    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     1.581    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line31/debouncer1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/debouncer1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line31/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  nolabel_line31/debouncer1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line31/debouncer1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.176     1.766    nolabel_line31/debouncer1/PB_sync_0
    SLICE_X55Y55         FDRE                                         r  nolabel_line31/debouncer1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.962    nolabel_line31/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  nolabel_line31/debouncer1/PB_sync_1_reg/C
                         clock pessimism             -0.499     1.463    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.070     1.533    nolabel_line31/debouncer1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.065%)  route 0.151ns (41.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/Q
                         net (fo=5, routed)           0.151     1.763    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/p_0_in11_in
    SLICE_X55Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.808 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_i_1__7/O
                         net (fo=1, routed)           0.000     1.808    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/d[9]
    SLICE_X55Y58         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.961    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.092     1.575    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.712%)  route 0.135ns (39.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/Q
                         net (fo=5, routed)           0.135     1.775    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_0_in21_in
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_1__13/O
                         net (fo=1, routed)           0.000     1.820    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/d[15]
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.991    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.092     1.584    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.536%)  route 0.136ns (39.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/Q
                         net (fo=5, routed)           0.136     1.776    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/p_0_in21_in
    SLICE_X63Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__12/O
                         net (fo=1, routed)           0.000     1.821    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/d[14]
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.991    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.091     1.583    nolabel_line12/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y60   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y62   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y62   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y63   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y63   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y63   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y60   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y60   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y58   nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y60   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y60   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.914ns  (logic 5.475ns (34.403%)  route 10.439ns (65.597%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           4.475     5.934    sw_IBUF[7]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.058 f  seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.823     6.881    seg_OBUF[6]_inst_i_14_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.969     7.974    nolabel_line31/U3/is_value_behind_0__3
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.098 r  nolabel_line31/U3/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.404     9.502    nolabel_line31/U3/nolabel_line12/final_digit1[4]
    SLICE_X62Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.626 r  nolabel_line31/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.768    12.394    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.914 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.914    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.433ns  (logic 5.459ns (35.375%)  route 9.973ns (64.625%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           4.475     5.934    sw_IBUF[7]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.058 f  seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.823     6.881    seg_OBUF[6]_inst_i_14_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.820     7.825    nolabel_line31/U3/is_value_behind_0__3
    SLICE_X59Y52         LUT5 (Prop_lut5_I2_O)        0.124     7.949 r  nolabel_line31/U3/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.094     9.043    nolabel_line31/U3/nolabel_line12/final_digit1[5]
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.167 r  nolabel_line31/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.762    11.928    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.433 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.433    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.792ns  (logic 5.486ns (37.090%)  route 9.306ns (62.910%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           4.475     5.934    sw_IBUF[7]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.058 f  seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.823     6.881    seg_OBUF[6]_inst_i_14_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.592     7.597    nolabel_line31/U4/is_value_behind_0__3
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.721 r  nolabel_line31/U4/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.314     8.035    nolabel_line31/U3/seg[6][0]
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.159 r  nolabel_line31/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.102    11.261    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.792 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.792    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.765ns  (logic 5.717ns (38.720%)  route 9.048ns (61.280%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=17, routed)          4.318     5.782    nolabel_line31/U4/sw_IBUF[2]
    SLICE_X58Y52         LUT5 (Prop_lut5_I2_O)        0.150     5.932 r  nolabel_line31/U4/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.604     6.536    nolabel_line31/U4/data_out_reg_4
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.326     6.862 r  nolabel_line31/U4/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.444     7.306    nolabel_line31/U3/seg_OBUF[1]_inst_i_1_0
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.812     8.243    nolabel_line31/U3/nolabel_line12/final_digit0[1]
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.367 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.869    11.236    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.765 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.765    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.541ns  (logic 5.720ns (39.339%)  route 8.821ns (60.661%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          4.062     5.523    nolabel_line31/U4/sw_IBUF[1]
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.150     5.673 r  nolabel_line31/U4/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.819     6.492    nolabel_line31/U4/data_out_reg_6
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.326     6.818 r  nolabel_line31/U4/seg_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.658     7.477    nolabel_line31/U3/seg_OBUF[2]_inst_i_1_1
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.601 r  nolabel_line31/U3/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.423     8.024    nolabel_line31/U3/nolabel_line12/final_digit0[2]
    SLICE_X60Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  nolabel_line31/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.859    11.006    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.541 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.541    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.500ns  (logic 5.493ns (37.882%)  route 9.007ns (62.118%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          4.062     5.523    nolabel_line31/U4/sw_IBUF[1]
    SLICE_X59Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.647 r  nolabel_line31/U4/seg_OBUF[5]_inst_i_12/O
                         net (fo=7, routed)           0.958     6.605    nolabel_line31/U4/data_out_reg_2
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.729 r  nolabel_line31/U4/seg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.665     7.394    nolabel_line31/U3/seg_OBUF[3]_inst_i_1_3
    SLICE_X59Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  nolabel_line31/U3/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.413     7.931    nolabel_line31/U3/nolabel_line12/final_digit0[3]
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.055 r  nolabel_line31/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.910    10.964    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.500 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.500    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.418ns  (logic 5.466ns (37.909%)  route 8.952ns (62.091%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           4.475     5.934    sw_IBUF[7]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.058 f  seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.823     6.881    seg_OBUF[6]_inst_i_14_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.005 f  seg_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.510     7.515    nolabel_line12/get_answer_segs/nolabel_line29/code2/is_value_behind_0__3
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.639 r  nolabel_line12/get_answer_segs/nolabel_line29/code2/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.580     8.219    nolabel_line12/set_cathode_anode/anode_clock1/bit18/final_digit1[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.343 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.564    10.907    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.418 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.418    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.535ns (53.307%)  route 1.345ns (46.693%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=8, routed)           0.463     0.687    nolabel_line31/U3/sw_IBUF[15]
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.732 r  nolabel_line31/U3/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.058     0.790    nolabel_line31/U3/nolabel_line12/final_digit3[4]
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.835 r  nolabel_line31/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.824     1.659    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.880 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.880    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.940ns  (logic 1.532ns (52.112%)  route 1.408ns (47.888%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=8, routed)           0.541     0.777    nolabel_line31/U3/sw_IBUF[12]
    SLICE_X62Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.822 r  nolabel_line31/U3/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.059     0.881    nolabel_line31/U3/nolabel_line12/final_digit3[5]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.926 r  nolabel_line31/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.809     1.735    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.940 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.940    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.571ns (48.938%)  route 1.639ns (51.062%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=8, routed)           0.458     0.682    nolabel_line31/U3/sw_IBUF[15]
    SLICE_X63Y52         LUT5 (Prop_lut5_I2_O)        0.045     0.727 r  nolabel_line31/U3/seg_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.222     0.950    nolabel_line31/U3/seg_OBUF[0]_inst_i_9_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  nolabel_line31/U3/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.220     1.215    nolabel_line12/set_cathode_anode/anode_clock1/bit18/final_digit3[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.260 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.739     1.999    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.210 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.210    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.588ns (48.210%)  route 1.706ns (51.790%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.508     0.728    nolabel_line31/U3/sw_IBUF[9]
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.045     0.773 r  nolabel_line31/U3/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.089     0.862    nolabel_line31/U3/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  nolabel_line31/U3/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.160     1.068    nolabel_line31/U3/nolabel_line12/final_digit2[6]
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  nolabel_line31/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.948     2.061    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.293 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.293    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.315ns  (logic 1.595ns (48.100%)  route 1.721ns (51.900%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           0.536     0.759    nolabel_line31/U3/sw_IBUF[14]
    SLICE_X61Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.804 r  nolabel_line31/U3/seg_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.052     0.856    nolabel_line31/U3/seg_OBUF[3]_inst_i_9_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  nolabel_line31/U3/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.274     1.175    nolabel_line31/U3/nolabel_line12/final_digit3[3]
    SLICE_X61Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.220 r  nolabel_line31/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.859     2.079    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.315 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.315    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.332ns  (logic 1.597ns (47.933%)  route 1.735ns (52.067%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sw_IBUF[10]_inst/O
                         net (fo=9, routed)           0.628     0.854    sw_IBUF[10]
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.045     0.899 f  seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.154     1.053    nolabel_line31/U3/p_32_in
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.098 r  nolabel_line31/U3/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.097     1.195    nolabel_line31/U3/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.240 r  nolabel_line31/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.856     2.096    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.332 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.332    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.347ns  (logic 1.591ns (47.528%)  route 1.756ns (52.472%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=9, routed)           0.627     0.853    nolabel_line31/U3/sw_IBUF[10]
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.898 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.054     0.952    nolabel_line31/U3/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.997 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.223     1.220    nolabel_line31/U3/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.265 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.117    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.347 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.347    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.168ns  (logic 4.543ns (40.678%)  route 6.625ns (59.322%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    nolabel_line12/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=29, routed)          1.590     7.187    nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg_10
    SLICE_X58Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.311 r  nolabel_line12/get_answer_segs/nolabel_line29/code2/seg_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.669     7.980    nolabel_line31/U3/seg_OBUF[1]_inst_i_4_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.787     8.891    nolabel_line31/U3/seg_OBUF[1]_inst_i_9_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.015 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.710     9.725    nolabel_line31/U3/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.849 r  nolabel_line31/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.869    12.718    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.247 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.247    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.083ns  (logic 4.717ns (42.563%)  route 6.366ns (57.437%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U4/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line31/U4/data_out_reg/Q
                         net (fo=39, routed)          1.607     7.208    nolabel_line31/U4/data_out_reg_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.360 r  nolabel_line31/U4/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.819     8.178    nolabel_line31/U4/data_out_reg_6
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.326     8.504 r  nolabel_line31/U4/seg_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.658     9.163    nolabel_line31/U3/seg_OBUF[2]_inst_i_1_1
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.287 r  nolabel_line31/U3/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.423     9.710    nolabel_line31/U3/nolabel_line12/final_digit0[2]
    SLICE_X60Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.834 r  nolabel_line31/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.859    12.692    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.228 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.228    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.039ns  (logic 4.488ns (40.651%)  route 6.552ns (59.349%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U4/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line31/U4/data_out_reg/Q
                         net (fo=39, routed)          1.607     7.208    nolabel_line31/U4/data_out_reg_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.332 r  nolabel_line31/U4/seg_OBUF[5]_inst_i_12/O
                         net (fo=7, routed)           0.958     8.289    nolabel_line31/U4/data_out_reg_2
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.413 r  nolabel_line31/U4/seg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.665     9.078    nolabel_line31/U3/seg_OBUF[3]_inst_i_1_3
    SLICE_X59Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.202 r  nolabel_line31/U3/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.413     9.615    nolabel_line31/U3/nolabel_line12/final_digit0[3]
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.739 r  nolabel_line31/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.910    12.649    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.184 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.184    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.899ns  (logic 4.312ns (39.566%)  route 6.586ns (60.434%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          1.962     7.563    nolabel_line12/get_answer_segs/nolabel_line29/code0/led_OBUF[0]
    SLICE_X54Y51         LUT5 (Prop_lut5_I4_O)        0.146     7.709 r  nolabel_line12/get_answer_segs/nolabel_line29/code0/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.624    12.333    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.710    16.043 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.043    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.711ns  (logic 4.348ns (40.592%)  route 6.363ns (59.408%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U4/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line31/U4/data_out_reg/Q
                         net (fo=39, routed)          1.607     7.208    nolabel_line31/U4/data_out_reg_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.332 r  nolabel_line31/U4/seg_OBUF[5]_inst_i_12/O
                         net (fo=7, routed)           0.585     7.916    nolabel_line31/U3/seg_OBUF[3]_inst_i_1_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.040 r  nolabel_line31/U3/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.404     9.444    nolabel_line31/U3/nolabel_line12/final_digit1[4]
    SLICE_X62Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  nolabel_line31/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.768    12.336    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.856 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.856    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.667ns  (logic 4.589ns (43.024%)  route 6.078ns (56.976%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          1.661     7.262    nolabel_line31/U3/data_out_reg_0
    SLICE_X61Y51         LUT5 (Prop_lut5_I4_O)        0.152     7.414 r  nolabel_line31/U3/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.863     8.276    nolabel_line31/U3/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.326     8.602 r  nolabel_line31/U3/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.452     9.054    nolabel_line31/U3/nolabel_line12/final_digit0[6]
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.178 r  nolabel_line31/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.102    12.281    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.812 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.812    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.528ns  (logic 4.320ns (41.038%)  route 6.208ns (58.962%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          1.617     7.218    nolabel_line12/get_answer_segs/nolabel_line29/code1/led_OBUF[0]
    SLICE_X56Y53         LUT4 (Prop_lut4_I3_O)        0.146     7.364 r  nolabel_line12/get_answer_segs/nolabel_line29/code1/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.590    11.954    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.718    15.673 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.673    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.465ns  (logic 4.085ns (39.032%)  route 6.380ns (60.968%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          1.954     7.555    nolabel_line12/get_answer_segs/nolabel_line29/code2/led_OBUF[0]
    SLICE_X54Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  nolabel_line12/get_answer_segs/nolabel_line29/code2/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.426    12.105    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.610 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.610    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.486ns  (logic 4.624ns (44.100%)  route 5.862ns (55.900%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    nolabel_line12/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  nolabel_line12/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=29, routed)          1.449     7.045    nolabel_line12/get_answer_segs/nolabel_line29/code2/data_out_reg_10
    SLICE_X61Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.197 r  nolabel_line12/get_answer_segs/nolabel_line29/code2/seg_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.558     7.755    nolabel_line31/U3/seg_OBUF[5]_inst_i_1_0
    SLICE_X59Y52         LUT5 (Prop_lut5_I3_O)        0.326     8.081 r  nolabel_line31/U3/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.094     9.175    nolabel_line31/U3/nolabel_line12/final_digit1[5]
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  nolabel_line31/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.762    12.061    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.565 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.565    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.293ns  (logic 4.081ns (39.646%)  route 6.212ns (60.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.624     5.145    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          1.606     7.207    nolabel_line31/U4/led[7]
    SLICE_X54Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.331 r  nolabel_line31/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.606    11.937    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.438 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.438    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.357ns (72.964%)  route 0.503ns (27.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          0.503     2.118    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.335 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.335    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.394ns (60.617%)  route 0.906ns (39.383%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          0.243     1.859    nolabel_line31/U3/data_out_reg_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.904 r  nolabel_line31/U3/led_OBUF[13]_inst_i_1/O
                         net (fo=6, routed)           0.663     2.566    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.775 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.775    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.409ns (60.171%)  route 0.933ns (39.829%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    nolabel_line12/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.264     1.905    nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X64Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.669     2.619    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.819 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.819    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.480ns (62.203%)  route 0.899ns (37.797%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    nolabel_line12/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.264     1.905    nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X64Y51         LUT2 (Prop_lut2_I0_O)        0.046     1.951 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.587    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.857 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.857    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.492ns (61.072%)  route 0.951ns (38.928%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    nolabel_line12/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.203     1.844    nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.049     1.893 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.748     2.642    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.279     3.921 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.921    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.471ns (58.912%)  route 1.026ns (41.088%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    nolabel_line31/U3/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  nolabel_line31/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line31/U3/data_out_reg/Q
                         net (fo=65, routed)          0.243     1.859    nolabel_line31/U3/data_out_reg_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.046     1.905 r  nolabel_line31/U3/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.687    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.284     3.972 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.972    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.458ns (58.227%)  route 1.046ns (41.773%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    nolabel_line12/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.148     1.625 r  nolabel_line12/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=16, routed)          0.307     1.932    nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.098     2.030 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.739     2.769    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.981 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.981    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.430ns (56.663%)  route 1.094ns (43.337%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    nolabel_line12/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.270     1.911    nolabel_line31/U3/sel[1]
    SLICE_X62Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.956 r  nolabel_line31/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.824     2.780    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.001 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.001    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.505ns (59.461%)  route 1.026ns (40.539%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    nolabel_line12/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.282     1.923    nolabel_line12/set_cathode_anode/anode_clock1/bit17/an[2]
    SLICE_X64Y52         LUT2 (Prop_lut2_I1_O)        0.044     1.967 r  nolabel_line12/set_cathode_anode/anode_clock1/bit17/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.744     2.711    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     4.008 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.008    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.415ns (55.278%)  route 1.144ns (44.722%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.594     1.477    nolabel_line12/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line12/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.336     1.977    nolabel_line31/U3/sel[1]
    SLICE_X62Y51         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  nolabel_line31/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.809     2.831    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.036 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.036    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.565ns (27.314%)  route 4.165ns (72.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           4.165     5.607    nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X54Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.731 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     5.731    nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X54Y55         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442     4.783    nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line31/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 1.575ns (28.516%)  route 3.949ns (71.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           3.949     5.400    nolabel_line31/debouncer1/btnL_IBUF
    SLICE_X55Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.524 r  nolabel_line31/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     5.524    nolabel_line31/debouncer1/p_0_in
    SLICE_X55Y51         FDRE                                         r  nolabel_line31/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.443     4.784    nolabel_line31/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  nolabel_line31/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.578ns (28.777%)  route 3.905ns (71.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.905     5.359    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.483 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     5.483    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.440     4.781    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line31/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.414ns  (logic 1.575ns (29.096%)  route 3.838ns (70.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           3.838     5.290    nolabel_line31/debouncer2/btnR_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.414 r  nolabel_line31/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     5.414    nolabel_line31/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X54Y51         FDRE                                         r  nolabel_line31/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.443     4.784    nolabel_line31/debouncer2/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  nolabel_line31/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.576ns (30.064%)  route 3.667ns (69.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.667     5.120    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.244 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     5.244    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X54Y49         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.453     4.794    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.266ns (13.964%)  route 1.636ns (86.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.636     1.857    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.902 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X54Y49         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.838     1.965    nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line31/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.264ns (13.659%)  route 1.670ns (86.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.670     1.890    nolabel_line31/debouncer2/btnR_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.935 r  nolabel_line31/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.935    nolabel_line31/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X54Y51         FDRE                                         r  nolabel_line31/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     1.963    nolabel_line31/debouncer2/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  nolabel_line31/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line31/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.264ns (13.061%)  route 1.760ns (86.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.760     1.979    nolabel_line31/debouncer1/btnL_IBUF
    SLICE_X55Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.024 r  nolabel_line31/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     2.024    nolabel_line31/debouncer1/p_0_in
    SLICE_X55Y51         FDRE                                         r  nolabel_line31/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     1.963    nolabel_line31/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  nolabel_line31/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.267ns (13.044%)  route 1.779ns (86.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.001    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.046 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     2.046    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.960    nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.255ns (12.097%)  route 1.849ns (87.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.849     2.059    nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X54Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.104 r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     2.104    nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X54Y55         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.962    nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  nolabel_line12/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C





