# Open EDA flow 
## GreenRio core(improved) RTL synthesis - 0%

## Floorplanning, placement and CTS- 20% 
Floorplanning:
riosclass_template/openlane/RUN_2022.12.12_12.20.49/logs/floorplan
![image](https://user-images.githubusercontent.com/113034620/208232803-d6234d83-bd65-4cda-8942-6b7480a92c01.png)

Placement:
riosclass_template/openlane/RUN_2022.12.12_12.20.49/logs/palcement
![image](https://user-images.githubusercontent.com/113034620/208232846-07e9e728-3e2e-494a-8e8a-fef2746275b5.png)

ctsï¼š
here is the log file of cts
riosclass_template/openlane/RUN_2022.12.12_12.20.49/logs/cts
![image](https://user-images.githubusercontent.com/113034620/208232992-d3c9ca99-563a-4fba-8c9d-b88fac2e19ac.png)


## global routing
Global routing:
riosclass_template/openlane/RUN_2022.12.12_12.20.49/logs/routing/11-global.log
![image](https://user-images.githubusercontent.com/113034620/208232866-9e9c5e33-787c-4016-9aa9-f5db7974dcb2.png)







