# functional simulator specification
-gpgpu_ptx_instruction_classification 0
-gpgpu_ptx_sim_mode 0
-gpgpu_ptx_force_max_capability 20

# Using cuobjdump to extract ptx/SASS
#-gpgpu_ptx_use_cuobjdump 1 # use default

# SASS execution (only supported with CUDA >= 4.0)
-gpgpu_ptx_convert_to_ptxplus 0
-gpgpu_ptx_save_converted_ptxplus 0


# high level architecture configuration
-gpgpu_n_clusters 6
-gpgpu_n_cores_per_cluster 1

# Fermi clock domains
#-gpgpu_clock_domains <Core Clock>:<Interconnect Clock>:<L2 Clock>:<DRAM Clock>
#using a frequency of 425 for GPU equivalent of 900MHz in fermi. DRAM frequency 800MHz for LPDDR3
-gpgpu_clock_domains 425.0:520.0:520.0:800.0

# shader core pipeline config
-gpgpu_shader_registers 32768

# This implies a maximum of 48 warps/SM
-gpgpu_shader_core_pipeline 1536:32
-gpgpu_shader_cta 8
-gpgpu_simd_model 1

# Pipeline widths and number of FUs
# ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_pipeline_widths 2,1,1,2,1,1,2
-gpgpu_num_sp_units 2
-gpgpu_num_sfu_units 1

# Instruction latencies and initiation intervals
# "ADD,MAX,MUL,MAD,DIV"
-ptx_opcode_latency_int 4,13,4,5,145
-ptx_opcode_initiation_int 1,2,2,1,8
-ptx_opcode_latency_fp 4,13,4,5,39
-ptx_opcode_initiation_fp 1,2,1,1,4
-ptx_opcode_latency_dp 8,19,8,8,330
-ptx_opcode_initiation_dp 8,16,8,8,130

# In Fermi, the cache and shared memory can be configured to 16kb:48kb(default) or 48kb:16kb
# <nsets>:<bsize>:<assoc>:<rep>:<wr>:<alloc>,<mshr>:<N>:<merge>,<mq>
# When running with gem5 + Ruby, the L1D & L1T are handled on the gem5 side.
#-gpgpu_cache:dl1     32:128:4:L:R:f,A:32:8,8
-gpgpu_cache:dl1  32:64:2,L:L:m:N:H,A:32:8,8
-gpgpu_tex_cache:l1  32:128:4,L:R:f:N:L,A:4:128,4
-gpgpu_cache:il1      8:128:4,L:R:f:N:L,A:4:32,4
-gpgpu_const_cache:l1 8:128:4,L:R:f:N:L,A:4:32,4

-gpgpu_cache:dl2 256:128:2,L:L:m:N:H,A:32:8,8
-gpgpu_cache:dl2_texture_only 0


-gpgpu_shmem_size 49152

# enable operand collector 
-gpgpu_operand_collector_num_units_sp 6
-gpgpu_operand_collector_num_units_sfu 8
-gpgpu_operand_collector_num_in_ports_sp 2
-gpgpu_operand_collector_num_out_ports_sp 2
-gpgpu_num_reg_banks 16

# shared memory bankconflict detection 
-gpgpu_shmem_num_banks 32
-gpgpu_shmem_limited_broadcast 0
-gpgpu_shmem_warp_parts 1

-gpgpu_max_insn_issue_per_warp 1

# interconnection
-network_mode 1
#config_soc.icnt
-inter_config_file %icnt_file% 

# memory partition latency config
-rop_latency 120
-dram_latency 100

# dram model config
-gpgpu_dram_scheduler 1
# The DRAM return queue and the scheduler queue together should provide buffer
# to sustain the memory level parallelism to tolerate DRAM latency 
# To allow 100% DRAM utility, there should at least be enough buffer to sustain
# the minimum DRAM latency (100 core cycles).  I.e. 
#   Total buffer space required = 100 x 924MHz / 700MHz = 132
-gpgpu_frfcfs_dram_sched_queue_size 16
-gpgpu_dram_return_queue_size 116

#JEDEC LPDDR3 JESD209-3
-gpgpu_n_mem %mem_ctrls%
-gpgpu_n_sub_partition_per_mchannel 1
-gpgpu_n_mem_per_ctrlr 1
-gpgpu_dram_buswidth 4
-gpgpu_dram_burst_length 8
-dram_data_command_freq_ratio 2  
#-gpgpu_mem_address_mask 1
-gpgpu_mem_addr_test 0
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.00RRRRRR.RRRRRRRR.RBBBCCCC.CCCSSSSS

-gpgpu_dram_timing_opt "nbk=8:CCD=4:RRD=8:RCD=15:RAS=36:RP=15:RC=51:
                        CL=12:WL=6:CDLR=8:WR=12:RCDWR=15:RTW=16:RTP=8:WTP=23:FAW=40:nbkgrp=1:CCDL=0:RTPL=0"


# Fermi has two schedulers per core
-gpgpu_num_sched_per_core 2
# Two Level Scheduler with active and pending pools
#-gpgpu_scheduler two_level_active:6:0:1
# Loose round robbin scheduler
#-gpgpu_scheduler lrr
# Greedy then oldest scheduler
-gpgpu_scheduler gto

# stat collection
-gpgpu_memlatency_stat 14
-gpgpu_runtime_stat 50000
-enable_ptx_file_line_stats 0
-debug_texture_accesses 0
-visualizer_enabled 0

# power model configs
#-power_simulation_enabled 1
#-gpuwattch_xml_file gpuwattch_gtx480.xml

# tracing functionality
#-trace_enabled 1
#-trace_components WARP_SCHEDULER,SCOREBOARD
#-trace_sampling_core 0

-gpgpu_coalesce_arch 0
-debug_texture_accesses 0
-graphics_blend_in_shader %gBlendShader%
-graphics_depth_in_shader %gDepthShader%

-output_dir %outdir% 
-graphics_start_frame %gStartFrame% #455 #411 #455 #421
-graphics_end_frame %gEndFrame% #455 #411 #455 #421
-graphics_start_call %gStartCall% #0
-graphics_end_call %gEndCall% #-1
-graphics_raster_tile_H %gRasterH% #4
-graphics_raster_tile_W %gRasterW% #8
-graphics_checkpoint_start %gCpStart% #-1 #380
-graphics_checkpoint_end %gCpEnd% #-1
-graphics_checkpoint_period %gCpPeriod% #5
-graphics_skip_checkpoint_frames %gSkipCpFrames%
