../rtl/Top.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Top.v
../rtl/define.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/define.v
../rtl/ALU.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/ALU.v
../rtl/Controller.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Controller.v
../rtl/Decoder.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Decoder.v
../rtl/Imme_Ext.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Imme_Ext.v
../rtl/JB_Unit.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/JB_Unit.v
../rtl/LD_Filter.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/LD_Filter.v
../rtl/Mux.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Mux.v
../rtl/Mux4_1.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Mux4_1.v
../rtl/Reg_PC.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Reg_PC.v
../rtl/RegFile.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/RegFile.v
../rtl/SRAM.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/SRAM.v
../rtl/F_D_Reg.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/F_D_Reg.v
../rtl/D_E_Reg.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/D_E_Reg.v
../rtl/E_M_Reg.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/E_M_Reg.v
../rtl/M_W_Reg.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/M_W_Reg.v
../rtl/Hazard_Detection.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Hazard_Detection.v
../rtl/Forwarding_Unit.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Forwarding_Unit.v
../rtl/Branch_Taken_Unit.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Branch_Taken_Unit.v
../rtl/Hit_Unit.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Hit_Unit.v
../rtl/nextpc_unit.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/nextpc_unit.v
../rtl/Branch_Predictor.v
/home/CO2023/student_9/vlsi/pl_cpu/cpu/rtl/Branch_Predictor.v
