============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:03:24 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[6]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     226                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  state_reg[1]/CK -       -      R     (arrival)        32    -     0     0       0    (-,-) 
  state_reg[1]/Q  -       CK->Q  R     DFFRX1LVT         5  6.6    35    54      54    (-,-) 
  g3663__5122/Y   -       AN->Y  R     NAND3BX1LVT       3  5.0    34    27      80    (-,-) 
  g3644/Y         -       A->Y   F     INVX1LVT          6  8.3    41    27     107    (-,-) 
  g3582__2346/Y   -       A1N->Y F     OAI2BB1X1LVT      1  2.1    21    22     130    (-,-) 
  g3570__1617/Y   -       B0->Y  R     AOI21X1LVT        1  2.1    30    20     150    (-,-) 
  g3552__5107/Y   -       C0->Y  F     OAI221X1LVT       1  2.1    43    32     182    (-,-) 
  g3520__4319/Y   -       B0->Y  R     AOI21X1LVT        1  2.7    36    27     209    (-,-) 
  g3517__2398/Y   -       B0->Y  F     OAI21X2LVT        1  2.0    20    17     226    (-,-) 
  out_q_reg[6]/D  <<<     -      F     DFFRHQX1LVT       1    -     -     0     226    (-,-) 
#--------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:03:41 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[14]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[10]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     221                  
      Launch Clock:-       0                  
         Data Path:-     221                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  in2_q_reg[10]/CK -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  in2_q_reg[10]/Q  -       CK->Q  R     DFFRX1LVT         3  4.7    26    48      48    (-,-) 
  g7755__7098/Y    -       B->Y   F     NOR2X1LVT         2  4.0    23    16      65    (-,-) 
  g7720/Y          -       A->Y   R     INVX2LVT          4  7.0    22    15      80    (-,-) 
  g7611__6260/Y    -       A->Y   F     NAND2X2LVT        2  3.8    21    16      96    (-,-) 
  g7588__1705/Y    -       B->Y   R     NOR2X2LVT         3  4.9    28    19     116    (-,-) 
  g7559__8428/Y    -       B->Y   F     NAND2X1LVT        2  3.4    32    23     139    (-,-) 
  g7546/Y          -       A->Y   R     INVX1LVT          1  2.2    17    14     153    (-,-) 
  g7500__2883/Y    -       B0->Y  F     AOI221X1LVT       1  2.2    37    21     174    (-,-) 
  g7474__9945/Y    -       B->Y   R     XNOR2X1LVT        1  1.9    12    27     200    (-,-) 
  g7426__5526/Y    -       A1N->Y R     OAI2BB1X1LVT      1  2.1    20    21     221    (-,-) 
  out_q_reg[14]/D  <<<     -      R     DFFRHQX1LVT       1    -     -     0     221    (-,-) 
#---------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:04:02 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[11]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[5]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[11]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     226                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in2_q_reg[5]/CK -       -     R     (arrival)      104    -     0     0       0    (-,-) 
  in2_q_reg[5]/Q  -       CK->Q R     DFFRHQX4LVT      4  7.5    14    43      43    (-,-) 
  g17555__8428/Y  -       A->Y  R     OR2X6LVT         4  8.5    11    18      62    (-,-) 
  g17490/Y        -       A->Y  F     INVX2LVT         1  3.5    10     9      71    (-,-) 
  g17310__7098/Y  -       B->Y  R     NOR2X4LVT        2  4.8    16    12      82    (-,-) 
  g17229__5526/Y  -       A->Y  F     NAND2X2LVT       1  4.8    25    18     100    (-,-) 
  g17124__9945/Y  -       A->Y  R     NOR2X6LVT        1  6.3    16    14     114    (-,-) 
  g17070__6783/Y  -       B->Y  F     NOR2X8LVT        5 13.5    15    10     123    (-,-) 
  g17056/Y        -       A->Y  R     INVX2LVT         1  2.7    10     9     132    (-,-) 
  g17016__5526/Y  -       A1->Y F     AOI21X2LVT       2  3.3    22    16     148    (-,-) 
  g17922/Y        -       A1->Y F     OA21X1LVT        1  2.2    12    26     175    (-,-) 
  g16897__5526/Y  -       B->Y  R     XNOR2X1LVT       1  2.8    16    28     202    (-,-) 
  g16796__1881/Y  -       A1->Y F     OAI221X2LVT      1  2.0    36    23     226    (-,-) 
  out_q_reg[11]/D <<<     -     F     DFFRHQX1LVT      1    -     -     0     226    (-,-) 
#------------------------------------------------------------------------------------------

