
---------- Begin Simulation Statistics ----------
host_inst_rate                                 183617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404836                       # Number of bytes of host memory used
host_seconds                                   108.92                       # Real time elapsed on the host
host_tick_rate                              471782261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.051388                       # Number of seconds simulated
sim_ticks                                 51387926000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7238335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 52166.354969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 45180.254999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6172130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    55620028500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.147300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1066205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            472398                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  26828306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593806                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 70469.608621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 68355.550824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                844252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28230618501                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.321809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              400607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           152203                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16979792247                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50177.859422                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.625124                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82104                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4119802970                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8483194                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 57165.231128                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 52015.647816                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7016382                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     83850647001                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.172908                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1466812                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             624601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  43808098747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997295                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.230192                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8483194                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 57165.231128                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 52015.647816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7016382                       # number of overall hits
system.cpu.dcache.overall_miss_latency    83850647001                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.172908                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1466812                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            624601                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  43808098747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592794                       # number of replacements
system.cpu.dcache.sampled_refs                 593818                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.230192                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7497026                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501354173000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12964891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66355.654762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64376.592357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12964219                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44591000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  672                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40428500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        48250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20578.125397                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       289500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12964891                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66355.654762                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64376.592357                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12964219                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44591000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   672                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 42                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40428500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.714574                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.861752                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12964891                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66355.654762                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64376.592357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12964219                       # number of overall hits
system.cpu.icache.overall_miss_latency       44591000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  672                       # number of overall misses
system.cpu.icache.overall_mshr_hits                42                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40428500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.861752                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12964219                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           549706955000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 56024.816334                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     17387693923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                310357                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       77383.646447                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  62160.329366                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         294386                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            23219040500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.504765                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       300051                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      4207                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       18389574000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.497683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  295841                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    67318.660312                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 51686.838941                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16721483991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12838648985                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.895430                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594448                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        77383.370770                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   62160.044549                       # average overall mshr miss latency
system.l2.demand_hits                          294386                       # number of demand (read+write) hits
system.l2.demand_miss_latency             23219809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.504774                       # miss rate for demand accesses
system.l2.demand_misses                        300062                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       4207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        18390173500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.497692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   295852                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.380054                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.304651                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6226.799744                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4991.406037                       # Average occupied blocks per context
system.l2.overall_accesses                     594448                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       77383.370770                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  59019.030438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         294386                       # number of overall hits
system.l2.overall_miss_latency            23219809000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.504774                       # miss rate for overall accesses
system.l2.overall_misses                       300062                       # number of overall misses
system.l2.overall_mshr_hits                      4207                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       35777867423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.019785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  606209                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.947837                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        294168                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        26955                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       354238                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           317751                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         9528                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         589804                       # number of replacements
system.l2.sampled_refs                         606188                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11218.205781                       # Cycle average of tags in use
system.l2.total_refs                           542799                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   550796920000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 81354543                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         109634                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       151447                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14462                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       193118                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         205990                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       726044                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17231828                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.582631                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.839547                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15202906     88.23%     88.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       253571      1.47%     89.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       242216      1.41%     91.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       284159      1.65%     92.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       214687      1.25%     94.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       128316      0.74%     94.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       118865      0.69%     95.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        61064      0.35%     95.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       726044      4.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17231828                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14459                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8069235                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.142129                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.142129                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7370380                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12861                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29372162                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5842517                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3960602                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1332613                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58328                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6610867                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6579535                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31332                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5956805                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5925496                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31309                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        654062                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            654039                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            205990                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2944760                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6994935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       301815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29611519                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        776014                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009616                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2944760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       109638                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.382339                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18564441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.595067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.114708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14514275     78.18%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          52225      0.28%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         111792      0.60%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          99659      0.54%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         134749      0.73%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          81122      0.44%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         162956      0.88%     81.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         146913      0.79%     82.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3260750     17.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18564441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2856867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         157568                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41908                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.641599                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6721868                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           654062                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6522182                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11381372                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.845485                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5514406                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.531311                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11415625                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18422                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4434530                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7168930                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2728445                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       862169                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18177606                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6067806                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1685518                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13743884                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        35661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1332613                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        93122                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2318194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1996                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1941                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3570973                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       307166                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1941                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.466825                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.466825                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       886732      5.75%      5.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8175      0.05%      5.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4359788     28.26%     34.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3093985     20.05%     54.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6398463     41.47%     95.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       682262      4.42%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15429405                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       128067                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008300                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            8      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1674      1.31%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        56912     44.44%     45.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     45.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     45.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        67801     52.94%     98.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1672      1.31%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18564441                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.831127                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.453612                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12049930     64.91%     64.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2354571     12.68%     77.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1839861      9.91%     87.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1131712      6.10%     93.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       571518      3.08%     96.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       240982      1.30%     97.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       197813      1.07%     99.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102316      0.55%     99.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        75738      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18564441                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.720283                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18135698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15429405                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8135344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1241349                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7332035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2944771                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2944760                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       325103                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        90475                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7168930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       862169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21421308                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6270980                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        92009                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6364119                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1045610                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        18989                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41209213                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26319969                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24798441                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3485075                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1332613                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1111653                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15605006                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2936604                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 48732                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
