{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 17:26:31 2014 " "Info: Processing started: Wed Feb 26 17:26:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] S\[14\] 14.297 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"S\[14\]\" is 14.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns B\[3\] 1 PIN PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; PIN Node = 'B\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "SixteenBitRippleCarryAdder.vhd" "" { Text "C:/Lab7/SixteenBitRippleCarryAdder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.782 ns) + CELL(0.225 ns) 5.864 ns FullAdder:adder3\|Cout~0 2 COMB LCCOMB_X25_Y26_N22 3 " "Info: 2: + IC(4.782 ns) + CELL(0.225 ns) = 5.864 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 3; COMB Node = 'FullAdder:adder3\|Cout~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.007 ns" { B[3] FullAdder:adder3|Cout~0 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Lab7/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.366 ns) 6.857 ns FullAdder:adder5\|Cout~0 3 COMB LCCOMB_X25_Y24_N20 3 " "Info: 3: + IC(0.627 ns) + CELL(0.366 ns) = 6.857 ns; Loc. = LCCOMB_X25_Y24_N20; Fanout = 3; COMB Node = 'FullAdder:adder5\|Cout~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.993 ns" { FullAdder:adder3|Cout~0 FullAdder:adder5|Cout~0 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Lab7/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.346 ns) 7.750 ns FullAdder:adder7\|Cout~0 4 COMB LCCOMB_X25_Y24_N26 3 " "Info: 4: + IC(0.547 ns) + CELL(0.346 ns) = 7.750 ns; Loc. = LCCOMB_X25_Y24_N26; Fanout = 3; COMB Node = 'FullAdder:adder7\|Cout~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.893 ns" { FullAdder:adder5|Cout~0 FullAdder:adder7|Cout~0 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Lab7/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.053 ns) 8.297 ns FullAdder:adder9\|Cout~0 5 COMB LCCOMB_X25_Y24_N12 4 " "Info: 5: + IC(0.494 ns) + CELL(0.053 ns) = 8.297 ns; Loc. = LCCOMB_X25_Y24_N12; Fanout = 4; COMB Node = 'FullAdder:adder9\|Cout~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { FullAdder:adder7|Cout~0 FullAdder:adder9|Cout~0 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Lab7/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.154 ns) 8.677 ns FullAdder:adder12\|Cout~2 6 COMB LCCOMB_X25_Y24_N0 3 " "Info: 6: + IC(0.226 ns) + CELL(0.154 ns) = 8.677 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 3; COMB Node = 'FullAdder:adder12\|Cout~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.380 ns" { FullAdder:adder9|Cout~0 FullAdder:adder12|Cout~2 } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Lab7/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.357 ns) 9.993 ns FullAdder:adder14\|S 7 COMB LCCOMB_X31_Y26_N8 1 " "Info: 7: + IC(0.959 ns) + CELL(0.357 ns) = 9.993 ns; Loc. = LCCOMB_X31_Y26_N8; Fanout = 1; COMB Node = 'FullAdder:adder14\|S'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.316 ns" { FullAdder:adder12|Cout~2 FullAdder:adder14|S } "NODE_NAME" } } { "FullAdder.vhd" "" { Text "C:/Lab7/FullAdder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(1.972 ns) 14.297 ns S\[14\] 8 PIN PIN_Y6 0 " "Info: 8: + IC(2.332 ns) + CELL(1.972 ns) = 14.297 ns; Loc. = PIN_Y6; Fanout = 0; PIN Node = 'S\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.304 ns" { FullAdder:adder14|S S[14] } "NODE_NAME" } } { "SixteenBitRippleCarryAdder.vhd" "" { Text "C:/Lab7/SixteenBitRippleCarryAdder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.330 ns ( 30.29 % ) " "Info: Total cell delay = 4.330 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.967 ns ( 69.71 % ) " "Info: Total interconnect delay = 9.967 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.297 ns" { B[3] FullAdder:adder3|Cout~0 FullAdder:adder5|Cout~0 FullAdder:adder7|Cout~0 FullAdder:adder9|Cout~0 FullAdder:adder12|Cout~2 FullAdder:adder14|S S[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.297 ns" { B[3] {} B[3]~combout {} FullAdder:adder3|Cout~0 {} FullAdder:adder5|Cout~0 {} FullAdder:adder7|Cout~0 {} FullAdder:adder9|Cout~0 {} FullAdder:adder12|Cout~2 {} FullAdder:adder14|S {} S[14] {} } { 0.000ns 0.000ns 4.782ns 0.627ns 0.547ns 0.494ns 0.226ns 0.959ns 2.332ns } { 0.000ns 0.857ns 0.225ns 0.366ns 0.346ns 0.053ns 0.154ns 0.357ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 17:26:31 2014 " "Info: Processing ended: Wed Feb 26 17:26:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
