INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/4bit2selMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4bit2sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/add_sub_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_struct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/adder_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sim_1/imports/lab3_v2/add_sub_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_display_sim
