{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683417469883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683417469883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:57:49 2023 " "Processing started: Sat May 06 20:57:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683417469883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417469883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417469883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683417470464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683417470464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481214 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481217 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-arquitetura " "Found design unit 1: Relogio-arquitetura" {  } { { "Relogio.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481223 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481225 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481228 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481232 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481235 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicodesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicodesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicoDesvio-comportamento " "Found design unit 1: logicoDesvio-comportamento" {  } { { "logicoDesvio.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/logicoDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481238 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicoDesvio " "Found entity 1: logicoDesvio" {  } { { "logicoDesvio.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/logicoDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481240 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481243 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481243 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arquitetura " "Found design unit 1: display-arquitetura" {  } { { "display.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481246 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/decoderInstru.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481249 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481251 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481254 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481257 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481260 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481262 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481265 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481268 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxvelocidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxvelocidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxVelocidade-comportamento " "Found design unit 1: muxVelocidade-comportamento" {  } { { "muxVelocidade.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxVelocidade.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481271 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxVelocidade " "Found entity 1: muxVelocidade" {  } { { "muxVelocidade.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxVelocidade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683417481271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683417481358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hab_sw9 Relogio.vhd(51) " "Verilog HDL or VHDL warning at Relogio.vhd(51): object \"hab_sw9\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683417481360 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Relogio.vhd" "ROM1" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DEC1 " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DEC1\"" {  } { { "Relogio.vhd" "DEC1" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "Relogio.vhd" "RAM1" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Relogio.vhd" "CPU" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX_ULA\"" {  } { { "CPU.vhd" "MUX_ULA" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:CPU\|decoderInstru:DEC_INSTRUCAO " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:CPU\|decoderInstru:DEC_INSTRUCAO\"" {  } { { "CPU.vhd" "DEC_INSTRUCAO" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUX_PC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUX_PC\"" {  } { { "CPU.vhd" "MUX_PC" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[0\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481411 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[1\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481411 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[2\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481411 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[3\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481411 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[4\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481411 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[5\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481412 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[6\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481412 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[7\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481412 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[8\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417481412 "|relogio|CPU:CPU|muxGenerico4x1:MUX_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop CPU:CPU\|flipflop:FLAG_IGUAL " "Elaborating entity \"flipflop\" for hierarchy \"CPU:CPU\|flipflop:FLAG_IGUAL\"" {  } { { "CPU.vhd" "FLAG_IGUAL" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicoDesvio CPU:CPU\|logicoDesvio:DESVIO " "Elaborating entity \"logicoDesvio\" for hierarchy \"CPU:CPU\|logicoDesvio:DESVIO\"" {  } { { "CPU.vhd" "DESVIO" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU\|bancoRegistradoresArqRegMem:RegMem " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU\|bancoRegistradoresArqRegMem:RegMem\"" {  } { { "CPU.vhd" "RegMem" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/CPU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG8 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG8\"" {  } { { "Relogio.vhd" "REG8" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "Relogio.vhd" "display" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico display:display\|registradorGenerico:REG0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"display:display\|registradorGenerico:REG0\"" {  } { { "display.vhd" "REG0" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/display.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg display:display\|conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"display:display\|conversorHex7Seg:display0\"" {  } { { "display.vhd" "display0" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/display.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:sw0a7 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:sw0a7\"" {  } { { "Relogio.vhd" "sw0a7" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:debounce1 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:debounce1\"" {  } { { "Relogio.vhd" "debounce1" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Relogio.vhd" "interfaceBaseTempo" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico_e_Interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseRapido " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseRapido\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseRapido" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico_e_Interface.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxVelocidade divisorGenerico_e_Interface:interfaceBaseTempo\|muxVelocidade:mux_Velocidade " "Elaborating entity \"muxVelocidade\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|muxVelocidade:mux_Velocidade\"" {  } { { "divisorGenerico_e_Interface.vhd" "mux_Velocidade" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico_e_Interface.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417481437 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|muxVelocidade:mux_Velocidade\|saida_MUX " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|muxVelocidade:mux_Velocidade\|saida_MUX" {  } { { "muxVelocidade.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxVelocidade.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1683417481722 "|Relogio|divisorGenerico_e_Interface:interfaceBaseTempo|muxVelocidade:mux_Velocidade|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1683417481722 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:CPU\|bancoRegistradoresArqRegMem:RegMem\|registrador " "RAM logic \"CPU:CPU\|bancoRegistradoresArqRegMem:RegMem\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683417481826 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683417481826 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683417481826 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[7\]\" " "Converted tri-state node \"saida_RAM\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[6\]\" " "Converted tri-state node \"saida_RAM\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[5\]\" " "Converted tri-state node \"saida_RAM\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[4\]\" " "Converted tri-state node \"saida_RAM\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[3\]\" " "Converted tri-state node \"saida_RAM\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[2\]\" " "Converted tri-state node \"saida_RAM\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[1\]\" " "Converted tri-state node \"saida_RAM\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"saida_RAM\[0\]\" " "Converted tri-state node \"saida_RAM\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683417481834 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo\|leituraUmSegundo " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo\|leituraUmSegundo\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683417481834 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1683417481834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[0\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[0\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[1\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[1\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[2\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[2\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[3\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[3\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[4\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[4\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[5\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[5\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[6\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[6\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[7\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[7\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[8\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUX_PC\|saida_MUX\[8\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683417481847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683417482996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683417484882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683417484882 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/Relogio.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683417485265 "|Relogio|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683417485265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1193 " "Implemented 1193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683417485271 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683417485271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1125 " "Implemented 1125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683417485271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683417485271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683417485319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:58:05 2023 " "Processing ended: Sat May 06 20:58:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683417485319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683417485319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683417485319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683417485319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683417487483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683417487484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:58:06 2023 " "Processing started: Sat May 06 20:58:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683417487484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683417487484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relogio -c relogio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683417487485 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683417488913 ""}
{ "Info" "0" "" "Project  = relogio" {  } {  } 0 0 "Project  = relogio" 0 0 "Fitter" 0 0 1683417488914 ""}
{ "Info" "0" "" "Revision = relogio" {  } {  } 0 0 "Revision = relogio" 0 0 "Fitter" 0 0 1683417488914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683417489138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683417489138 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogio 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"relogio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683417489153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683417489195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683417489196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683417489491 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683417489519 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683417496679 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 618 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 618 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683417496887 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683417496887 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683417496888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683417496922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683417496924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683417496932 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683417496937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683417496937 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683417496939 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683417498248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683417498249 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683417498257 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683417498257 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683417498268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683417498269 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683417498270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683417498376 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683417498378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683417498378 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683417498537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683417501599 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683417502194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:04 " "Fitter placement preparation operations ending: elapsed time is 00:01:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683417566069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683417602138 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683417604757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683417604757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683417606238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683417610828 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683417610828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683417627533 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683417627533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683417627536 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.09 " "Total time spent on timing analysis during the Fitter is 4.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683417632776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683417632804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683417633774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683417633776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683417634745 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683417640967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/output_files/relogio.fit.smsg " "Generated suppressed messages file C:/Users/cesar/OneDrive/Desktop/Insper/6 Semestre/DesComp/Proj-Contador/Relógio/output_files/relogio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683417641328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6426 " "Peak virtual memory: 6426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683417642205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:00:42 2023 " "Processing ended: Sat May 06 21:00:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683417642205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683417642205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683417642205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683417642205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683417643654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683417643654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:00:43 2023 " "Processing started: Sat May 06 21:00:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683417643654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683417643654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relogio -c relogio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683417643654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683417644623 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683417648585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683417648882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:00:48 2023 " "Processing ended: Sat May 06 21:00:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683417648882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683417648882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683417648882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683417648882 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683417649565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683417650422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683417650422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:00:49 2023 " "Processing started: Sat May 06 21:00:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683417650422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683417650422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683417650423 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683417650598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683417651349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683417651349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683417651791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651792 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683417651795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683417651795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683417651795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683417651795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683417651795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683417651795 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683417651795 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout " "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683417651800 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683417651800 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683417651803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683417651804 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683417651805 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683417651821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683417651948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683417651948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.898 " "Worst-case setup slack is -8.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.898           -3788.118 CLOCK_50  " "   -8.898           -3788.118 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 CLOCK_50  " "    0.302               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.113 " "Worst-case recovery slack is -7.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.113              -7.113 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "   -7.113              -7.113 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.016              -4.016 SW\[9\]  " "   -4.016              -4.016 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.995              -3.995 KEY\[3\]  " "   -3.995              -3.995 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.994              -3.994 KEY\[2\]  " "   -3.994              -3.994 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.944              -3.944 KEY\[1\]  " "   -3.944              -3.944 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.356 " "Worst-case removal slack is 1.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 KEY\[2\]  " "    1.356               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.417               0.000 KEY\[3\]  " "    1.417               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423               0.000 KEY\[1\]  " "    1.423               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.638               0.000 SW\[9\]  " "    1.638               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.086               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "    5.086               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.664 " "Worst-case minimum pulse width slack is -0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664              -1.202 SW\[9\]  " "   -0.664              -1.202 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -561.283 CLOCK_50  " "   -0.538            -561.283 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.917 KEY\[1\]  " "   -0.538              -0.917 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.907 KEY\[2\]  " "   -0.538              -0.907 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.804 KEY\[3\]  " "   -0.538              -0.804 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.770 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "   -0.538              -0.770 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417651988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417651988 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683417652017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683417652068 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683417653537 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout " "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683417653662 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683417653662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683417653663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683417653682 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683417653682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.163 " "Worst-case setup slack is -9.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.163           -3720.995 CLOCK_50  " "   -9.163           -3720.995 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417653686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 CLOCK_50  " "    0.106               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417653697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.304 " "Worst-case recovery slack is -7.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.304              -7.304 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "   -7.304              -7.304 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.327              -4.327 SW\[9\]  " "   -4.327              -4.327 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.235              -4.235 KEY\[3\]  " "   -4.235              -4.235 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.225              -4.225 KEY\[2\]  " "   -4.225              -4.225 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.104              -4.104 KEY\[1\]  " "   -4.104              -4.104 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417653704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.472 " "Worst-case removal slack is 1.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.472               0.000 KEY\[1\]  " "    1.472               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.479               0.000 KEY\[2\]  " "    1.479               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.588               0.000 KEY\[3\]  " "    1.588               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.790               0.000 SW\[9\]  " "    1.790               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.107               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "    5.107               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417653712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.689 " "Worst-case minimum pulse width slack is -0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689              -1.227 SW\[9\]  " "   -0.689              -1.227 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -499.427 CLOCK_50  " "   -0.538            -499.427 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.953 KEY\[1\]  " "   -0.538              -0.953 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.907 KEY\[2\]  " "   -0.538              -0.907 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.803 KEY\[3\]  " "   -0.538              -0.803 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.771 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "   -0.538              -0.771 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417653716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417653716 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683417653732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683417653953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683417655723 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout " "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683417655886 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683417655886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683417655887 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683417655895 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683417655895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.186 " "Worst-case setup slack is -4.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.186           -1678.529 CLOCK_50  " "   -4.186           -1678.529 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417655899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.203 " "Worst-case hold slack is -0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203              -0.252 CLOCK_50  " "   -0.203              -0.252 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417655910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.220 " "Worst-case recovery slack is -3.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220              -3.220 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "   -3.220              -3.220 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774              -1.774 SW\[9\]  " "   -1.774              -1.774 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518              -1.518 KEY\[1\]  " "   -1.518              -1.518 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473              -1.473 KEY\[2\]  " "   -1.473              -1.473 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429              -1.429 KEY\[3\]  " "   -1.429              -1.429 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417655920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.314 " "Worst-case removal slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 KEY\[2\]  " "    0.314               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 KEY\[3\]  " "    0.326               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 KEY\[1\]  " "    0.337               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 SW\[9\]  " "    0.858               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.418               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "    2.418               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417655930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.765 " "Worst-case minimum pulse width slack is -0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765              -1.915 SW\[9\]  " "   -0.765              -1.915 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411              -1.177 KEY\[2\]  " "   -0.411              -1.177 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -286.757 CLOCK_50  " "   -0.409            -286.757 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -1.178 KEY\[1\]  " "   -0.397              -1.178 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -1.106 KEY\[3\]  " "   -0.359              -1.106 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "    0.127               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417655935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417655935 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683417655954 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout " "Cell: interfaceBaseTempo\|mux_Velocidade\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683417656233 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683417656233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683417656234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683417656241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683417656241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.843 " "Worst-case setup slack is -3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.843           -1441.808 CLOCK_50  " "   -3.843           -1441.808 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417656244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.315 " "Worst-case hold slack is -0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -1.004 CLOCK_50  " "   -0.315              -1.004 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417656254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.967 " "Worst-case recovery slack is -2.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.967              -2.967 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "   -2.967              -2.967 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601              -1.601 SW\[9\]  " "   -1.601              -1.601 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291              -1.291 KEY\[1\]  " "   -1.291              -1.291 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264              -1.264 KEY\[2\]  " "   -1.264              -1.264 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.229              -1.229 KEY\[3\]  " "   -1.229              -1.229 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417656266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.268 " "Worst-case removal slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 KEY\[2\]  " "    0.268               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 KEY\[1\]  " "    0.274               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 KEY\[3\]  " "    0.289               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 SW\[9\]  " "    0.789               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.261               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "    2.261               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417656276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.770 " "Worst-case minimum pulse width slack is -0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770              -2.059 SW\[9\]  " "   -0.770              -2.059 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -1.465 KEY\[2\]  " "   -0.487              -1.465 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.472              -1.457 KEY\[1\]  " "   -0.472              -1.457 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -343.778 CLOCK_50  " "   -0.446            -343.778 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439              -1.402 KEY\[3\]  " "   -0.439              -1.402 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT  " "    0.129               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683417656281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683417656281 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683417659005 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683417659007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5113 " "Peak virtual memory: 5113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683417659108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:00:59 2023 " "Processing ended: Sat May 06 21:00:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683417659108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683417659108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683417659108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683417659108 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683417659845 ""}
