{"vcs1":{"timestamp_begin":1742441386.424215372, "rt":1.24, "ut":0.27, "st":0.26}}
{"vcselab":{"timestamp_begin":1742441387.755858912, "rt":0.93, "ut":0.26, "st":0.21}}
{"link":{"timestamp_begin":1742441388.770036178, "rt":0.37, "ut":0.17, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742441385.584695212}
{"VCS_COMP_START_TIME": 1742441385.584695212}
{"VCS_COMP_END_TIME": 1742441390.668155420}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /home/cell_library/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +define+GATE +maxdelays +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 329916}}
{"stitch_vcselab": {"peak_mem": 231524}}
