# Mon Aug 12 21:33:24 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 146MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


@N: MF104 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\h264_top\h264_top.v":9:7:9:14|Found compile point of type hard on View view:work.h264_top(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.h264_top(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 226MB)


Finished environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 227MB)


Start loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 227MB)


Finished loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 268MB)


Begin compile point sub-process log

@N: MF106 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\h264_top\h264_top.v":9:7:9:14|Mapping Compile point view:work.h264_top(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 268MB)

@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":60:26:60:36|Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":59:26:59:36|Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":58:26:58:37|Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":57:26:57:37|Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\video_axi_fifo.v":151:37:151:45|Tristate driver DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) on net DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\video_axi_fifo.v":150:37:150:46|Tristate driver SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) on net SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":60:26:60:36|Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":59:26:59:36|Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":58:26:58:37|Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v":57:26:57:37|Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 221MB peak: 268MB)

@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd":469:4:469:5|Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v":356:1:356:6|There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine video_bus_state[4:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   101 -> 01000
   110 -> 10000
@N: FX403 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v":50:0:50:5|Property "block_ram" or "no_rw_check" found for RAM v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v":50:0:50:5|RAM v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[7:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v":50:0:50:5|Property "block_ram" or "no_rw_check" found for RAM v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v":50:0:50:5|RAM v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[63:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v":356:1:356:6|Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance wd_trans_Cnt[7:0] 
@N: MO230 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":284:3:284:8|Found up-down counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r_fwft[9:0]  
@N: MO230 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":269:4:269:9|Found up-down counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r[9:0]  
@N: MO231 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":507:3:507:8|Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[8:0] 
@N: MO231 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":491:3:491:8|Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memwaddr_r[8:0] 
Encoding state machine s_state[0:5] (in view: work.request_scheduler_0(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_0[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_1[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_2[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_3[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_4[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_5[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_6[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Register bit WRITE_FIFO_PROC\.s_fifo_7[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[3] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing FSM register s_state[2] (in view view:work.request_scheduler_0(request_scheduler)) because its output is a constant.
@W: MO160 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Register bit s_state[1] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Register bit s_state[0] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance s_clear_fifo (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance req_o (in view: work.request_scheduler_0(request_scheduler)) because it does not drive other instances.
Encoding state machine s_state[0:5] (in view: work.request_scheduler_1(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine s_state[2:0] (in view: work.ddr_write_controller_enc(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\ddr_write_controller_enc.v":168:2:168:7|Found counter in view:work.ddr_write_controller_enc(verilog) instance s_counter[8:0] 
@W: FX107 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\ram2port.vhd":71:7:71:10|RAM ram2port_inst.io1l[63:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd":286:9:286:23|Found 13 by 13 bit equality operator ('==') REMPTY_ASSIGN_PROC\.un6_rgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))
@N: MF179 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd":389:9:389:29|Found 13 by 13 bit equality operator ('==') FIFO_FULL_ASSIGN\.un5_wgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 223MB peak: 268MB)

@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v":449:1:449:6|Removing sequential instance arvalid (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) because it does not drive other instances.
@W: BN132 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_state[5] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 225MB peak: 268MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v":356:1:356:6|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rdone_int (in view: work.h264_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v":449:1:449:6|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rack_o (in view: work.h264_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v":449:1:449:6|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.video_bus_state[3] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0] (in view: work.h264_top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 226MB peak: 268MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 226MB peak: 268MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 226MB peak: 268MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 226MB peak: 268MB)

@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[0] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[4] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[2] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[1] (in view: work.h264_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 268MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 268MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -2.35ns		 696 /       847
   2		0h:00m:07s		    -2.35ns		 696 /       847
@N: FX271 :"c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\ddr_write_controller_enc.v":184:2:184:5|Replicating instance H264_DDR_WRITE_64.ddr_write_controller_enc_0.g0 (in view: work.h264_top(verilog)) with 46 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:08s		    -2.09ns		 700 /       847



Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 217MB peak: 268MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 217MB peak: 268MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_PAD_P with period 6.73ns 
@N: MT615 |Found clock CAM1_RX_CLK_P with period 4.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 20.00ns 
@N: MT615 |Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV with period 16.00ns 
@N: MT615 |Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 with period 5.88ns 


##### START OF TIMING REPORT #####[
# Timing report written on Mon Aug 12 21:33:34 2024
#


Top view:               VKPFSOC_TOP
Requested Frequency:    2.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\designer\VKPFSOC_TOP\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.415

                                                                                                 Requested     Estimated     Requested     Estimated                Clock                              Clock           
Starting Clock                                                                                   Frequency     Frequency     Period        Period        Slack      Type                               Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CAM1_RX_CLK_P                                                                                    250.0 MHz     NA            4.000         NA            NA         declared                           default_clkgroup
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                 125.0 MHz     8.1 MHz       8.000         124.097       -2.819     generated (from REF_CLK_PAD_P)     default_clkgroup
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                 50.0 MHz      109.7 MHz     20.000        9.117         3.664      generated (from REF_CLK_PAD_P)     default_clkgroup
REF_CLK_PAD_P                                                                                    148.5 MHz     NA            6.734         NA            NA         declared                           default_clkgroup
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                         170.0 MHz     11.0 MHz      5.882         91.247        -3.415     generated (from CAM1_RX_CLK_P)     default_clkgroup
Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     62.5 MHz      NA            16.000        NA            NA         generated (from CAM1_RX_CLK_P)     default_clkgroup
osc_rc2mhz                                                                                       2.0 MHz       NA            500.000       NA            NA         declared                           default_clkgroup
=======================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                  Ending                                                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0          CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0          |  8.000       3.691   |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0          CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1          |  4.000       2.177   |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0          Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0  |  0.235       -2.819  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1          CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0          |  4.000       3.664   |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1          CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1          |  20.000      18.131  |  No paths    -      |  No paths    -      |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0  CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0          |  0.235       -3.415  |  No paths    -      |  No paths    -      |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0  Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0  |  5.882       2.203   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                                                                                                Arrival           
Instance                                                                                     Reference                                                            Type     Pin     Net                                                               Time        Slack 
                                                                                             Clock                                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15                             CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff     0.218       -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       encoder_en_dly1                                                   0.218       -2.399
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[12]                          CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rbin[12]                                                          0.218       -0.107
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[0]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[0]                                                           0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[1]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[1]                                                           0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[2]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[2]                                                           0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[3]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[3]                                                           0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[4]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[4]                                                           0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[5]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[5]                                                           0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[6]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[6]                                                           0.218       -0.101
=======================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                                           Required           
Instance                                                               Reference                                                            Type     Pin     Net          Time         Slack 
                                                                       Clock                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[0]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[1]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[2]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[3]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[4]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[5]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[6]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[7]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[8]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[9]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.819
=============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.819

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[0] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff          Net      -        -       1.603     -           540       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.821 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.924 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[0]     SLE      ALn      In      -         3.054 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.054 is 0.321(10.5%) logic and 2.733(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.819

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[5] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff          Net      -        -       1.603     -           540       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.821 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.924 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[5]     SLE      ALn      In      -         3.054 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.054 is 0.321(10.5%) logic and 2.733(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.819

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[6] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff          Net      -        -       1.603     -           540       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.821 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.924 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[6]     SLE      ALn      In      -         3.054 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.054 is 0.321(10.5%) logic and 2.733(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.819

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[7] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff          Net      -        -       1.603     -           540       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.821 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.924 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[7]     SLE      ALn      In      -         3.054 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.054 is 0.321(10.5%) logic and 2.733(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.819

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[8] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff          Net      -        -       1.603     -           540       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.821 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.924 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[8]     SLE      ALn      In      -         3.054 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.054 is 0.321(10.5%) logic and 2.733(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                                                                                Arrival          
Instance                                              Reference                                                            Type     Pin     Net                                               Time        Slack
                                                      Clock                                                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[22]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[22]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[23]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[23]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[24]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[24]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[25]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[25]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[26]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[26]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[27]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[27]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[28]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[28]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[29]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[29]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[30]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[30]     0.218       3.664
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[31]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[31]     0.218       3.664
===============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                           Starting                                                                                                      Required          
Instance                                                                                                                                                   Reference                                                            Type     Pin     Net                     Time         Slack
                                                                                                                                                           Clock                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[22]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[0]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[23]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[1]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[24]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[2]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[25]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[3]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[26]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[4]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[27]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[5]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[28]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[6]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[29]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[7]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[30]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[8]     4.000        3.664
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[31]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       frame_ddr_addr_i[9]     4.000        3.664
===========================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.664

    Number of logic level(s):                0
    Starting point:                          Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[22] / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[22] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.h264_ddrlsb_addr_o[22]                                                                                                          SLE      Q        Out     0.218     0.218 r     -         
Video_Pipeline_0.h264_ddrlsb_addr_o_net_0[22]                                                                                                              Net      -        -       0.118     -           1         
Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.write_mux_0.wstart_addr_o[22]     SLE      D        In      -         0.336 r     -         
=====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                                                                                Arrival           
Instance                                                                                 Reference                                                                    Type     Pin     Net                                                                       Time        Slack 
                                                                                         Clock                                                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                    Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o     0.201       -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.s_eof_wrclk     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       s_eof_wrclk                                                               0.218       -0.302
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.data_packer_h264_0.s_frame_end_re_dly      Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       data_packer_h264_0_frame_end_o                                            0.218       -0.276
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[12]                      Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       wbin[12]                                                                  0.218       -0.107
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wptr[0]                       Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       wptr[0]                                                                   0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wptr[1]                       Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       wptr[1]                                                                   0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wptr[2]                       Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       wptr[2]                                                                   0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wptr[3]                       Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       wptr[3]                                                                   0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wptr[4]                       Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       wptr[4]                                                                   0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wptr[5]                       Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       wptr[5]                                                                   0.218       -0.101
===================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                                                   Required           
Instance                                                               Reference                                                                    Type     Pin     Net          Time         Slack 
                                                                       Clock                                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[0]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[1]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[2]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[3]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[4]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[5]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[6]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[7]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[8]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[9]     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -3.415
=====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.415

    Number of logic level(s):                2
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[0] / ALn
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                SLE      Q        Out     0.201     0.201 f     -         
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                Net      -        -       1.118     -           122       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     B        In      -         1.319 f     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     Y        Out     0.084     1.403 r     -         
un1_fifo_reset_o_i                                                                                   Net      -        -       0.948     -           1         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     B        In      -         2.351 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     Y        Out     0.169     2.520 r     -         
AND2_1_Y                                                                                             Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[0]                                   SLE      ALn      In      -         3.650 r     -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 3.650 is 0.454(12.4%) logic and 3.196(87.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.415

    Number of logic level(s):                2
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[3] / ALn
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                SLE      Q        Out     0.201     0.201 f     -         
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                Net      -        -       1.118     -           122       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     B        In      -         1.319 f     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     Y        Out     0.084     1.403 r     -         
un1_fifo_reset_o_i                                                                                   Net      -        -       0.948     -           1         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     B        In      -         2.351 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     Y        Out     0.169     2.520 r     -         
AND2_1_Y                                                                                             Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[3]                                   SLE      ALn      In      -         3.650 r     -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 3.650 is 0.454(12.4%) logic and 3.196(87.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.415

    Number of logic level(s):                2
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[4] / ALn
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                SLE      Q        Out     0.201     0.201 f     -         
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                Net      -        -       1.118     -           122       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     B        In      -         1.319 f     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     Y        Out     0.084     1.403 r     -         
un1_fifo_reset_o_i                                                                                   Net      -        -       0.948     -           1         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     B        In      -         2.351 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     Y        Out     0.169     2.520 r     -         
AND2_1_Y                                                                                             Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[4]                                   SLE      ALn      In      -         3.650 r     -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 3.650 is 0.454(12.4%) logic and 3.196(87.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.415

    Number of logic level(s):                2
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[5] / ALn
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                SLE      Q        Out     0.201     0.201 f     -         
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                Net      -        -       1.118     -           122       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     B        In      -         1.319 f     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     Y        Out     0.084     1.403 r     -         
un1_fifo_reset_o_i                                                                                   Net      -        -       0.948     -           1         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     B        In      -         2.351 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     Y        Out     0.169     2.520 r     -         
AND2_1_Y                                                                                             Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[5]                                   SLE      ALn      In      -         3.650 r     -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 3.650 is 0.454(12.4%) logic and 3.196(87.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.415

    Number of logic level(s):                2
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[6] / ALn
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                SLE      Q        Out     0.201     0.201 f     -         
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o                                Net      -        -       1.118     -           122       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     B        In      -         1.319 f     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1_RNINLI7     CFG2     Y        Out     0.084     1.403 r     -         
un1_fifo_reset_o_i                                                                                   Net      -        -       0.948     -           1         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     B        In      -         2.351 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                                                 AND2     Y        Out     0.169     2.520 r     -         
AND2_1_Y                                                                                             Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[6]                                   SLE      ALn      In      -         3.650 r     -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 3.650 is 0.454(12.4%) logic and 3.196(87.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":15:0:15:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":16:0:16:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":17:0:17:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":18:0:18:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.reset_dly_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":19:0:19:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.rx_trng_done }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":20:0:20:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":22:0:22:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":24:0:24:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":26:0:26:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.reset_dly_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":27:0:27:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.rx_trng_done }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":28:0:28:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":30:0:30:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":32:0:32:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":34:0:34:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.reset_dly_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":35:0:35:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.rx_trng_done }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":36:0:36:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":38:0:38:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.mv_up_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":40:0:40:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.mv_dn_fg }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":42:0:42:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.reset_dly_fg }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":43:0:43:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.rx_trng_done }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":44:0:44:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":47:0:47:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":49:0:49:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":51:0:51:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":53:0:53:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":55:0:55:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":57:0:57:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":59:0:59:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":61:0:61:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":63:0:63:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_cur_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":65:0:65:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_last_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":67:0:67:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_cur_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":69:0:69:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_last_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":71:0:71:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_val[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":73:0:73:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_val[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":75:0:75:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":77:0:77:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":79:0:79:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":81:0:81:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":83:0:83:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_late_diff[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":85:0:85:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":87:0:87:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":89:0:89:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.tap_cnt[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":91:0:91:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":93:0:93:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":95:0:95:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":97:0:97:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":99:0:99:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":101:0:101:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":103:0:103:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":105:0:105:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":107:0:107:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":109:0:109:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":111:0:111:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":113:0:113:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":115:0:115:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":117:0:117:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":119:0:119:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":121:0:121:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":123:0:123:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_cur_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":125:0:125:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_last_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":127:0:127:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_cur_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":129:0:129:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_last_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":131:0:131:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_val[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":133:0:133:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_val[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":135:0:135:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":137:0:137:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":139:0:139:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":141:0:141:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":143:0:143:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_late_diff[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":145:0:145:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":147:0:147:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":149:0:149:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.tap_cnt[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":151:0:151:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":153:0:153:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":155:0:155:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":157:0:157:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":159:0:159:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":161:0:161:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":163:0:163:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":165:0:165:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":167:0:167:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":169:0:169:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":171:0:171:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":173:0:173:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":175:0:175:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":177:0:177:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":179:0:179:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":181:0:181:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":183:0:183:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_cur_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":185:0:185:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_last_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":187:0:187:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_cur_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":189:0:189:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_last_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":191:0:191:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_val[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":193:0:193:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_val[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":195:0:195:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":197:0:197:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":199:0:199:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":201:0:201:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":203:0:203:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_late_diff[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":205:0:205:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":207:0:207:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":209:0:209:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.tap_cnt[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":211:0:211:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":213:0:213:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":215:0:215:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":217:0:217:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":219:0:219:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":221:0:221:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":223:0:223:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":225:0:225:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":227:0:227:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.late_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":229:0:229:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.late_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":231:0:231:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.early_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":233:0:233:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.early_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":235:0:235:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":237:0:237:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":239:0:239:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":241:0:241:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]) (multi path 2) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":243:0:243:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.early_cur_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT446 :"c:/work/polarfire-soc-video-kit-design/vkpfsoc_h264/designer/vkpfsoc_top/synthesis.fdc":245:0:245:0|Timing constraint (from [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.*.u_CoreRxIODBitAlign.early_last_set }]) (multi path 3) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 

Only the first 100 messages of id 'MT446' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\h264_top\h264_top.srr -id MT446' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MT446} -count unlimited' in the Tcl shell.
None
Writing compile point status file C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\h264_top\cpprop

Summary of Compile Points :
*************************** 
Name         Status     Reason     
-----------------------------------
h264_top     Mapped     No database
===================================

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Mon Aug 12 21:33:34 2024

###########################################################]
