TimeQuest Timing Analyzer report for Atividade08
Tue Aug 29 10:42:47 2017
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'SW17'
 12. Slow Model Setup: 'clock_generator:clk50|clock_signal'
 13. Slow Model Setup: 'clk_27M'
 14. Slow Model Hold: 'clk_27M'
 15. Slow Model Hold: 'SW17'
 16. Slow Model Hold: 'clock_generator:clk50|clock_signal'
 17. Slow Model Recovery: 'SW17'
 18. Slow Model Removal: 'SW17'
 19. Slow Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'
 20. Slow Model Minimum Pulse Width: 'SW17'
 21. Slow Model Minimum Pulse Width: 'clk_27M'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'SW17'
 32. Fast Model Setup: 'clock_generator:clk50|clock_signal'
 33. Fast Model Setup: 'clk_27M'
 34. Fast Model Hold: 'clk_27M'
 35. Fast Model Hold: 'SW17'
 36. Fast Model Hold: 'clock_generator:clk50|clock_signal'
 37. Fast Model Recovery: 'SW17'
 38. Fast Model Removal: 'SW17'
 39. Fast Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'
 40. Fast Model Minimum Pulse Width: 'SW17'
 41. Fast Model Minimum Pulse Width: 'clk_27M'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Atividade08                                        ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk_27M                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_27M }                            ;
; clock_generator:clk50|clock_signal ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:clk50|clock_signal } ;
; SW17                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW17 }                               ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                  ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; 73.41 MHz  ; 73.41 MHz       ; SW17                               ;                                                       ;
; 291.89 MHz ; 291.89 MHz      ; clk_27M                            ;                                                       ;
; 343.05 MHz ; 200.0 MHz       ; clock_generator:clk50|clock_signal ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; SW17                               ; -12.622 ; -2636.029     ;
; clock_generator:clk50|clock_signal ; -8.782  ; -254.271      ;
; clk_27M                            ; -2.426  ; -71.340       ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_27M                            ; -2.503 ; -2.503        ;
; SW17                               ; 0.391  ; 0.000         ;
; clock_generator:clk50|clock_signal ; 2.645  ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; SW17  ; -1.769 ; -491.049      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; SW17  ; 2.517 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_generator:clk50|clock_signal ; -2.000 ; -324.000      ;
; SW17                               ; -1.423 ; -309.990      ;
; clk_27M                            ; -1.380 ; -45.380       ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SW17'                                                                                                                                                                                              ;
+---------+-------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                       ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.622 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.658     ;
; -12.582 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.012     ; 13.606     ;
; -12.576 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.012     ; 13.600     ;
; -12.550 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.585     ;
; -12.510 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.013     ; 13.533     ;
; -12.504 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.013     ; 13.527     ;
; -12.501 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.016     ; 13.521     ;
; -12.484 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.519     ;
; -12.463 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.464     ;
; -12.459 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.023     ; 13.472     ;
; -12.459 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.020     ; 13.475     ;
; -12.454 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 13.467     ;
; -12.444 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.013     ; 13.467     ;
; -12.438 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.013     ; 13.461     ;
; -12.429 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.017     ; 13.448     ;
; -12.428 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.464     ;
; -12.391 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.036     ; 13.391     ;
; -12.388 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.012     ; 13.412     ;
; -12.387 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.024     ; 13.399     ;
; -12.387 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 13.402     ;
; -12.382 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.012     ; 13.406     ;
; -12.382 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.024     ; 13.394     ;
; -12.363 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.017     ; 13.382     ;
; -12.358 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.028     ; 13.366     ;
; -12.350 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.386     ;
; -12.347 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 13.349     ;
; -12.345 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 13.347     ;
; -12.325 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.036     ; 13.325     ;
; -12.321 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.024     ; 13.333     ;
; -12.321 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.021     ; 13.336     ;
; -12.316 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.024     ; 13.328     ;
; -12.307 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.016     ; 13.327     ;
; -12.294 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 13.324     ;
; -12.292 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.006     ; 13.322     ;
; -12.286 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.293     ;
; -12.278 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.313     ;
; -12.276 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.028     ; 13.284     ;
; -12.275 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.311     ;
; -12.275 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.028     ; 13.283     ;
; -12.275 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.276     ;
; -12.274 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.310     ;
; -12.274 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.028     ; 13.282     ;
; -12.273 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.274     ;
; -12.269 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 13.286     ;
; -12.269 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.270     ;
; -12.267 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 13.284     ;
; -12.265 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.001      ; 13.302     ;
; -12.265 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.023     ; 13.278     ;
; -12.265 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.020     ; 13.281     ;
; -12.260 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 13.273     ;
; -12.244 ; processador_machine:mchn|nbitreg:ir|data_out[8] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.280     ;
; -12.228 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.235     ;
; -12.222 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 13.251     ;
; -12.220 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.227     ;
; -12.220 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 13.249     ;
; -12.215 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 13.219     ;
; -12.215 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 13.219     ;
; -12.212 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.247     ;
; -12.209 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.210     ;
; -12.207 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.208     ;
; -12.204 ; processador_machine:mchn|nbitreg:ir|data_out[8] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.012     ; 13.228     ;
; -12.204 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.211     ;
; -12.203 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.238     ;
; -12.203 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.210     ;
; -12.202 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.237     ;
; -12.202 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.209     ;
; -12.198 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.025     ; 13.209     ;
; -12.198 ; processador_machine:mchn|nbitreg:ir|data_out[8] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.012     ; 13.222     ;
; -12.197 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.020     ; 13.213     ;
; -12.195 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.020     ; 13.211     ;
; -12.193 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.229     ;
; -12.191 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.017     ; 13.210     ;
; -12.190 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.041     ; 13.185     ;
; -12.189 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.032     ; 13.193     ;
; -12.189 ; processador_machine:mchn|nbitreg:ir|data_out[1] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.224     ;
; -12.173 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.180     ;
; -12.173 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.180     ;
; -12.168 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.169     ;
; -12.164 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 13.165     ;
; -12.164 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.028     ; 13.172     ;
; -12.163 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 13.165     ;
; -12.161 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 13.163     ;
; -12.156 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 13.192     ;
; -12.156 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.007     ; 13.185     ;
; -12.156 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.030     ; 13.162     ;
; -12.154 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.007     ; 13.183     ;
; -12.153 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 13.155     ;
; -12.151 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 13.153     ;
; -12.149 ; processador_machine:mchn|nbitreg:ir|data_out[1] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.013     ; 13.172     ;
; -12.143 ; processador_machine:mchn|nbitreg:ir|data_out[1] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.013     ; 13.166     ;
; -12.143 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 13.146     ;
; -12.143 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.033     ; 13.146     ;
; -12.138 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.145     ;
; -12.137 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.172     ;
; -12.137 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.144     ;
; -12.136 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 13.171     ;
; -12.136 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.029     ; 13.143     ;
; -12.134 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 13.136     ;
; -12.131 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.020     ; 13.147     ;
; -12.129 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.020     ; 13.145     ;
+---------+-------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                    ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -8.782 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.690      ;
; -8.781 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.544     ; 5.702      ;
; -8.738 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.646      ;
; -8.690 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.598      ;
; -8.633 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.541      ;
; -8.630 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.519      ;
; -8.613 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.502      ;
; -8.607 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.515      ;
; -8.548 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.556     ; 5.457      ;
; -8.501 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.537     ; 5.429      ;
; -8.486 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.375      ;
; -8.476 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.571     ; 5.370      ;
; -8.474 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.363      ;
; -8.462 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.351      ;
; -8.437 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.345      ;
; -8.428 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.317      ;
; -8.423 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.312      ;
; -8.400 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.308      ;
; -8.397 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.565     ; 5.297      ;
; -8.331 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[11] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.560     ; 5.236      ;
; -8.330 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.238      ;
; -8.324 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.535     ; 5.254      ;
; -8.295 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.184      ;
; -8.290 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.556     ; 5.199      ;
; -8.285 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.193      ;
; -8.285 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.577     ; 5.173      ;
; -8.267 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.156      ;
; -8.266 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.174      ;
; -8.256 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.145      ;
; -8.239 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.147      ;
; -8.230 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.138      ;
; -8.226 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.556     ; 5.135      ;
; -8.226 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.115      ;
; -8.225 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.133      ;
; -8.216 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.124      ;
; -8.214 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.122      ;
; -8.211 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.119      ;
; -8.206 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.095      ;
; -8.201 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.109      ;
; -8.196 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.104      ;
; -8.191 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.099      ;
; -8.189 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.552     ; 5.102      ;
; -8.174 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.082      ;
; -8.172 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.061      ;
; -8.168 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.057      ;
; -8.152 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.560     ; 5.057      ;
; -8.138 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.565     ; 5.038      ;
; -8.111 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 5.000      ;
; -8.109 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.547     ; 5.027      ;
; -8.104 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 5.012      ;
; -8.102 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 4.991      ;
; -8.100 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[9]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.544     ; 5.021      ;
; -8.076 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.580     ; 4.961      ;
; -8.068 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.542     ; 4.991      ;
; -8.067 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 4.975      ;
; -8.057 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[11]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.551     ; 4.971      ;
; -8.047 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.556     ; 4.956      ;
; -8.041 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.577     ; 4.929      ;
; -8.040 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 4.948      ;
; -8.025 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.570     ; 4.920      ;
; -8.005 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.544     ; 4.926      ;
; -7.988 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 4.877      ;
; -7.987 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 4.876      ;
; -7.986 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.542     ; 4.909      ;
; -7.972 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.571     ; 4.866      ;
; -7.971 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.547     ; 4.889      ;
; -7.964 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.564     ; 4.865      ;
; -7.962 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[3]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 4.870      ;
; -7.944 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 4.852      ;
; -7.937 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.542     ; 4.860      ;
; -7.924 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.564     ; 4.825      ;
; -7.923 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 4.831      ;
; -7.908 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.565     ; 4.808      ;
; -7.900 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 4.808      ;
; -7.895 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.551     ; 4.809      ;
; -7.893 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.571     ; 4.787      ;
; -7.889 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.537     ; 4.817      ;
; -7.880 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.531     ; 4.814      ;
; -7.855 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.536     ; 4.784      ;
; -7.851 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.547     ; 4.769      ;
; -7.842 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.570     ; 4.737      ;
; -7.841 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[8]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.531     ; 4.775      ;
; -7.841 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.536     ; 4.770      ;
; -7.837 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.571     ; 4.731      ;
; -7.799 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 4.688      ;
; -7.798 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.570     ; 4.693      ;
; -7.798 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.544     ; 4.719      ;
; -7.793 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 4.682      ;
; -7.789 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.531     ; 4.723      ;
; -7.771 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.536     ; 4.700      ;
; -7.767 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.576     ; 4.656      ;
; -7.765 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[9]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.557     ; 4.673      ;
; -7.758 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.531     ; 4.692      ;
; -7.752 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[0]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.537     ; 4.680      ;
; -7.735 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.537     ; 4.663      ;
; -7.734 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.543     ; 4.656      ;
; -7.723 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[8]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.552     ; 4.636      ;
; -7.720 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.571     ; 4.614      ;
; -7.715 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.565     ; 4.615      ;
; -7.700 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -3.541     ; 4.624      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_27M'                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.426 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.455      ;
; -2.402 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.442      ;
; -2.388 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.417      ;
; -2.341 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.381      ;
; -2.329 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.358      ;
; -2.291 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.320      ;
; -2.286 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.315      ;
; -2.212 ; clock_generator:clk50|counter[2]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.252      ;
; -2.189 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.218      ;
; -2.157 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.186      ;
; -2.135 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.171      ;
; -2.134 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.170      ;
; -2.133 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.169      ;
; -2.133 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.169      ;
; -2.133 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.169      ;
; -2.117 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.146      ;
; -2.115 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.144      ;
; -2.112 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.141      ;
; -2.112 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.141      ;
; -2.106 ; clock_generator:clk50|counter[3]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.146      ;
; -2.099 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.128      ;
; -2.079 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.108      ;
; -2.061 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.090      ;
; -2.060 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.089      ;
; -2.056 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.085      ;
; -2.043 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.083      ;
; -2.038 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.074      ;
; -2.037 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.073      ;
; -2.036 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[7]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.072      ;
; -2.036 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.072      ;
; -2.035 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.071      ;
; -2.020 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.049      ;
; -2.004 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.040      ;
; -2.003 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.039      ;
; -2.002 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[7]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.038      ;
; -2.002 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.038      ;
; -2.001 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.037      ;
; -1.982 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.022      ;
; -1.981 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.021      ;
; -1.978 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.014      ;
; -1.977 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.013      ;
; -1.977 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 3.006      ;
; -1.976 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.012      ;
; -1.976 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.012      ;
; -1.976 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.012      ;
; -1.973 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 3.013      ;
; -1.973 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.009      ;
; -1.972 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.008      ;
; -1.971 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.007      ;
; -1.971 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.007      ;
; -1.971 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.007      ;
; -1.971 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.007      ;
; -1.970 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.006      ;
; -1.969 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 3.012      ;
; -1.969 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.005      ;
; -1.969 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.005      ;
; -1.969 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 3.005      ;
; -1.968 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 3.011      ;
; -1.967 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 3.010      ;
; -1.967 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 3.010      ;
; -1.967 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 3.010      ;
; -1.959 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.988      ;
; -1.959 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.988      ;
; -1.957 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.986      ;
; -1.955 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.984      ;
; -1.955 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.984      ;
; -1.950 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.979      ;
; -1.950 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.979      ;
; -1.949 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.985      ;
; -1.948 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.988      ;
; -1.948 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.977      ;
; -1.948 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.977      ;
; -1.947 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.987      ;
; -1.946 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.982      ;
; -1.946 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.982      ;
; -1.945 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 2.988      ;
; -1.944 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 2.987      ;
; -1.943 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 2.986      ;
; -1.943 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 2.986      ;
; -1.943 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.007      ; 2.986      ;
; -1.938 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.978      ;
; -1.937 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.973      ;
; -1.936 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.972      ;
; -1.935 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[7]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.971      ;
; -1.935 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.971      ;
; -1.934 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.970      ;
; -1.933 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 2.973      ;
; -1.925 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.961      ;
; -1.923 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.952      ;
; -1.922 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.958      ;
; -1.922 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.958      ;
; -1.922 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.958      ;
; -1.921 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.957      ;
; -1.920 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.956      ;
; -1.920 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.956      ;
; -1.920 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 2.956      ;
; -1.919 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.948      ;
; -1.905 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.934      ;
; -1.899 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.928      ;
; -1.899 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.007     ; 2.928      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_27M'                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.503 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; 0.000        ; 2.644      ; 0.657      ;
; -2.003 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; -0.500       ; 2.644      ; 0.657      ;
; 0.305  ; clock_generator:clk10|counter[21]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 1.512      ;
; 0.391  ; clock_generator:clk10|clock_signal ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.657      ;
; 0.414  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 1.621      ;
; 0.526  ; clock_generator:clk50|counter[19]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.792      ;
; 0.569  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 1.776      ;
; 0.731  ; clock_generator:clk10|counter[21]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.997      ;
; 0.792  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 1.999      ;
; 0.805  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; clock_generator:clk10|counter[10]  ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_generator:clk50|counter[8]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.076      ;
; 0.829  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 2.036      ;
; 0.832  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.098      ;
; 0.837  ; clock_generator:clk10|counter[3]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.103      ;
; 0.837  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.113      ;
; 0.915  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 2.122      ;
; 1.084  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 2.291      ;
; 1.183  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.449      ;
; 1.184  ; clock_generator:clk10|counter[6]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.450      ;
; 1.188  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.455      ;
; 1.191  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.457      ;
; 1.191  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.457      ;
; 1.191  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.457      ;
; 1.191  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.457      ;
; 1.192  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.458      ;
; 1.196  ; clock_generator:clk50|counter[7]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.463      ;
; 1.200  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.466      ;
; 1.204  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.470      ;
; 1.206  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[20]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.472      ;
; 1.206  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 2.413      ;
; 1.207  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.941      ; 2.414      ;
; 1.222  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.488      ;
; 1.223  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.489      ;
; 1.223  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.489      ;
; 1.223  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.491      ;
; 1.226  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.492      ;
; 1.228  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.494      ;
; 1.231  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.499      ;
; 1.237  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.503      ;
; 1.237  ; clock_generator:clk50|counter[10]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.503      ;
; 1.252  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.518      ;
; 1.253  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.934      ; 2.453      ;
; 1.254  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.520      ;
; 1.262  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.528      ;
; 1.262  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.528      ;
; 1.262  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.528      ;
; 1.263  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.529      ;
; 1.267  ; clock_generator:clk50|counter[4]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.533      ;
; 1.269  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.934      ; 2.469      ;
; 1.280  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.546      ;
; 1.281  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.547      ;
; 1.281  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.547      ;
; 1.283  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.549      ;
; 1.289  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.555      ;
; 1.294  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.560      ;
; 1.295  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.561      ;
; 1.299  ; clock_generator:clk10|counter[5]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.565      ;
; 1.299  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.565      ;
; 1.299  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.565      ;
; 1.302  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.568      ;
; 1.303  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.569      ;
; 1.305  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.934      ; 2.505      ;
; 1.326  ; clock_generator:clk10|counter[6]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.592      ;
; 1.330  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.596      ;
; 1.334  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.600      ;
; 1.334  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.600      ;
; 1.335  ; clock_generator:clk10|counter[4]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.601      ;
; 1.339  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.605      ;
; 1.340  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.606      ;
; 1.342  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.608      ;
; 1.345  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.611      ;
; 1.346  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.612      ;
; 1.350  ; clock_generator:clk50|counter[4]   ; clock_generator:clk50|counter[4]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.616      ;
; 1.351  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 1.617      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SW17'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.fetch                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.657      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.547 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 3.859      ;
; 0.664 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.store                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.decode                                              ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.931      ;
; 0.671 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.load                                                ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.937      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.705 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.017      ;
; 0.800 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; processador_machine:mchn|estado.zero                                                                       ; processador_machine:mchn|estado.fetch                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.067      ;
; 0.819 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.821 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.555      ; 4.142      ;
; 0.825 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.091      ;
; 0.833 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.099      ;
; 0.840 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.fetch                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.106      ;
; 0.861 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.127      ;
; 0.873 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.139      ;
; 0.875 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.141      ;
; 0.925 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.store                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.191      ;
; 0.925 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.load                                                ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.191      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.036 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.547      ; 4.349      ;
; 1.038 ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.304      ;
; 1.065 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.store                                               ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.331      ;
; 1.065 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.load                                                ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.331      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.095 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.534      ; 4.395      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.142 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.454      ;
; 1.183 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.449      ;
; 1.202 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.468      ;
; 1.208 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.474      ;
; 1.216 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.482      ;
; 1.248 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.514      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.249 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.531      ; 4.546      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.251 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 3.546      ; 4.563      ;
; 1.254 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.520      ;
; 1.259 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.525      ;
; 1.261 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.527      ;
; 1.279 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.545      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.025     ; 2.854      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.037     ; 2.843      ;
; 5.903 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.061      ;
; 6.193 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.351      ;
; 6.201 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.359      ;
; 6.217 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.375      ;
; 6.260 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 2.417      ;
; 6.263 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 2.420      ;
; 6.355 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.513      ;
; 6.482 ; processador_machine:mchn|nbitreg:ir|data_out[7]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.556     ; 2.660      ;
; 6.547 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 2.704      ;
; 6.585 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.743      ;
; 6.591 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.552     ; 2.773      ;
; 6.648 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.806      ;
; 6.696 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.854      ;
; 6.728 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 2.885      ;
; 6.739 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.575     ; 2.898      ;
; 6.816 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.532     ; 3.018      ;
; 6.825 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 2.983      ;
; 6.831 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.544     ; 3.021      ;
; 6.838 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.560     ; 3.012      ;
; 6.841 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[1]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.565     ; 3.010      ;
; 6.866 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 3.023      ;
; 6.885 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 3.042      ;
; 6.900 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.058      ;
; 6.910 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.570     ; 3.074      ;
; 6.933 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[5]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.565     ; 3.102      ;
; 6.934 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 3.091      ;
; 6.938 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.096      ;
; 6.953 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[14]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.542     ; 3.145      ;
; 6.959 ; processador_machine:mchn|nbitreg:ir|data_out[5]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.575     ; 3.118      ;
; 6.959 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.136      ;
; 6.967 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[8]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.539     ; 3.162      ;
; 6.971 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[4]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.536     ; 3.169      ;
; 6.976 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.560     ; 3.150      ;
; 6.976 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.134      ;
; 6.984 ; processador_machine:mchn|nbitreg:ir|data_out[2]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.575     ; 3.143      ;
; 6.991 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.168      ;
; 7.013 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.190      ;
; 7.017 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 3.174      ;
; 7.024 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 3.181      ;
; 7.042 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.200      ;
; 7.063 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[6]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.560     ; 3.237      ;
; 7.068 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.226      ;
; 7.072 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[14]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.547     ; 3.259      ;
; 7.103 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.261      ;
; 7.104 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[12]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.548     ; 3.290      ;
; 7.109 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[13]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.571     ; 3.272      ;
; 7.114 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[6]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.552     ; 3.296      ;
; 7.116 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[7]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.565     ; 3.285      ;
; 7.118 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.547     ; 3.305      ;
; 7.124 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[9]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.559     ; 3.299      ;
; 7.124 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.301      ;
; 7.134 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.548     ; 3.320      ;
; 7.135 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.577     ; 3.292      ;
; 7.143 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[4]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.564     ; 3.313      ;
; 7.150 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[13]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.542     ; 3.342      ;
; 7.152 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.329      ;
; 7.193 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.351      ;
; 7.197 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[10]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.544     ; 3.387      ;
; 7.199 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.547     ; 3.386      ;
; 7.199 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.376      ;
; 7.205 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.382      ;
; 7.205 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[2]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.382      ;
; 7.217 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.576     ; 3.375      ;
; 7.220 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.397      ;
; 7.220 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.570     ; 3.384      ;
; 7.230 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.556     ; 3.408      ;
; 7.231 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.557     ; 3.408      ;
; 7.236 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -3.553     ; 3.417      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'SW17'                                                                                                                                                                               ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.752      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.752      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.760      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.752      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.752      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.760      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.760      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.760      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.752      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.054     ; 2.751      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.752      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.760      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.760      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.058     ; 2.747      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.058     ; 2.747      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.057     ; 2.748      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.057     ; 2.748      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.057     ; 2.748      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.058     ; 2.747      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.058     ; 2.747      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.058     ; 2.747      ;
; -1.769 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.054     ; 2.751      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                 ; SW17         ; SW17        ; 1.000        ; -0.061     ; 2.743      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.052     ; 2.752      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.052     ; 2.752      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.751      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.766      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[3]   ; SW17         ; SW17        ; 1.000        ; -0.044     ; 2.760      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[3]   ; SW17         ; SW17        ; 1.000        ; -0.044     ; 2.760      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.052     ; 2.752      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.052     ; 2.752      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.751      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.052     ; 2.752      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.044     ; 2.760      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.052     ; 2.752      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.044     ; 2.760      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.050     ; 2.754      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.050     ; 2.754      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.766      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.050     ; 2.754      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.049     ; 2.755      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.049     ; 2.755      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.052     ; 2.752      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.051     ; 2.753      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.051     ; 2.753      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.751      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 2.751      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.050     ; 2.754      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.766      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[12] ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[12]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[12]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.038     ; 2.766      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.768 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.045     ; 2.759      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[14]                                    ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[15]                                    ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[12]                                    ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[13]                                    ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; SW17         ; SW17        ; 1.000        ; -0.013     ; 2.772      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.753      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; SW17         ; SW17        ; 1.000        ; -0.013     ; 2.772      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.753      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[4]                                     ; SW17         ; SW17        ; 1.000        ; -0.013     ; 2.772      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[5]                                     ; SW17         ; SW17        ; 1.000        ; -0.013     ; 2.772      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[2]                                     ; SW17         ; SW17        ; 1.000        ; -0.013     ; 2.772      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.018     ; 2.767      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[3]                                     ; SW17         ; SW17        ; 1.000        ; -0.013     ; 2.772      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.018     ; 2.767      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.018     ; 2.767      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[0]                                     ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.024     ; 2.761      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[1]                                     ; SW17         ; SW17        ; 1.000        ; -0.012     ; 2.773      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.017     ; 2.768      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[6]                                     ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.753      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[7]                                     ; SW17         ; SW17        ; 1.000        ; -0.032     ; 2.753      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 2.766      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.013     ; 2.772      ;
; -1.749 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.019     ; 2.766      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'SW17'                                                                                                                                                                               ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.517 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.741      ;
; 2.517 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.741      ;
; 2.517 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[14] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.741      ;
; 2.517 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.741      ;
; 2.517 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.741      ;
; 2.517 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.741      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[1]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 2.747      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 2.747      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[6]  ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 2.747      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 2.747      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 2.747      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 2.747      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 2.747      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.046     ; 2.738      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[10] ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.046     ; 2.738      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.048     ; 2.736      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.048     ; 2.736      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.046     ; 2.738      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.046     ; 2.738      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[12] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[12] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[13] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[13] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.048     ; 2.736      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.048     ; 2.736      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.046     ; 2.738      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 0.000        ; -0.036     ; 2.748      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[14] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.048     ; 2.736      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.047     ; 2.737      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.041     ; 2.743      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[14]                                    ; SW17         ; SW17        ; 0.000        ; -0.012     ; 2.773      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[15]                                    ; SW17         ; SW17        ; 0.000        ; -0.012     ; 2.773      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[12]                                    ; SW17         ; SW17        ; 0.000        ; -0.012     ; 2.773      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[13]                                    ; SW17         ; SW17        ; 0.000        ; -0.012     ; 2.773      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; SW17         ; SW17        ; 0.000        ; -0.013     ; 2.772      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; SW17         ; SW17        ; 0.000        ; -0.032     ; 2.753      ;
; 2.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; SW17         ; SW17        ; 0.000        ; -0.013     ; 2.772      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW17'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SW17  ; Rise       ; SW17                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_27M'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_27M ; Rise       ; clk_27M                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[13]|clk              ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 1.116 ; 1.116 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.711 ; 0.711 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.622 ; 0.622 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.695 ; 0.695 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; 1.116 ; 1.116 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.904 ; 0.904 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; 0.879 ; 0.879 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.637 ; 0.637 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.092 ; 0.092 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.177  ; 0.177  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; -0.442 ; -0.442 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; -0.353 ; -0.353 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; -0.426 ; -0.426 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; -0.847 ; -0.847 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; -0.635 ; -0.635 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; -0.610 ; -0.610 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; -0.368 ; -0.368 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.177  ; 0.177  ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; LEDG[*]   ; SW17                               ; 7.520  ; 7.520  ; Rise       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 7.520  ; 7.520  ; Rise       ; SW17                               ;
; Hex4[*]   ; SW17                               ; 15.346 ; 15.346 ; Fall       ; SW17                               ;
;  Hex4[0]  ; SW17                               ; 15.303 ; 15.303 ; Fall       ; SW17                               ;
;  Hex4[1]  ; SW17                               ; 15.323 ; 15.323 ; Fall       ; SW17                               ;
;  Hex4[2]  ; SW17                               ; 15.346 ; 15.346 ; Fall       ; SW17                               ;
;  Hex4[3]  ; SW17                               ; 15.302 ; 15.302 ; Fall       ; SW17                               ;
;  Hex4[4]  ; SW17                               ; 15.296 ; 15.296 ; Fall       ; SW17                               ;
;  Hex4[5]  ; SW17                               ; 15.296 ; 15.296 ; Fall       ; SW17                               ;
;  Hex4[6]  ; SW17                               ; 15.322 ; 15.322 ; Fall       ; SW17                               ;
; Hex5[*]   ; SW17                               ; 15.259 ; 15.259 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 15.259 ; 15.259 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 15.243 ; 15.243 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 15.235 ; 15.235 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 15.252 ; 15.252 ; Fall       ; SW17                               ;
;  Hex5[4]  ; SW17                               ; 15.239 ; 15.239 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 15.250 ; 15.250 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 15.251 ; 15.251 ; Fall       ; SW17                               ;
; Hex6[*]   ; SW17                               ; 14.475 ; 14.475 ; Fall       ; SW17                               ;
;  Hex6[0]  ; SW17                               ; 14.475 ; 14.475 ; Fall       ; SW17                               ;
;  Hex6[2]  ; SW17                               ; 12.287 ; 12.287 ; Fall       ; SW17                               ;
;  Hex6[3]  ; SW17                               ; 13.897 ; 13.897 ; Fall       ; SW17                               ;
;  Hex6[4]  ; SW17                               ; 13.893 ; 13.893 ; Fall       ; SW17                               ;
;  Hex6[5]  ; SW17                               ; 11.961 ; 11.961 ; Fall       ; SW17                               ;
;  Hex6[6]  ; SW17                               ; 12.000 ; 12.000 ; Fall       ; SW17                               ;
; Hex7[*]   ; SW17                               ; 14.681 ; 14.681 ; Fall       ; SW17                               ;
;  Hex7[0]  ; SW17                               ; 13.901 ; 13.901 ; Fall       ; SW17                               ;
;  Hex7[1]  ; SW17                               ; 13.839 ; 13.839 ; Fall       ; SW17                               ;
;  Hex7[2]  ; SW17                               ; 14.681 ; 14.681 ; Fall       ; SW17                               ;
;  Hex7[3]  ; SW17                               ; 13.677 ; 13.677 ; Fall       ; SW17                               ;
;  Hex7[5]  ; SW17                               ; 14.235 ; 14.235 ; Fall       ; SW17                               ;
;  Hex7[6]  ; SW17                               ; 13.887 ; 13.887 ; Fall       ; SW17                               ;
; LEDG[*]   ; SW17                               ; 7.520  ; 7.520  ; Fall       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 7.520  ; 7.520  ; Fall       ; SW17                               ;
; LEDG[*]   ; clk_27M                            ; 9.301  ; 9.301  ; Rise       ; clk_27M                            ;
;  LEDG[0]  ; clk_27M                            ; 9.301  ; 9.301  ; Rise       ; clk_27M                            ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 23.263 ; 23.263 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 23.263 ; 23.263 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 23.231 ; 23.231 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 23.244 ; 23.244 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 23.006 ; 23.006 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 23.042 ; 23.042 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 22.995 ; 22.995 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 22.986 ; 22.986 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 25.764 ; 25.764 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 25.764 ; 25.764 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 25.512 ; 25.512 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 25.300 ; 25.300 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 25.356 ; 25.356 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 25.330 ; 25.330 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 25.611 ; 25.611 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 25.664 ; 25.664 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 26.528 ; 26.528 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 26.477 ; 26.477 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 26.423 ; 26.423 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 26.377 ; 26.377 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 26.528 ; 26.528 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 26.225 ; 26.225 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 26.149 ; 26.149 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 26.216 ; 26.216 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 26.824 ; 26.824 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 26.773 ; 26.773 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 26.562 ; 26.562 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 26.518 ; 26.518 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 26.557 ; 26.557 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 26.521 ; 26.521 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 26.763 ; 26.763 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 26.824 ; 26.824 ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ; 4.202  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ; 4.202  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ;        ; 4.202  ; Fall       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ;        ; 4.202  ; Fall       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; LEDG[*]   ; SW17                               ; 7.520  ; 7.520  ; Rise       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 7.520  ; 7.520  ; Rise       ; SW17                               ;
; Hex4[*]   ; SW17                               ; 11.867 ; 11.867 ; Fall       ; SW17                               ;
;  Hex4[0]  ; SW17                               ; 11.890 ; 11.890 ; Fall       ; SW17                               ;
;  Hex4[1]  ; SW17                               ; 11.888 ; 11.888 ; Fall       ; SW17                               ;
;  Hex4[2]  ; SW17                               ; 11.907 ; 11.907 ; Fall       ; SW17                               ;
;  Hex4[3]  ; SW17                               ; 11.867 ; 11.867 ; Fall       ; SW17                               ;
;  Hex4[4]  ; SW17                               ; 11.890 ; 11.890 ; Fall       ; SW17                               ;
;  Hex4[5]  ; SW17                               ; 11.889 ; 11.889 ; Fall       ; SW17                               ;
;  Hex4[6]  ; SW17                               ; 11.886 ; 11.886 ; Fall       ; SW17                               ;
; Hex5[*]   ; SW17                               ; 12.661 ; 12.661 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 12.704 ; 12.704 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 12.670 ; 12.670 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 12.661 ; 12.661 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 12.682 ; 12.682 ; Fall       ; SW17                               ;
;  Hex5[4]  ; SW17                               ; 12.664 ; 12.664 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 12.675 ; 12.675 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 12.676 ; 12.676 ; Fall       ; SW17                               ;
; Hex6[*]   ; SW17                               ; 11.274 ; 11.274 ; Fall       ; SW17                               ;
;  Hex6[0]  ; SW17                               ; 12.208 ; 12.208 ; Fall       ; SW17                               ;
;  Hex6[2]  ; SW17                               ; 11.561 ; 11.561 ; Fall       ; SW17                               ;
;  Hex6[3]  ; SW17                               ; 11.630 ; 11.630 ; Fall       ; SW17                               ;
;  Hex6[4]  ; SW17                               ; 11.631 ; 11.631 ; Fall       ; SW17                               ;
;  Hex6[5]  ; SW17                               ; 11.275 ; 11.275 ; Fall       ; SW17                               ;
;  Hex6[6]  ; SW17                               ; 11.274 ; 11.274 ; Fall       ; SW17                               ;
; Hex7[*]   ; SW17                               ; 12.416 ; 12.416 ; Fall       ; SW17                               ;
;  Hex7[0]  ; SW17                               ; 12.643 ; 12.643 ; Fall       ; SW17                               ;
;  Hex7[1]  ; SW17                               ; 12.749 ; 12.749 ; Fall       ; SW17                               ;
;  Hex7[2]  ; SW17                               ; 13.422 ; 13.422 ; Fall       ; SW17                               ;
;  Hex7[3]  ; SW17                               ; 12.416 ; 12.416 ; Fall       ; SW17                               ;
;  Hex7[5]  ; SW17                               ; 12.971 ; 12.971 ; Fall       ; SW17                               ;
;  Hex7[6]  ; SW17                               ; 12.764 ; 12.764 ; Fall       ; SW17                               ;
; LEDG[*]   ; SW17                               ; 7.520  ; 7.520  ; Fall       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 7.520  ; 7.520  ; Fall       ; SW17                               ;
; LEDG[*]   ; clk_27M                            ; 9.301  ; 9.301  ; Rise       ; clk_27M                            ;
;  LEDG[0]  ; clk_27M                            ; 9.301  ; 9.301  ; Rise       ; clk_27M                            ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 12.292 ; 12.292 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 12.567 ; 12.567 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 12.529 ; 12.529 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 12.541 ; 12.541 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 12.308 ; 12.308 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 12.338 ; 12.338 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 12.292 ; 12.292 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 12.297 ; 12.297 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 13.251 ; 13.251 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 13.696 ; 13.696 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 13.439 ; 13.439 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 13.251 ; 13.251 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 13.285 ; 13.285 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 13.257 ; 13.257 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 13.536 ; 13.536 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 13.587 ; 13.587 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 14.037 ; 14.037 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 14.336 ; 14.336 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 14.284 ; 14.284 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 14.235 ; 14.235 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 14.385 ; 14.385 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 14.084 ; 14.084 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 14.037 ; 14.037 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 14.075 ; 14.075 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 15.782 ; 15.782 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 16.038 ; 16.038 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 15.827 ; 15.827 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 15.782 ; 15.782 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 15.821 ; 15.821 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 15.784 ; 15.784 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 16.029 ; 16.029 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 16.089 ; 16.089 ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ; 4.202  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ; 4.202  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ;        ; 4.202  ; Fall       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ;        ; 4.202  ; Fall       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; SW17                               ; -4.924 ; -1007.638     ;
; clock_generator:clk50|clock_signal ; -3.831 ; -130.935      ;
; clk_27M                            ; -0.628 ; -11.729       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_27M                            ; -1.551 ; -1.551        ;
; SW17                               ; 0.215  ; 0.000         ;
; clock_generator:clk50|clock_signal ; 2.318  ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; SW17  ; -0.659 ; -180.624      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; SW17  ; 1.519 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_generator:clk50|clock_signal ; -2.000 ; -324.000      ;
; SW17                               ; -1.423 ; -309.990      ;
; clk_27M                            ; -1.380 ; -45.380       ;
+------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SW17'                                                                                                                                                                                             ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.924 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.956      ;
; -4.908 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.929      ;
; -4.903 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.924      ;
; -4.888 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.920      ;
; -4.875 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.015     ; 5.892      ;
; -4.872 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.893      ;
; -4.867 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.888      ;
; -4.866 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.875      ;
; -4.863 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.872      ;
; -4.860 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.892      ;
; -4.853 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 5.851      ;
; -4.844 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.865      ;
; -4.839 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.860      ;
; -4.839 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.015     ; 5.856      ;
; -4.838 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 5.851      ;
; -4.834 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.834      ;
; -4.833 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.833      ;
; -4.830 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.839      ;
; -4.829 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.861      ;
; -4.827 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.836      ;
; -4.817 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 5.815      ;
; -4.813 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.834      ;
; -4.811 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.015     ; 5.828      ;
; -4.808 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.829      ;
; -4.804 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.835      ;
; -4.802 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.811      ;
; -4.802 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 5.815      ;
; -4.799 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.808      ;
; -4.798 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.798      ;
; -4.797 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.797      ;
; -4.789 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.820      ;
; -4.789 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 5.787      ;
; -4.788 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.819      ;
; -4.787 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.813      ;
; -4.785 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.811      ;
; -4.780 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.015     ; 5.797      ;
; -4.778 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.784      ;
; -4.774 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 5.787      ;
; -4.771 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.780      ;
; -4.770 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.776      ;
; -4.770 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.770      ;
; -4.769 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.775      ;
; -4.769 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.769      ;
; -4.768 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.027     ; 5.773      ;
; -4.768 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.023     ; 5.777      ;
; -4.768 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.799      ;
; -4.758 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 5.756      ;
; -4.757 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 5.759      ;
; -4.756 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 5.758      ;
; -4.754 ; processador_machine:mchn|nbitreg:ir|data_out[8] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.786      ;
; -4.753 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.784      ;
; -4.752 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.027     ; 5.757      ;
; -4.752 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.783      ;
; -4.751 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.777      ;
; -4.749 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.775      ;
; -4.744 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.776      ;
; -4.743 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.019     ; 5.756      ;
; -4.742 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.018     ; 5.756      ;
; -4.742 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.748      ;
; -4.741 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.038     ; 5.735      ;
; -4.740 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.018     ; 5.754      ;
; -4.740 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.030     ; 5.742      ;
; -4.740 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.771      ;
; -4.739 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.739      ;
; -4.738 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.738      ;
; -4.738 ; processador_machine:mchn|nbitreg:ir|data_out[8] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.759      ;
; -4.735 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.028     ; 5.739      ;
; -4.734 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.028     ; 5.738      ;
; -4.734 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.740      ;
; -4.733 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.733      ;
; -4.733 ; processador_machine:mchn|nbitreg:ir|data_out[8] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.754      ;
; -4.733 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.739      ;
; -4.732 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.016     ; 5.748      ;
; -4.732 ; processador_machine:mchn|nbitreg:ir|data_out[1] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.764      ;
; -4.732 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.027     ; 5.737      ;
; -4.731 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.024     ; 5.739      ;
; -4.730 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.032     ; 5.730      ;
; -4.728 ; processador_machine:mchn|nbitreg:ir|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.760      ;
; -4.727 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 5.725      ;
; -4.725 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.756      ;
; -4.724 ; processador_machine:mchn|nbitreg:ir|data_out[9] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 5.722      ;
; -4.724 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.755      ;
; -4.723 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.749      ;
; -4.721 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13] ; SW17         ; SW17        ; 1.000        ; -0.006     ; 5.747      ;
; -4.721 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 5.723      ;
; -4.720 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.030     ; 5.722      ;
; -4.716 ; processador_machine:mchn|nbitreg:ir|data_out[1] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.737      ;
; -4.716 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.027     ; 5.721      ;
; -4.714 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.720      ;
; -4.712 ; processador_machine:mchn|nbitreg:ir|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.733      ;
; -4.711 ; processador_machine:mchn|nbitreg:ir|data_out[1] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.732      ;
; -4.709 ; processador_machine:mchn|nbitreg:ir|data_out[4] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.001     ; 5.740      ;
; -4.708 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; 0.000      ; 5.740      ;
; -4.707 ; processador_machine:mchn|nbitreg:ir|data_out[0] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.011     ; 5.728      ;
; -4.706 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.712      ;
; -4.706 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.018     ; 5.720      ;
; -4.705 ; processador_machine:mchn|nbitreg:ir|data_out[8] ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; SW17         ; SW17        ; 1.000        ; -0.015     ; 5.722      ;
; -4.705 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.026     ; 5.711      ;
; -4.705 ; processador_machine:mchn|estado.add             ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.038     ; 5.699      ;
; -4.704 ; processador_machine:mchn|estado.store           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[15]  ; SW17         ; SW17        ; 1.000        ; -0.027     ; 5.709      ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                    ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.831 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.573      ;
; -3.809 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.551      ;
; -3.797 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.745     ; 2.551      ;
; -3.780 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.504      ;
; -3.763 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.505      ;
; -3.748 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.472      ;
; -3.741 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.483      ;
; -3.730 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.472      ;
; -3.699 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.423      ;
; -3.696 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.756     ; 2.439      ;
; -3.678 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.770     ; 2.407      ;
; -3.673 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.397      ;
; -3.661 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.403      ;
; -3.655 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.379      ;
; -3.652 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.376      ;
; -3.652 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.738     ; 2.413      ;
; -3.649 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.373      ;
; -3.630 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.765     ; 2.364      ;
; -3.613 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.337      ;
; -3.611 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.737     ; 2.373      ;
; -3.604 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.346      ;
; -3.596 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.756     ; 2.339      ;
; -3.590 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.332      ;
; -3.587 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.329      ;
; -3.586 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.310      ;
; -3.584 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.326      ;
; -3.584 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.308      ;
; -3.584 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.326      ;
; -3.583 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.325      ;
; -3.582 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.776     ; 2.305      ;
; -3.580 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[11] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.760     ; 2.319      ;
; -3.580 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.304      ;
; -3.579 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.321      ;
; -3.578 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.302      ;
; -3.571 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.756     ; 2.314      ;
; -3.568 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.310      ;
; -3.567 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.309      ;
; -3.564 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.306      ;
; -3.553 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.295      ;
; -3.551 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.293      ;
; -3.549 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.751     ; 2.297      ;
; -3.547 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.289      ;
; -3.537 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.261      ;
; -3.527 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.765     ; 2.261      ;
; -3.527 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.269      ;
; -3.525 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.249      ;
; -3.521 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[15] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.760     ; 2.260      ;
; -3.521 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.263      ;
; -3.511 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.747     ; 2.263      ;
; -3.497 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.221      ;
; -3.494 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[2]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.743     ; 2.250      ;
; -3.494 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[9]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.745     ; 2.248      ;
; -3.490 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[11]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.751     ; 2.238      ;
; -3.489 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.778     ; 2.210      ;
; -3.486 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.774     ; 2.211      ;
; -3.482 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.224      ;
; -3.477 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[14] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.748     ; 2.228      ;
; -3.470 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.194      ;
; -3.468 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.210      ;
; -3.468 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.756     ; 2.211      ;
; -3.462 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.186      ;
; -3.460 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.770     ; 2.189      ;
; -3.455 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.769     ; 2.185      ;
; -3.452 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.743     ; 2.208      ;
; -3.451 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.774     ; 2.176      ;
; -3.449 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.745     ; 2.203      ;
; -3.439 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.181      ;
; -3.434 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.770     ; 2.163      ;
; -3.433 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[3]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.175      ;
; -3.432 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.174      ;
; -3.412 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[0]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.738     ; 2.173      ;
; -3.411 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.770     ; 2.140      ;
; -3.410 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[12]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.743     ; 2.166      ;
; -3.408 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.752     ; 2.155      ;
; -3.401 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.748     ; 2.152      ;
; -3.399 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[0]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.764     ; 2.134      ;
; -3.395 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.763     ; 2.131      ;
; -3.387 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.738     ; 2.148      ;
; -3.383 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.125      ;
; -3.381 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.763     ; 2.117      ;
; -3.377 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.732     ; 2.144      ;
; -3.372 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.096      ;
; -3.370 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.094      ;
; -3.368 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.092      ;
; -3.366 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[9]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.738     ; 2.127      ;
; -3.364 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.745     ; 2.118      ;
; -3.363 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.769     ; 2.093      ;
; -3.361 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.732     ; 2.128      ;
; -3.355 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.769     ; 2.085      ;
; -3.354 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.765     ; 2.088      ;
; -3.352 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[8]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.732     ; 2.119      ;
; -3.351 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.739     ; 2.111      ;
; -3.350 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.074      ;
; -3.343 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.067      ;
; -3.340 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[9]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.082      ;
; -3.338 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[5]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.770     ; 2.067      ;
; -3.331 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.757     ; 2.073      ;
; -3.330 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[10]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.738     ; 2.091      ;
; -3.329 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]   ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.053      ;
; -3.327 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[14]  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17         ; clock_generator:clk50|clock_signal ; 0.500        ; -1.775     ; 2.051      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_27M'                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.628 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.654      ;
; -0.624 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.660      ;
; -0.605 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.631      ;
; -0.589 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.625      ;
; -0.574 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.600      ;
; -0.552 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.578      ;
; -0.551 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.577      ;
; -0.509 ; clock_generator:clk50|counter[2]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.545      ;
; -0.498 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.524      ;
; -0.496 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.522      ;
; -0.474 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.500      ;
; -0.473 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.499      ;
; -0.470 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.496      ;
; -0.462 ; clock_generator:clk50|counter[3]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.498      ;
; -0.447 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.473      ;
; -0.431 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.457      ;
; -0.431 ; clock_generator:clk50|counter[4]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.467      ;
; -0.430 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.456      ;
; -0.429 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.455      ;
; -0.428 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.454      ;
; -0.426 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.452      ;
; -0.424 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.456      ;
; -0.423 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.455      ;
; -0.423 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.455      ;
; -0.423 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.455      ;
; -0.422 ; clock_generator:clk10|counter[9]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.454      ;
; -0.420 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.446      ;
; -0.420 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.446      ;
; -0.414 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.450      ;
; -0.409 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.435      ;
; -0.403 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.429      ;
; -0.398 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.434      ;
; -0.394 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[15] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.420      ;
; -0.379 ; clock_generator:clk50|counter[1]  ; clock_generator:clk50|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.415      ;
; -0.377 ; clock_generator:clk10|counter[4]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.403      ;
; -0.371 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.407      ;
; -0.367 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.399      ;
; -0.367 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.399      ;
; -0.367 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.399      ;
; -0.366 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[7]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.398      ;
; -0.366 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.398      ;
; -0.364 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.396      ;
; -0.363 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.389      ;
; -0.363 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[7]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.395      ;
; -0.363 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.395      ;
; -0.362 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.388      ;
; -0.360 ; clock_generator:clk50|counter[0]  ; clock_generator:clk50|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.396      ;
; -0.359 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.391      ;
; -0.358 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.390      ;
; -0.358 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.390      ;
; -0.357 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.389      ;
; -0.357 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.389      ;
; -0.357 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.389      ;
; -0.357 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.389      ;
; -0.356 ; clock_generator:clk10|counter[6]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.382      ;
; -0.356 ; clock_generator:clk10|counter[1]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.388      ;
; -0.355 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[18] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.381      ;
; -0.353 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.391      ;
; -0.352 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.390      ;
; -0.352 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.390      ;
; -0.352 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.390      ;
; -0.351 ; clock_generator:clk10|counter[15] ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.389      ;
; -0.350 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.386      ;
; -0.350 ; clock_generator:clk10|counter[2]  ; clock_generator:clk10|counter[19] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.376      ;
; -0.349 ; clock_generator:clk50|counter[8]  ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.385      ;
; -0.349 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.381      ;
; -0.348 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.380      ;
; -0.347 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.379      ;
; -0.347 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[10] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.383      ;
; -0.346 ; clock_generator:clk50|counter[5]  ; clock_generator:clk50|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; 0.004      ; 1.382      ;
; -0.345 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.371      ;
; -0.344 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.370      ;
; -0.343 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.381      ;
; -0.342 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[21] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.380      ;
; -0.342 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.380      ;
; -0.342 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.380      ;
; -0.341 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[7]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.373      ;
; -0.341 ; clock_generator:clk50|counter[6]  ; clock_generator:clk50|counter[9]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.373      ;
; -0.341 ; clock_generator:clk10|counter[13] ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.006      ; 1.379      ;
; -0.340 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.372      ;
; -0.339 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.371      ;
; -0.339 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.371      ;
; -0.339 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.371      ;
; -0.339 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.365      ;
; -0.338 ; clock_generator:clk10|counter[0]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.370      ;
; -0.338 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.364      ;
; -0.335 ; clock_generator:clk10|counter[7]  ; clock_generator:clk10|counter[20] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.361      ;
; -0.334 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[8]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.366      ;
; -0.333 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[6]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.365      ;
; -0.333 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[5]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.365      ;
; -0.333 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[0]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.365      ;
; -0.332 ; clock_generator:clk10|counter[3]  ; clock_generator:clk10|counter[4]  ; clk_27M      ; clk_27M     ; 1.000        ; 0.000      ; 1.364      ;
; -0.332 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[12] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.358      ;
; -0.331 ; clock_generator:clk10|counter[5]  ; clock_generator:clk10|counter[11] ; clk_27M      ; clk_27M     ; 1.000        ; -0.006     ; 1.357      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_27M'                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.551 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; 0.000        ; 1.625      ; 0.367      ;
; -1.051 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; clk_27M     ; -0.500       ; 1.625      ; 0.367      ;
; 0.188  ; clock_generator:clk10|counter[21]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 0.695      ;
; 0.215  ; clock_generator:clk10|clock_signal ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; clock_generator:clk50|counter[19]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.394      ;
; 0.264  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 0.771      ;
; 0.302  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 0.809      ;
; 0.338  ; clock_generator:clk10|counter[21]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.490      ;
; 0.360  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_generator:clk50|counter[8]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clock_generator:clk10|counter[10]  ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; clock_generator:clk10|counter[3]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.530      ;
; 0.420  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 0.927      ;
; 0.434  ; clock_generator:clk10|counter[17]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 0.941      ;
; 0.472  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 0.979      ;
; 0.497  ; clock_generator:clk10|counter[6]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; clock_generator:clk10|counter[9]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[1]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; clock_generator:clk50|counter[7]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.656      ;
; 0.506  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.658      ;
; 0.510  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.662      ;
; 0.512  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_generator:clk10|counter[1]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_generator:clk50|counter[2]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_generator:clk10|counter[16]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.664      ;
; 0.517  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; clock_generator:clk50|counter[16]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.670      ;
; 0.519  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.671      ;
; 0.527  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.679      ;
; 0.529  ; clock_generator:clk10|counter[20]  ; clock_generator:clk10|counter[20]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.681      ;
; 0.535  ; clock_generator:clk10|counter[0]   ; clock_generator:clk10|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; clock_generator:clk10|counter[8]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; clock_generator:clk10|counter[15]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 1.045      ;
; 0.538  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; clock_generator:clk50|counter[4]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.691      ;
; 0.541  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.693      ;
; 0.541  ; clock_generator:clk50|counter[10]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.693      ;
; 0.542  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; clock_generator:clk10|counter[19]  ; clock_generator:clk10|counter[21]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.695      ;
; 0.546  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; clock_generator:clk10|counter[12]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; clock_generator:clk50|counter[6]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; clock_generator:clk10|counter[5]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.702      ;
; 0.552  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; clock_generator:clk10|counter[2]   ; clock_generator:clk10|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; clock_generator:clk50|counter[15]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[12]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; clock_generator:clk10|counter[18]  ; clock_generator:clk10|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; clock_generator:clk50|counter[18]  ; clock_generator:clk50|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.707      ;
; 0.557  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.567  ; clock_generator:clk10|counter[6]   ; clock_generator:clk10|counter[9]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; clock_generator:clk10|counter[13]  ; clock_generator:clk10|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; clock_generator:clk50|counter[3]   ; clock_generator:clk50|counter[6]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.722      ;
; 0.572  ; clock_generator:clk10|counter[11]  ; clock_generator:clk10|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.724      ;
; 0.572  ; clock_generator:clk10|counter[4]   ; clock_generator:clk10|counter[7]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.724      ;
; 0.573  ; clock_generator:clk50|counter[14]  ; clock_generator:clk50|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.725      ;
; 0.576  ; clock_generator:clk50|counter[5]   ; clock_generator:clk50|counter[8]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.728      ;
; 0.581  ; clock_generator:clk10|counter[7]   ; clock_generator:clk10|counter[10]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|counter[17]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_generator:clk50|counter[11]  ; clock_generator:clk50|counter[14]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.733      ;
; 0.583  ; clock_generator:clk10|counter[14]  ; clock_generator:clk10|clock_signal ; clk_27M                            ; clk_27M     ; 0.000        ; 0.355      ; 1.090      ;
; 0.587  ; clock_generator:clk50|counter[13]  ; clock_generator:clk50|counter[16]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; clock_generator:clk50|counter[10]  ; clock_generator:clk50|counter[13]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.740      ;
; 0.589  ; clock_generator:clk50|counter[12]  ; clock_generator:clk50|counter[15]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.741      ;
; 0.592  ; clock_generator:clk50|counter[1]   ; clock_generator:clk50|counter[3]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.744      ;
; 0.592  ; clock_generator:clk50|counter[0]   ; clock_generator:clk50|counter[2]   ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.744      ;
; 0.594  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[19]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.746      ;
; 0.599  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[18]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; clock_generator:clk50|counter[17]  ; clock_generator:clk50|counter[11]  ; clk_27M                            ; clk_27M     ; 0.000        ; 0.000      ; 0.751      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SW17'                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.215 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.367      ;
; 0.300 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.452      ;
; 0.323 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.475      ;
; 0.326 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|estado.decode                                                                     ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.478      ;
; 0.361 ; processador_machine:mchn|estado.zero                                                                       ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.529      ;
; 0.385 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.537      ;
; 0.390 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.542      ;
; 0.393 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.545      ;
; 0.407 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.559      ;
; 0.408 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.560      ;
; 0.465 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.617      ;
; 0.466 ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.618      ;
; 0.466 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.618      ;
; 0.497 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.649      ;
; 0.505 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.661      ;
; 0.515 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.667      ;
; 0.525 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.677      ;
; 0.530 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.685      ;
; 0.544 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.696      ;
; 0.550 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.702      ;
; 0.560 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.712      ;
; 0.565 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.717      ;
; 0.567 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.720      ;
; 0.579 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.731      ;
; 0.585 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.737      ;
; 0.595 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.747      ;
; 0.602 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.755      ;
; 0.614 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.766      ;
; 0.617 ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.769      ;
; 0.618 ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.770      ;
; 0.630 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.782      ;
; 0.637 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.789      ;
; 0.638 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.790      ;
; 0.649 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.801      ;
; 0.665 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.817      ;
; 0.672 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.824      ;
; 0.700 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 0.852      ;
; 0.729 ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.957      ;
; 0.729 ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.011      ; 0.892      ;
; 0.730 ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.958      ;
; 0.733 ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.961      ;
; 0.734 ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.962      ;
; 0.737 ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.965      ;
; 0.738 ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.966      ;
; 0.743 ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.971      ;
; 0.755 ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                                        ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ; SW17                               ; SW17        ; 0.000        ; 0.090      ; 0.983      ;
; 0.773 ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.011      ; 0.936      ;
; 0.793 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.store                                                                      ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 0.934      ;
; 0.794 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.load                                                                       ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 0.935      ;
; 0.813 ; processador_machine:mchn|estado.decode                                                                     ; processador_machine:mchn|estado.add                                                                        ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 0.954      ;
; 0.841 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.011      ; 1.004      ;
; 0.848 ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; processador_machine:mchn|estado.fetch                                                                      ; SW17                               ; SW17        ; 0.000        ; 0.011      ; 1.011      ;
; 0.856 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]                          ; SW17                               ; SW17        ; 0.000        ; -0.001     ; 1.007      ;
; 0.933 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; SW17                               ; SW17        ; 0.000        ; -0.029     ; 1.056      ;
; 0.933 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; SW17                               ; SW17        ; 0.000        ; -0.029     ; 1.056      ;
; 0.933 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[6]                                                            ; SW17                               ; SW17        ; 0.000        ; -0.029     ; 1.056      ;
; 0.933 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[7]                                                            ; SW17                               ; SW17        ; 0.000        ; -0.029     ; 1.056      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.937 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.335      ;
; 0.941 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[0]                         ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[0]                         ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]                          ; SW17                               ; SW17        ; 0.000        ; -0.018     ; 1.075      ;
; 0.944 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[0]                         ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[0]                         ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.096      ;
; 0.970 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[14]                                                           ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 1.111      ;
; 0.970 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[15]                                                           ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 1.111      ;
; 0.970 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 1.111      ;
; 0.970 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[13]                                                           ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 1.111      ;
; 0.970 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[0]                                                            ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 1.111      ;
; 0.970 ; processador_machine:mchn|estado.fetch                                                                      ; processador_machine:mchn|nbitreg:ir|data_out[1]                                                            ; SW17                               ; SW17        ; 0.000        ; -0.011     ; 1.111      ;
; 0.996 ; processador_machine:mchn|estado.add                                                                        ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ; SW17                               ; SW17        ; 0.000        ; -0.006     ; 1.142      ;
; 0.999 ; processador_machine:mchn|estado.add                                                                        ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[1]                          ; SW17                               ; SW17        ; 0.000        ; -0.006     ; 1.145      ;
; 0.999 ; processador_machine:mchn|nbitreg:ir|data_out[12]                                                           ; processador_machine:mchn|estado.add                                                                        ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.151      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.004 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[15]                        ; clock_generator:clk50|clock_signal ; SW17        ; -0.500       ; 1.746      ; 2.402      ;
; 1.029 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]                          ; SW17                               ; SW17        ; 0.000        ; -0.001     ; 1.180      ;
; 1.031 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[0]                         ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[0]                         ; SW17                               ; SW17        ; 0.000        ; 0.000      ; 1.183      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:clk50|clock_signal'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~portb_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~portb_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.018     ; 2.438      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a8~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a9~porta_memory_reg0  ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a10~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a11~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a12~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a13~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a14~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a15~porta_memory_reg0 ; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 0.000        ; -0.017     ; 2.442      ;
; 3.133 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 0.997      ;
; 3.248 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.112      ;
; 3.263 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.127      ;
; 3.277 ; processador_machine:mchn|nbitreg:ir|data_out[0]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.141      ;
; 3.287 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.150      ;
; 3.289 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.152      ;
; 3.306 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.170      ;
; 3.352 ; processador_machine:mchn|nbitreg:ir|data_out[7]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.756     ; 1.234      ;
; 3.393 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.751     ; 1.280      ;
; 3.415 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.278      ;
; 3.444 ; processador_machine:mchn|nbitreg:ir|data_out[1]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.308      ;
; 3.450 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.314      ;
; 3.461 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.760     ; 1.339      ;
; 3.463 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.327      ;
; 3.464 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.745     ; 1.357      ;
; 3.485 ; processador_machine:mchn|nbitreg:ir|data_out[4]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.349      ;
; 3.489 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.733     ; 1.394      ;
; 3.506 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.369      ;
; 3.508 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[8]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.740     ; 1.406      ;
; 3.515 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[1]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.764     ; 1.389      ;
; 3.516 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[5]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.764     ; 1.390      ;
; 3.524 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[4]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.738     ; 1.424      ;
; 3.535 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.769     ; 1.404      ;
; 3.543 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.407      ;
; 3.551 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.432      ;
; 3.555 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.418      ;
; 3.563 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.444      ;
; 3.567 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[14]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.743     ; 1.462      ;
; 3.569 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.432      ;
; 3.569 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.450      ;
; 3.574 ; processador_machine:mchn|nbitreg:ir|data_out[8]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.437      ;
; 3.576 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[10]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.760     ; 1.454      ;
; 3.581 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[6]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.751     ; 1.468      ;
; 3.581 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.748     ; 1.471      ;
; 3.583 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.749     ; 1.472      ;
; 3.584 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.448      ;
; 3.587 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[6]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.760     ; 1.465      ;
; 3.588 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[14]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.747     ; 1.479      ;
; 3.589 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[7]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.764     ; 1.463      ;
; 3.589 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.452      ;
; 3.592 ; processador_machine:mchn|nbitreg:ir|data_out[2]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.456      ;
; 3.594 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[9]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.759     ; 1.473      ;
; 3.597 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[13]                        ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.770     ; 1.465      ;
; 3.599 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.480      ;
; 3.603 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.748     ; 1.493      ;
; 3.605 ; processador_machine:mchn|estado.load                                                                       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.469      ;
; 3.609 ; processador_machine:mchn|nbitreg:ir|data_out[9]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.472      ;
; 3.610 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[13]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.743     ; 1.505      ;
; 3.612 ; processador_machine:mchn|nbitreg:ir|data_out[5]                                                            ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.476      ;
; 3.614 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.477      ;
; 3.614 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[4]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.764     ; 1.488      ;
; 3.616 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.775     ; 1.479      ;
; 3.620 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.752     ; 1.506      ;
; 3.638 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.519      ;
; 3.644 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[12]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.749     ; 1.533      ;
; 3.649 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.513      ;
; 3.653 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.534      ;
; 3.655 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[10]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.745     ; 1.548      ;
; 3.656 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[2]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.537      ;
; 3.657 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.733     ; 1.562      ;
; 3.660 ; processador_machine:mchn|nbitreg:ir|data_out[10]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.541      ;
; 3.663 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.544      ;
; 3.664 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[3]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.745     ; 1.557      ;
; 3.670 ; processador_machine:mchn|estado.store                                                                      ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.774     ; 1.534      ;
; 3.671 ; processador_machine:mchn|nbitreg:ir|data_out[11]                                                           ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.757     ; 1.552      ;
; 3.671 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[4]                         ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.738     ; 1.571      ;
; 3.672 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[3]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.746     ; 1.564      ;
; 3.673 ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]                          ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ; SW17                               ; clock_generator:clk50|clock_signal ; -0.500       ; -1.756     ; 1.555      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'SW17'                                                                                                                                                                               ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[3]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.049     ; 1.642      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[4]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.643      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[5]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.054     ; 1.637      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.054     ; 1.637      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 1.638      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 1.638      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.053     ; 1.638      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.054     ; 1.637      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.049     ; 1.642      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[9]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.054     ; 1.637      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.054     ; 1.637      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[11]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 1.656      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[12] ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[13]  ; SW17         ; SW17        ; 1.000        ; -0.035     ; 1.656      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.049     ; 1.642      ;
; -0.659 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[14] ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.650      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[0]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[1]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[2]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[3]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[4]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[5]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[6]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitcounter:pc|out_cont[7]                                 ; SW17         ; SW17        ; 1.000        ; -0.058     ; 1.632      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[2]   ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.642      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]  ; SW17         ; SW17        ; 1.000        ; -0.034     ; 1.656      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[3]   ; SW17         ; SW17        ; 1.000        ; -0.040     ; 1.650      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[3]   ; SW17         ; SW17        ; 1.000        ; -0.040     ; 1.650      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.047     ; 1.643      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.047     ; 1.643      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.642      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[4]   ; SW17         ; SW17        ; 1.000        ; -0.047     ; 1.643      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.040     ; 1.650      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[5]   ; SW17         ; SW17        ; 1.000        ; -0.040     ; 1.650      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.046     ; 1.644      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[6]  ; SW17         ; SW17        ; 1.000        ; -0.046     ; 1.644      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[6]   ; SW17         ; SW17        ; 1.000        ; -0.034     ; 1.656      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.046     ; 1.644      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 1.645      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]  ; SW17         ; SW17        ; 1.000        ; -0.045     ; 1.645      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.047     ; 1.643      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[8]   ; SW17         ; SW17        ; 1.000        ; -0.047     ; 1.643      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[9]   ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.642      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.048     ; 1.642      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[10]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[10] ; SW17         ; SW17        ; 1.000        ; -0.046     ; 1.644      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[12]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[12]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.658 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[14]  ; SW17         ; SW17        ; 1.000        ; -0.041     ; 1.649      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[14]                                    ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[15]                                    ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[12]                                    ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[13]                                    ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[9]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[8]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[4]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[5]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[2]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]  ; SW17         ; SW17        ; 1.000        ; -0.016     ; 1.657      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[3]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.016     ; 1.657      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.022     ; 1.651      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.016     ; 1.657      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[0]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[0]   ; SW17         ; SW17        ; 1.000        ; -0.022     ; 1.651      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[1]                                     ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.017     ; 1.656      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.012     ; 1.661      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.022     ; 1.651      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.022     ; 1.651      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.017     ; 1.656      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]   ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
; -0.641 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[1]  ; SW17         ; SW17        ; 1.000        ; -0.011     ; 1.662      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'SW17'                                                                                                                                                                               ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.037     ; 1.634      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 1.629      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 1.629      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 1.629      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 1.629      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.037     ; 1.634      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.037     ; 1.634      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[12]  ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[13]  ; SW17         ; SW17        ; 0.000        ; -0.042     ; 1.629      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[14]  ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.037     ; 1.634      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.037     ; 1.634      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[15]  ; SW17         ; SW17        ; 0.000        ; -0.043     ; 1.628      ;
; 1.519 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[15] ; SW17         ; SW17        ; 0.000        ; -0.037     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[10]                                    ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[11]                                    ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]  ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[0]   ; SW17         ; SW17        ; 0.000        ; -0.015     ; 1.657      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[6]                                     ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbitreg:ir|data_out[7]                                     ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[1]  ; SW17         ; SW17        ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[1]  ; SW17         ; SW17        ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[1]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.035     ; 1.637      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[2]   ; SW17         ; SW17        ; 0.000        ; -0.035     ; 1.637      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[3]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[3]   ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.015     ; 1.657      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[4]   ; SW17         ; SW17        ; 0.000        ; -0.015     ; 1.657      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]  ; SW17         ; SW17        ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[5]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[5]   ; SW17         ; SW17        ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[6]  ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[6]  ; SW17         ; SW17        ; 0.000        ; -0.034     ; 1.638      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.035     ; 1.637      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.034     ; 1.638      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[6]   ; SW17         ; SW17        ; 0.000        ; -0.035     ; 1.637      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[7]   ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[7]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[8]  ; SW17         ; SW17        ; 0.000        ; -0.034     ; 1.638      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.035     ; 1.637      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.034     ; 1.638      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[8]   ; SW17         ; SW17        ; 0.000        ; -0.035     ; 1.637      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[9]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[9]  ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.035     ; 1.637      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[9]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg|data_out[9]   ; SW17         ; SW17        ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.034     ; 1.638      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[10]  ; SW17         ; SW17        ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10] ; SW17         ; SW17        ; 0.000        ; -0.020     ; 1.652      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg|data_out[10] ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[10] ; SW17         ; SW17        ; 0.000        ; -0.034     ; 1.638      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[10] ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.045     ; 1.627      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.045     ; 1.627      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg|data_out[11] ; SW17         ; SW17        ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg|data_out[11] ; SW17         ; SW17        ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.039     ; 1.633      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg|data_out[11] ; SW17         ; SW17        ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; processador_machine:mchn|estado.zero ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg|data_out[11]  ; SW17         ; SW17        ; 0.000        ; -0.027     ; 1.645      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:clk50|clock_signal'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_generator:clk50|clock_signal ; Rise       ; DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW17'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; SW17  ; Fall       ; DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SW17  ; Rise       ; SW17                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.add                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.decode                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.fetch                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.load                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.store                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|estado.zero                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[10]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[11]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[12]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[13]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[14]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[15]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg|data_out[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[12]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[13]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[14]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[15]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg|data_out[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[10]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[11]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SW17  ; Fall       ; processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg|data_out[12]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_27M'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_27M ; Rise       ; clk_27M                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[20]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[21]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk10|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|clock_signal ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[16]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[17]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[18]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[19]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clock_generator:clk50|counter[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|clock_signal|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27M ; Rise       ; clk10|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27M ; Rise       ; clk10|counter[13]|clk              ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.446  ; 0.446  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.141  ; 0.141  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.079  ; 0.079  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.125  ; 0.125  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; 0.446  ; 0.446  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.281  ; 0.281  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; 0.219  ; 0.219  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.118  ; 0.118  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; -0.216 ; -0.216 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.355  ; 0.355  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; -0.002 ; -0.002 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.060  ; 0.060  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.014  ; 0.014  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; -0.307 ; -0.307 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; -0.142 ; -0.142 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; -0.080 ; -0.080 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.021  ; 0.021  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.355  ; 0.355  ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; LEDG[*]   ; SW17                               ; 3.925  ; 3.925  ; Rise       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 3.925  ; 3.925  ; Rise       ; SW17                               ;
; Hex4[*]   ; SW17                               ; 7.773  ; 7.773  ; Fall       ; SW17                               ;
;  Hex4[0]  ; SW17                               ; 7.752  ; 7.752  ; Fall       ; SW17                               ;
;  Hex4[1]  ; SW17                               ; 7.754  ; 7.754  ; Fall       ; SW17                               ;
;  Hex4[2]  ; SW17                               ; 7.773  ; 7.773  ; Fall       ; SW17                               ;
;  Hex4[3]  ; SW17                               ; 7.729  ; 7.729  ; Fall       ; SW17                               ;
;  Hex4[4]  ; SW17                               ; 7.751  ; 7.751  ; Fall       ; SW17                               ;
;  Hex4[5]  ; SW17                               ; 7.755  ; 7.755  ; Fall       ; SW17                               ;
;  Hex4[6]  ; SW17                               ; 7.746  ; 7.746  ; Fall       ; SW17                               ;
; Hex5[*]   ; SW17                               ; 7.705  ; 7.705  ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 7.705  ; 7.705  ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 7.673  ; 7.673  ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 7.668  ; 7.668  ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 7.686  ; 7.686  ; Fall       ; SW17                               ;
;  Hex5[4]  ; SW17                               ; 7.669  ; 7.669  ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 7.680  ; 7.680  ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 7.679  ; 7.679  ; Fall       ; SW17                               ;
; Hex6[*]   ; SW17                               ; 7.340  ; 7.340  ; Fall       ; SW17                               ;
;  Hex6[0]  ; SW17                               ; 7.340  ; 7.340  ; Fall       ; SW17                               ;
;  Hex6[2]  ; SW17                               ; 6.373  ; 6.373  ; Fall       ; SW17                               ;
;  Hex6[3]  ; SW17                               ; 7.054  ; 7.054  ; Fall       ; SW17                               ;
;  Hex6[4]  ; SW17                               ; 7.054  ; 7.054  ; Fall       ; SW17                               ;
;  Hex6[5]  ; SW17                               ; 6.169  ; 6.169  ; Fall       ; SW17                               ;
;  Hex6[6]  ; SW17                               ; 6.191  ; 6.191  ; Fall       ; SW17                               ;
; Hex7[*]   ; SW17                               ; 7.492  ; 7.492  ; Fall       ; SW17                               ;
;  Hex7[0]  ; SW17                               ; 7.168  ; 7.168  ; Fall       ; SW17                               ;
;  Hex7[1]  ; SW17                               ; 7.127  ; 7.127  ; Fall       ; SW17                               ;
;  Hex7[2]  ; SW17                               ; 7.492  ; 7.492  ; Fall       ; SW17                               ;
;  Hex7[3]  ; SW17                               ; 7.058  ; 7.058  ; Fall       ; SW17                               ;
;  Hex7[5]  ; SW17                               ; 7.353  ; 7.353  ; Fall       ; SW17                               ;
;  Hex7[6]  ; SW17                               ; 7.208  ; 7.208  ; Fall       ; SW17                               ;
; LEDG[*]   ; SW17                               ; 3.925  ; 3.925  ; Fall       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 3.925  ; 3.925  ; Fall       ; SW17                               ;
; LEDG[*]   ; clk_27M                            ; 4.967  ; 4.967  ; Rise       ; clk_27M                            ;
;  LEDG[0]  ; clk_27M                            ; 4.967  ; 4.967  ; Rise       ; clk_27M                            ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 11.688 ; 11.688 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 11.688 ; 11.688 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 11.659 ; 11.659 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 11.670 ; 11.670 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 11.568 ; 11.568 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 11.586 ; 11.586 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 11.559 ; 11.559 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 11.550 ; 11.550 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 12.805 ; 12.805 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 12.805 ; 12.805 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 12.700 ; 12.700 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 12.555 ; 12.555 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 12.572 ; 12.572 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 12.564 ; 12.564 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 12.685 ; 12.685 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 12.724 ; 12.724 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 13.104 ; 13.104 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 13.072 ; 13.072 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 13.021 ; 13.021 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 13.044 ; 13.044 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 13.104 ; 13.104 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 12.958 ; 12.958 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 12.933 ; 12.933 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 12.949 ; 12.949 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 13.203 ; 13.203 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 13.176 ; 13.176 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 13.100 ; 13.100 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 13.071 ; 13.071 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 13.096 ; 13.096 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 13.073 ; 13.073 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 13.168 ; 13.168 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 13.203 ; 13.203 ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ; 2.254  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ; 2.254  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ;        ; 2.254  ; Fall       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ;        ; 2.254  ; Fall       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; LEDG[*]   ; SW17                               ; 3.925 ; 3.925 ; Rise       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 3.925 ; 3.925 ; Rise       ; SW17                               ;
; Hex4[*]   ; SW17                               ; 6.187 ; 6.187 ; Fall       ; SW17                               ;
;  Hex4[0]  ; SW17                               ; 6.206 ; 6.206 ; Fall       ; SW17                               ;
;  Hex4[1]  ; SW17                               ; 6.211 ; 6.211 ; Fall       ; SW17                               ;
;  Hex4[2]  ; SW17                               ; 6.221 ; 6.221 ; Fall       ; SW17                               ;
;  Hex4[3]  ; SW17                               ; 6.187 ; 6.187 ; Fall       ; SW17                               ;
;  Hex4[4]  ; SW17                               ; 6.209 ; 6.209 ; Fall       ; SW17                               ;
;  Hex4[5]  ; SW17                               ; 6.210 ; 6.210 ; Fall       ; SW17                               ;
;  Hex4[6]  ; SW17                               ; 6.203 ; 6.203 ; Fall       ; SW17                               ;
; Hex5[*]   ; SW17                               ; 6.544 ; 6.544 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 6.582 ; 6.582 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 6.551 ; 6.551 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 6.544 ; 6.544 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 6.567 ; 6.567 ; Fall       ; SW17                               ;
;  Hex5[4]  ; SW17                               ; 6.550 ; 6.550 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 6.556 ; 6.556 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 6.560 ; 6.560 ; Fall       ; SW17                               ;
; Hex6[*]   ; SW17                               ; 5.911 ; 5.911 ; Fall       ; SW17                               ;
;  Hex6[0]  ; SW17                               ; 6.351 ; 6.351 ; Fall       ; SW17                               ;
;  Hex6[2]  ; SW17                               ; 6.111 ; 6.111 ; Fall       ; SW17                               ;
;  Hex6[3]  ; SW17                               ; 6.065 ; 6.065 ; Fall       ; SW17                               ;
;  Hex6[4]  ; SW17                               ; 6.065 ; 6.065 ; Fall       ; SW17                               ;
;  Hex6[5]  ; SW17                               ; 5.911 ; 5.911 ; Fall       ; SW17                               ;
;  Hex6[6]  ; SW17                               ; 5.929 ; 5.929 ; Fall       ; SW17                               ;
; Hex7[*]   ; SW17                               ; 6.500 ; 6.500 ; Fall       ; SW17                               ;
;  Hex7[0]  ; SW17                               ; 6.613 ; 6.613 ; Fall       ; SW17                               ;
;  Hex7[1]  ; SW17                               ; 6.606 ; 6.606 ; Fall       ; SW17                               ;
;  Hex7[2]  ; SW17                               ; 6.938 ; 6.938 ; Fall       ; SW17                               ;
;  Hex7[3]  ; SW17                               ; 6.500 ; 6.500 ; Fall       ; SW17                               ;
;  Hex7[5]  ; SW17                               ; 6.788 ; 6.788 ; Fall       ; SW17                               ;
;  Hex7[6]  ; SW17                               ; 6.721 ; 6.721 ; Fall       ; SW17                               ;
; LEDG[*]   ; SW17                               ; 3.925 ; 3.925 ; Fall       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 3.925 ; 3.925 ; Fall       ; SW17                               ;
; LEDG[*]   ; clk_27M                            ; 4.967 ; 4.967 ; Rise       ; clk_27M                            ;
;  LEDG[0]  ; clk_27M                            ; 4.967 ; 4.967 ; Rise       ; clk_27M                            ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 6.914 ; 6.914 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 7.045 ; 7.045 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 7.010 ; 7.010 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 7.020 ; 7.020 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 6.923 ; 6.923 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 6.936 ; 6.936 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 6.914 ; 6.914 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 6.915 ; 6.915 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 7.342 ; 7.342 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 7.598 ; 7.598 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 7.492 ; 7.492 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 7.342 ; 7.342 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 7.368 ; 7.368 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 7.357 ; 7.357 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 7.472 ; 7.472 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 7.516 ; 7.516 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 7.714 ; 7.714 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 7.846 ; 7.846 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 7.798 ; 7.798 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 7.816 ; 7.816 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 7.879 ; 7.879 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 7.733 ; 7.733 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 7.714 ; 7.714 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 7.724 ; 7.724 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 8.437 ; 8.437 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 8.540 ; 8.540 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 8.463 ; 8.463 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 8.437 ; 8.437 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 8.460 ; 8.460 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 8.439 ; 8.439 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 8.535 ; 8.535 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 8.569 ; 8.569 ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ; 2.254 ;       ; Rise       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ; 2.254 ;       ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ;       ; 2.254 ; Fall       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ;       ; 2.254 ; Fall       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                               ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                    ; -12.622   ; -2.503 ; -1.769   ; 1.519   ; -2.000              ;
;  SW17                               ; -12.622   ; 0.215  ; -1.769   ; 1.519   ; -1.423              ;
;  clk_27M                            ; -2.426    ; -2.503 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:clk50|clock_signal ; -8.782    ; 2.318  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                     ; -2961.64  ; -2.503 ; -491.049 ; 0.0     ; -679.37             ;
;  SW17                               ; -2636.029 ; 0.000  ; -491.049 ; 0.000   ; -309.990            ;
;  clk_27M                            ; -71.340   ; -2.503 ; N/A      ; N/A     ; -45.380             ;
;  clock_generator:clk50|clock_signal ; -254.271  ; 0.000  ; N/A      ; N/A     ; -324.000            ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 1.116 ; 1.116 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; 0.711 ; 0.711 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.622 ; 0.622 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.695 ; 0.695 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; 1.116 ; 1.116 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; 0.904 ; 0.904 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; 0.879 ; 0.879 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.637 ; 0.637 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.092 ; 0.092 ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clock_generator:clk50|clock_signal ; 0.355  ; 0.355  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[0]    ; clock_generator:clk50|clock_signal ; -0.002 ; -0.002 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[1]    ; clock_generator:clk50|clock_signal ; 0.060  ; 0.060  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[2]    ; clock_generator:clk50|clock_signal ; 0.014  ; 0.014  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[3]    ; clock_generator:clk50|clock_signal ; -0.307 ; -0.307 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[4]    ; clock_generator:clk50|clock_signal ; -0.142 ; -0.142 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[5]    ; clock_generator:clk50|clock_signal ; -0.080 ; -0.080 ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[6]    ; clock_generator:clk50|clock_signal ; 0.021  ; 0.021  ; Rise       ; clock_generator:clk50|clock_signal ;
;  SW[7]    ; clock_generator:clk50|clock_signal ; 0.355  ; 0.355  ; Rise       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; LEDG[*]   ; SW17                               ; 7.520  ; 7.520  ; Rise       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 7.520  ; 7.520  ; Rise       ; SW17                               ;
; Hex4[*]   ; SW17                               ; 15.346 ; 15.346 ; Fall       ; SW17                               ;
;  Hex4[0]  ; SW17                               ; 15.303 ; 15.303 ; Fall       ; SW17                               ;
;  Hex4[1]  ; SW17                               ; 15.323 ; 15.323 ; Fall       ; SW17                               ;
;  Hex4[2]  ; SW17                               ; 15.346 ; 15.346 ; Fall       ; SW17                               ;
;  Hex4[3]  ; SW17                               ; 15.302 ; 15.302 ; Fall       ; SW17                               ;
;  Hex4[4]  ; SW17                               ; 15.296 ; 15.296 ; Fall       ; SW17                               ;
;  Hex4[5]  ; SW17                               ; 15.296 ; 15.296 ; Fall       ; SW17                               ;
;  Hex4[6]  ; SW17                               ; 15.322 ; 15.322 ; Fall       ; SW17                               ;
; Hex5[*]   ; SW17                               ; 15.259 ; 15.259 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 15.259 ; 15.259 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 15.243 ; 15.243 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 15.235 ; 15.235 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 15.252 ; 15.252 ; Fall       ; SW17                               ;
;  Hex5[4]  ; SW17                               ; 15.239 ; 15.239 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 15.250 ; 15.250 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 15.251 ; 15.251 ; Fall       ; SW17                               ;
; Hex6[*]   ; SW17                               ; 14.475 ; 14.475 ; Fall       ; SW17                               ;
;  Hex6[0]  ; SW17                               ; 14.475 ; 14.475 ; Fall       ; SW17                               ;
;  Hex6[2]  ; SW17                               ; 12.287 ; 12.287 ; Fall       ; SW17                               ;
;  Hex6[3]  ; SW17                               ; 13.897 ; 13.897 ; Fall       ; SW17                               ;
;  Hex6[4]  ; SW17                               ; 13.893 ; 13.893 ; Fall       ; SW17                               ;
;  Hex6[5]  ; SW17                               ; 11.961 ; 11.961 ; Fall       ; SW17                               ;
;  Hex6[6]  ; SW17                               ; 12.000 ; 12.000 ; Fall       ; SW17                               ;
; Hex7[*]   ; SW17                               ; 14.681 ; 14.681 ; Fall       ; SW17                               ;
;  Hex7[0]  ; SW17                               ; 13.901 ; 13.901 ; Fall       ; SW17                               ;
;  Hex7[1]  ; SW17                               ; 13.839 ; 13.839 ; Fall       ; SW17                               ;
;  Hex7[2]  ; SW17                               ; 14.681 ; 14.681 ; Fall       ; SW17                               ;
;  Hex7[3]  ; SW17                               ; 13.677 ; 13.677 ; Fall       ; SW17                               ;
;  Hex7[5]  ; SW17                               ; 14.235 ; 14.235 ; Fall       ; SW17                               ;
;  Hex7[6]  ; SW17                               ; 13.887 ; 13.887 ; Fall       ; SW17                               ;
; LEDG[*]   ; SW17                               ; 7.520  ; 7.520  ; Fall       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 7.520  ; 7.520  ; Fall       ; SW17                               ;
; LEDG[*]   ; clk_27M                            ; 9.301  ; 9.301  ; Rise       ; clk_27M                            ;
;  LEDG[0]  ; clk_27M                            ; 9.301  ; 9.301  ; Rise       ; clk_27M                            ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 23.263 ; 23.263 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 23.263 ; 23.263 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 23.231 ; 23.231 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 23.244 ; 23.244 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 23.006 ; 23.006 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 23.042 ; 23.042 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 22.995 ; 22.995 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 22.986 ; 22.986 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 25.764 ; 25.764 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 25.764 ; 25.764 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 25.512 ; 25.512 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 25.300 ; 25.300 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 25.356 ; 25.356 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 25.330 ; 25.330 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 25.611 ; 25.611 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 25.664 ; 25.664 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 26.528 ; 26.528 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 26.477 ; 26.477 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 26.423 ; 26.423 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 26.377 ; 26.377 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 26.528 ; 26.528 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 26.225 ; 26.225 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 26.149 ; 26.149 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 26.216 ; 26.216 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 26.824 ; 26.824 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 26.773 ; 26.773 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 26.562 ; 26.562 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 26.518 ; 26.518 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 26.557 ; 26.557 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 26.521 ; 26.521 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 26.763 ; 26.763 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 26.824 ; 26.824 ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ; 4.202  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ; 4.202  ;        ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ;        ; 4.202  ; Fall       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ;        ; 4.202  ; Fall       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; LEDG[*]   ; SW17                               ; 3.925 ; 3.925 ; Rise       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 3.925 ; 3.925 ; Rise       ; SW17                               ;
; Hex4[*]   ; SW17                               ; 6.187 ; 6.187 ; Fall       ; SW17                               ;
;  Hex4[0]  ; SW17                               ; 6.206 ; 6.206 ; Fall       ; SW17                               ;
;  Hex4[1]  ; SW17                               ; 6.211 ; 6.211 ; Fall       ; SW17                               ;
;  Hex4[2]  ; SW17                               ; 6.221 ; 6.221 ; Fall       ; SW17                               ;
;  Hex4[3]  ; SW17                               ; 6.187 ; 6.187 ; Fall       ; SW17                               ;
;  Hex4[4]  ; SW17                               ; 6.209 ; 6.209 ; Fall       ; SW17                               ;
;  Hex4[5]  ; SW17                               ; 6.210 ; 6.210 ; Fall       ; SW17                               ;
;  Hex4[6]  ; SW17                               ; 6.203 ; 6.203 ; Fall       ; SW17                               ;
; Hex5[*]   ; SW17                               ; 6.544 ; 6.544 ; Fall       ; SW17                               ;
;  Hex5[0]  ; SW17                               ; 6.582 ; 6.582 ; Fall       ; SW17                               ;
;  Hex5[1]  ; SW17                               ; 6.551 ; 6.551 ; Fall       ; SW17                               ;
;  Hex5[2]  ; SW17                               ; 6.544 ; 6.544 ; Fall       ; SW17                               ;
;  Hex5[3]  ; SW17                               ; 6.567 ; 6.567 ; Fall       ; SW17                               ;
;  Hex5[4]  ; SW17                               ; 6.550 ; 6.550 ; Fall       ; SW17                               ;
;  Hex5[5]  ; SW17                               ; 6.556 ; 6.556 ; Fall       ; SW17                               ;
;  Hex5[6]  ; SW17                               ; 6.560 ; 6.560 ; Fall       ; SW17                               ;
; Hex6[*]   ; SW17                               ; 5.911 ; 5.911 ; Fall       ; SW17                               ;
;  Hex6[0]  ; SW17                               ; 6.351 ; 6.351 ; Fall       ; SW17                               ;
;  Hex6[2]  ; SW17                               ; 6.111 ; 6.111 ; Fall       ; SW17                               ;
;  Hex6[3]  ; SW17                               ; 6.065 ; 6.065 ; Fall       ; SW17                               ;
;  Hex6[4]  ; SW17                               ; 6.065 ; 6.065 ; Fall       ; SW17                               ;
;  Hex6[5]  ; SW17                               ; 5.911 ; 5.911 ; Fall       ; SW17                               ;
;  Hex6[6]  ; SW17                               ; 5.929 ; 5.929 ; Fall       ; SW17                               ;
; Hex7[*]   ; SW17                               ; 6.500 ; 6.500 ; Fall       ; SW17                               ;
;  Hex7[0]  ; SW17                               ; 6.613 ; 6.613 ; Fall       ; SW17                               ;
;  Hex7[1]  ; SW17                               ; 6.606 ; 6.606 ; Fall       ; SW17                               ;
;  Hex7[2]  ; SW17                               ; 6.938 ; 6.938 ; Fall       ; SW17                               ;
;  Hex7[3]  ; SW17                               ; 6.500 ; 6.500 ; Fall       ; SW17                               ;
;  Hex7[5]  ; SW17                               ; 6.788 ; 6.788 ; Fall       ; SW17                               ;
;  Hex7[6]  ; SW17                               ; 6.721 ; 6.721 ; Fall       ; SW17                               ;
; LEDG[*]   ; SW17                               ; 3.925 ; 3.925 ; Fall       ; SW17                               ;
;  LEDG[0]  ; SW17                               ; 3.925 ; 3.925 ; Fall       ; SW17                               ;
; LEDG[*]   ; clk_27M                            ; 4.967 ; 4.967 ; Rise       ; clk_27M                            ;
;  LEDG[0]  ; clk_27M                            ; 4.967 ; 4.967 ; Rise       ; clk_27M                            ;
; Hex0[*]   ; clock_generator:clk50|clock_signal ; 6.914 ; 6.914 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[0]  ; clock_generator:clk50|clock_signal ; 7.045 ; 7.045 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[1]  ; clock_generator:clk50|clock_signal ; 7.010 ; 7.010 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[2]  ; clock_generator:clk50|clock_signal ; 7.020 ; 7.020 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[3]  ; clock_generator:clk50|clock_signal ; 6.923 ; 6.923 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[4]  ; clock_generator:clk50|clock_signal ; 6.936 ; 6.936 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[5]  ; clock_generator:clk50|clock_signal ; 6.914 ; 6.914 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex0[6]  ; clock_generator:clk50|clock_signal ; 6.915 ; 6.915 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex1[*]   ; clock_generator:clk50|clock_signal ; 7.342 ; 7.342 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[0]  ; clock_generator:clk50|clock_signal ; 7.598 ; 7.598 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[1]  ; clock_generator:clk50|clock_signal ; 7.492 ; 7.492 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[2]  ; clock_generator:clk50|clock_signal ; 7.342 ; 7.342 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[3]  ; clock_generator:clk50|clock_signal ; 7.368 ; 7.368 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[4]  ; clock_generator:clk50|clock_signal ; 7.357 ; 7.357 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[5]  ; clock_generator:clk50|clock_signal ; 7.472 ; 7.472 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex1[6]  ; clock_generator:clk50|clock_signal ; 7.516 ; 7.516 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex2[*]   ; clock_generator:clk50|clock_signal ; 7.714 ; 7.714 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[0]  ; clock_generator:clk50|clock_signal ; 7.846 ; 7.846 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[1]  ; clock_generator:clk50|clock_signal ; 7.798 ; 7.798 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[2]  ; clock_generator:clk50|clock_signal ; 7.816 ; 7.816 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[3]  ; clock_generator:clk50|clock_signal ; 7.879 ; 7.879 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[4]  ; clock_generator:clk50|clock_signal ; 7.733 ; 7.733 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[5]  ; clock_generator:clk50|clock_signal ; 7.714 ; 7.714 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex2[6]  ; clock_generator:clk50|clock_signal ; 7.724 ; 7.724 ; Rise       ; clock_generator:clk50|clock_signal ;
; Hex3[*]   ; clock_generator:clk50|clock_signal ; 8.437 ; 8.437 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[0]  ; clock_generator:clk50|clock_signal ; 8.540 ; 8.540 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[1]  ; clock_generator:clk50|clock_signal ; 8.463 ; 8.463 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[2]  ; clock_generator:clk50|clock_signal ; 8.437 ; 8.437 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[3]  ; clock_generator:clk50|clock_signal ; 8.460 ; 8.460 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[4]  ; clock_generator:clk50|clock_signal ; 8.439 ; 8.439 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[5]  ; clock_generator:clk50|clock_signal ; 8.535 ; 8.535 ; Rise       ; clock_generator:clk50|clock_signal ;
;  Hex3[6]  ; clock_generator:clk50|clock_signal ; 8.569 ; 8.569 ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ; 2.254 ;       ; Rise       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ; 2.254 ;       ; Rise       ; clock_generator:clk50|clock_signal ;
; LEDG[*]   ; clock_generator:clk50|clock_signal ;       ; 2.254 ; Fall       ; clock_generator:clk50|clock_signal ;
;  LEDG[1]  ; clock_generator:clk50|clock_signal ;       ; 2.254 ; Fall       ; clock_generator:clk50|clock_signal ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_27M                            ; clk_27M                            ; 906      ; 0        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clk_27M                            ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 32       ; 0        ; 0        ; 0        ;
; SW17                               ; clock_generator:clk50|clock_signal ; 0        ; 537      ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; SW17                               ; 0        ; 0        ; 2304     ; 0        ;
; SW17                               ; SW17                               ; 0        ; 0        ; 0        ; 269371   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_27M                            ; clk_27M                            ; 906      ; 0        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clk_27M                            ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; clock_generator:clk50|clock_signal ; 32       ; 0        ; 0        ; 0        ;
; SW17                               ; clock_generator:clk50|clock_signal ; 0        ; 537      ; 0        ; 0        ;
; clock_generator:clk50|clock_signal ; SW17                               ; 0        ; 0        ; 2304     ; 0        ;
; SW17                               ; SW17                               ; 0        ; 0        ; 0        ; 269371   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW17       ; SW17     ; 0        ; 0        ; 0        ; 280      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW17       ; SW17     ; 0        ; 0        ; 0        ; 280      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 394   ; 394  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Aug 29 10:42:45 2017
Info: Command: quartus_sta Atividade08 -c Atividade08
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Atividade08.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:clk50|clock_signal clock_generator:clk50|clock_signal
    Info (332105): create_clock -period 1.000 -name SW17 SW17
    Info (332105): create_clock -period 1.000 -name clk_27M clk_27M
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.622     -2636.029 SW17 
    Info (332119):    -8.782      -254.271 clock_generator:clk50|clock_signal 
    Info (332119):    -2.426       -71.340 clk_27M 
Info (332146): Worst-case hold slack is -2.503
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.503        -2.503 clk_27M 
    Info (332119):     0.391         0.000 SW17 
    Info (332119):     2.645         0.000 clock_generator:clk50|clock_signal 
Info (332146): Worst-case recovery slack is -1.769
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.769      -491.049 SW17 
Info (332146): Worst-case removal slack is 2.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.517         0.000 SW17 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -324.000 clock_generator:clk50|clock_signal 
    Info (332119):    -1.423      -309.990 SW17 
    Info (332119):    -1.380       -45.380 clk_27M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.924
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.924     -1007.638 SW17 
    Info (332119):    -3.831      -130.935 clock_generator:clk50|clock_signal 
    Info (332119):    -0.628       -11.729 clk_27M 
Info (332146): Worst-case hold slack is -1.551
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.551        -1.551 clk_27M 
    Info (332119):     0.215         0.000 SW17 
    Info (332119):     2.318         0.000 clock_generator:clk50|clock_signal 
Info (332146): Worst-case recovery slack is -0.659
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.659      -180.624 SW17 
Info (332146): Worst-case removal slack is 1.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.519         0.000 SW17 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -324.000 clock_generator:clk50|clock_signal 
    Info (332119):    -1.423      -309.990 SW17 
    Info (332119):    -1.380       -45.380 clk_27M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Tue Aug 29 10:42:47 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


