library ieee ;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

----------------------------------------------------

entity berlekamp_counter is
port(
	clock:		in std_logic;
	enable:		in std_logic;
	Impar:		out std_logic;
	Count_4:	out std_logic;
	Count_8:	out std_logic 
);
end berlekamp_counter;

----------------------------------------------------

architecture behv of berlekamp_counter is		 	  
    signal Pre_Q: std_logic_vector(3 downto 0);

begin

	process(clock, enable)
	begin
		if enable = '0' then --! reset ativo alto
            Pre_Q <= "0000";
            Impar <= '0';
            Count_4 <= '0';
            Count_8 <= '0';
		elsif rising_edge(clock) then --! sensÃ­vel a borda de subida
            case Pre_Q is
                when "0000" => -- 0
                    Impar <= '0';
                    Count_4 <= '0';
                    Count_8 <= '0';
                when "0001" => -- 1
                    Impar <= '1';
                    Count_4 <= '0';
                    Count_8 <= '0';
                when "0010" => -- 2
                    Impar <= '0';
                    Count_4 <= '0';
                    Count_8 <= '0';
                when "0011" => -- 3
                    Impar <= '1';
                    Count_4 <= '0';
                    Count_8 <= '0';
                when "0100" => -- 4
                    Impar <= '0';
                    Count_4 <= '1';
                    Count_8 <= '0';
                when "0101" => -- 5
                    Impar <= '1';
                    Count_4 <= '0';
                    Count_8 <= '0';
                when "0110" => -- 6
                    Impar <= '0';
                    Count_4 <= '0';
                    Count_8 <= '0';
                when "0111" => -- 7
                    Impar <= '1';
                    Count_4 <= '0';
                    Count_8 <= '0';
                when "1000" => -- 8
                    Impar <= '0';
                    Count_4 <= '0';
                    Count_8 <= '1';
                    Pre_Q <= "0000";
                when others =>
                    Impar <= '0';
                    Count_4 <= '0';
                    Count_8 <= '0';
						  Pre_Q <= "0000";
            end case;
            Pre_Q <= Pre_Q + 1;
		end if;
	end process;
	
end behv;

-----------------------------------------------------