Classic Timing Analyzer report for TrafficLight
Tue Sep 08 08:46:50 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 15.586 ns                                      ; 74190:inst34|50 ; 3               ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|51 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|50 ; 74190:inst34|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.310 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|50 ; 74190:inst34|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|49 ; 74190:inst34|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|51 ; 74190:inst34|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.149 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|51 ; 74190:inst34|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.148 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|48 ; CLK        ; CLK      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.067 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|50 ; 74190:inst34|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|49 ; 74190:inst34|51 ; CLK        ; CLK      ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|49 ; 74190:inst34|49 ; CLK        ; CLK      ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|51 ; 74190:inst34|50 ; CLK        ; CLK      ; None                        ; None                      ; 0.868 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.398 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.330 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.325 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|49 ; CLK        ; CLK      ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|48 ; CLK        ; CLK      ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|50 ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To ; From Clock ;
+-------+--------------+------------+-----------------+----+------------+
; N/A   ; None         ; 15.586 ns  ; 74190:inst34|50 ; 3  ; CLK        ;
; N/A   ; None         ; 15.171 ns  ; 74190:inst34|48 ; 1  ; CLK        ;
; N/A   ; None         ; 14.772 ns  ; 74190:inst34|51 ; 4  ; CLK        ;
; N/A   ; None         ; 14.454 ns  ; 74190:inst34|49 ; 2  ; CLK        ;
; N/A   ; None         ; 7.201 ns   ; 74190:inst35|50 ; 7  ; CLK        ;
; N/A   ; None         ; 7.187 ns   ; 74190:inst35|48 ; 5  ; CLK        ;
; N/A   ; None         ; 7.183 ns   ; 74190:inst35|51 ; 8  ; CLK        ;
; N/A   ; None         ; 7.116 ns   ; 74190:inst35|49 ; 6  ; CLK        ;
+-------+--------------+------------+-----------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Sep 08 08:46:50 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74190:inst35|49" as buffer
    Info: Detected ripple clock "74190:inst35|48" as buffer
    Info: Detected gated clock "74190:inst35|40~0" as buffer
    Info: Detected ripple clock "74190:inst35|50" as buffer
    Info: Detected ripple clock "74190:inst35|51" as buffer
    Info: Detected gated clock "74190:inst35|58" as buffer
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "74190:inst34|48" and destination register "74190:inst34|51"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.315 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y5_N2; Fanout = 5; REG Node = '74190:inst34|48'
            Info: 2: + IC(0.577 ns) + CELL(0.738 ns) = 1.315 ns; Loc. = LC_X14_Y5_N3; Fanout = 4; REG Node = '74190:inst34|51'
            Info: Total cell delay = 0.738 ns ( 56.12 % )
            Info: Total interconnect delay = 0.577 ns ( 43.88 % )
        Info: - Smallest clock skew is -1.047 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 9.354 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(1.542 ns) + CELL(0.590 ns) = 3.601 ns; Loc. = LC_X1_Y18_N3; Fanout = 4; COMB Node = '74190:inst35|58'
                Info: 3: + IC(5.042 ns) + CELL(0.711 ns) = 9.354 ns; Loc. = LC_X14_Y5_N3; Fanout = 4; REG Node = '74190:inst34|51'
                Info: Total cell delay = 2.770 ns ( 29.61 % )
                Info: Total interconnect delay = 6.584 ns ( 70.39 % )
            Info: - Longest clock path from clock "CLK" to source register is 10.401 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(1.070 ns) + CELL(0.935 ns) = 3.474 ns; Loc. = LC_X1_Y18_N7; Fanout = 5; REG Node = '74190:inst35|49'
                Info: 3: + IC(0.586 ns) + CELL(0.292 ns) = 4.352 ns; Loc. = LC_X1_Y18_N2; Fanout = 1; COMB Node = '74190:inst35|40~0'
                Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.648 ns; Loc. = LC_X1_Y18_N3; Fanout = 4; COMB Node = '74190:inst35|58'
                Info: 5: + IC(5.042 ns) + CELL(0.711 ns) = 10.401 ns; Loc. = LC_X14_Y5_N2; Fanout = 5; REG Node = '74190:inst34|48'
                Info: Total cell delay = 3.521 ns ( 33.85 % )
                Info: Total interconnect delay = 6.880 ns ( 66.15 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "CLK" to destination pin "3" through register "74190:inst34|50" is 15.586 ns
    Info: + Longest clock path from clock "CLK" to source register is 10.401 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.070 ns) + CELL(0.935 ns) = 3.474 ns; Loc. = LC_X1_Y18_N7; Fanout = 5; REG Node = '74190:inst35|49'
        Info: 3: + IC(0.586 ns) + CELL(0.292 ns) = 4.352 ns; Loc. = LC_X1_Y18_N2; Fanout = 1; COMB Node = '74190:inst35|40~0'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.648 ns; Loc. = LC_X1_Y18_N3; Fanout = 4; COMB Node = '74190:inst35|58'
        Info: 5: + IC(5.042 ns) + CELL(0.711 ns) = 10.401 ns; Loc. = LC_X14_Y5_N9; Fanout = 4; REG Node = '74190:inst34|50'
        Info: Total cell delay = 3.521 ns ( 33.85 % )
        Info: Total interconnect delay = 6.880 ns ( 66.15 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.961 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y5_N9; Fanout = 4; REG Node = '74190:inst34|50'
        Info: 2: + IC(2.837 ns) + CELL(2.124 ns) = 4.961 ns; Loc. = PIN_41; Fanout = 0; PIN Node = '3'
        Info: Total cell delay = 2.124 ns ( 42.81 % )
        Info: Total interconnect delay = 2.837 ns ( 57.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Sep 08 08:46:50 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


