#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13361f4b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
C0x133610670  .class "adder_transcation" [5]
   0: "A", "b4"
   1: "B", "b4"
   2: "C_IN", "b1"
   3: "C_OUT", "b1"
   4: "F", "b4"
 ;
C0x133610e80  .class "scoreboard" [0]
 ;
S_0x133630130 .scope class, "adder_transcation" "adder_transcation" 3 1, 3 1 0, S_0x13361f4b0;
 .timescale 0 0;
S_0x1336302c0 .scope autotask, "display" "display" 3 9, 3 9 0, S_0x133630130;
 .timescale 0 0;
v0x133630480_0 .var/cobj "@";
TD_$unit.adder_transcation.display ;
    %load/obj v0x133630480_0;
    %prop/v 0;
    %pop/obj 1, 0;
    %load/obj v0x133630480_0;
    %prop/v 1;
    %pop/obj 1, 0;
    %load/obj v0x133630480_0;
    %prop/v 4;
    %pop/obj 1, 0;
    %vpi_call/w 3 10 "$display", "A=%h, B =%h, F=%h", S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {3 0 0};
    %end;
S_0x133630520 .scope autotask, "randomize" "randomize" 3 13, 3 13 0, S_0x133630130;
 .timescale 0 0;
v0x1336306f0_0 .var/cobj "@";
TD_$unit.adder_transcation.randomize ;
    %vpi_func 3 16 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %cast2;
    %pad/u 4;
    %load/obj v0x1336306f0_0;
    %store/prop/v 0, 4; Store in bool property A
    %pop/obj 1, 0;
    %vpi_func 3 17 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %cast2;
    %pad/u 4;
    %load/obj v0x1336306f0_0;
    %store/prop/v 1, 4; Store in bool property B
    %pop/obj 1, 0;
    %vpi_func 3 20 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %cast2;
    %pad/u 1;
    %load/obj v0x1336306f0_0;
    %store/prop/v 2, 1; Store in bool property C_IN
    %pop/obj 1, 0;
    %pushi/vec4 0, 0, 4;
    %load/obj v0x1336306f0_0;
    %store/prop/v 4, 4; Store in bool property F
    %pop/obj 1, 0;
    %pushi/vec4 0, 0, 1;
    %load/obj v0x1336306f0_0;
    %store/prop/v 3, 1; Store in bool property C_OUT
    %pop/obj 1, 0;
    %end;
S_0x133630790 .scope class, "scoreboard" "scoreboard" 3 30, 3 30 0, S_0x13361f4b0;
 .timescale 0 0;
S_0x133630900 .scope autofunction.vec4.s1, "calc" "calc" 3 31, 3 31 0, S_0x133630790;
 .timescale 0 0;
v0x133630ad0_0 .var/cobj "@";
; Variable calc is vec4 return value of scope S_0x133630900
v0x133630c20_0 .var "expected_value", 4 0;
v0x133630ce0_0 .var/cobj "trans";
TD_$unit.scoreboard.calc ;
    %load/obj v0x133630ce0_0;
    %prop/v 0;
    %pop/obj 1, 0;
    %pad/u 5;
    %load/obj v0x133630ce0_0;
    %prop/v 1;
    %pop/obj 1, 0;
    %pad/u 5;
    %add;
    %load/obj v0x133630ce0_0;
    %prop/v 2;
    %pop/obj 1, 0;
    %pad/u 5;
    %add;
    %store/vec4 v0x133630c20_0, 0, 5;
    %load/vec4 v0x133630c20_0;
    %cast2;
    %load/obj v0x133630ce0_0;
    %store/prop/v 4, 4; Store in bool property F
    %pop/obj 1, 0;
    %end;
S_0x13361cbf0 .scope module, "ripple_adder_4bit" "ripple_adder_4bit" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "f";
    .port_info 4 /OUTPUT 1 "c_out";
o0x138040d90 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x133633ca0_0 .net "a", 3 0, o0x138040d90;  0 drivers
o0x138040dc0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x133633d30_0 .net "b", 3 0, o0x138040dc0;  0 drivers
o0x1380403a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x133633dc0_0 .net "c_in", 0 0, o0x1380403a0;  0 drivers
v0x133633e70_0 .net "c_out", 0 0, L_0x133636ad0;  1 drivers
v0x133633f00_0 .net "c_temp", 3 0, L_0x133636850;  1 drivers
v0x133633fe0_0 .net "f", 3 0, L_0x1336367b0;  1 drivers
L_0x133634840 .part o0x138040d90, 1, 1;
L_0x133634960 .part o0x138040dc0, 1, 1;
L_0x133634a80 .part L_0x133636850, 1, 1;
L_0x1336351c0 .part o0x138040d90, 2, 1;
L_0x1336352e0 .part o0x138040dc0, 2, 1;
L_0x133635400 .part L_0x133636850, 2, 1;
L_0x133635b20 .part o0x138040d90, 3, 1;
L_0x133635c40 .part o0x138040dc0, 3, 1;
L_0x133635d60 .part L_0x133636850, 3, 1;
L_0x133636470 .part o0x138040d90, 0, 1;
L_0x133636610 .part o0x138040dc0, 0, 1;
L_0x1336367b0 .concat8 [ 1 1 1 1], L_0x133635ef0, L_0x133634270, L_0x133634bf0, L_0x133635590;
L_0x133636850 .concat8 [ 1 1 1 1], L_0x133636340, L_0x1336346f0, L_0x133635070, L_0x1336359d0;
L_0x133636ad0 .part L_0x133636850, 3, 1;
S_0x133630d80 .scope module, "fa1" "adder" 4 12, 5 1 0, S_0x13361cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133635e80 .functor XOR 1, L_0x133636470, L_0x133636610, C4<0>, C4<0>;
L_0x133635ef0 .functor XOR 1, L_0x133635e80, o0x1380403a0, C4<0>, C4<0>;
L_0x133635fe0 .functor AND 1, L_0x133636470, L_0x133636610, C4<1>, C4<1>;
L_0x1336360d0 .functor AND 1, L_0x133636610, o0x1380403a0, C4<1>, C4<1>;
L_0x133636140 .functor OR 1, L_0x133635fe0, L_0x1336360d0, C4<0>, C4<0>;
L_0x133636250 .functor AND 1, L_0x133636470, o0x1380403a0, C4<1>, C4<1>;
L_0x133636340 .functor OR 1, L_0x133636140, L_0x133636250, C4<0>, C4<0>;
v0x133631000_0 .net *"_ivl_0", 0 0, L_0x133635e80;  1 drivers
v0x1336310c0_0 .net *"_ivl_10", 0 0, L_0x133636250;  1 drivers
v0x133631170_0 .net *"_ivl_4", 0 0, L_0x133635fe0;  1 drivers
v0x133631230_0 .net *"_ivl_6", 0 0, L_0x1336360d0;  1 drivers
v0x1336312e0_0 .net *"_ivl_8", 0 0, L_0x133636140;  1 drivers
v0x1336313d0_0 .net "a", 0 0, L_0x133636470;  1 drivers
v0x133631470_0 .net "b", 0 0, L_0x133636610;  1 drivers
v0x133631510_0 .net "c_in", 0 0, o0x1380403a0;  alias, 0 drivers
v0x1336315b0_0 .net "c_out", 0 0, L_0x133636340;  1 drivers
v0x1336316c0_0 .net "s", 0 0, L_0x133635ef0;  1 drivers
S_0x1336317d0 .scope generate, "genblk1[1]" "genblk1[1]" 4 21, 4 21 0, S_0x13361cbf0;
 .timescale 0 0;
P_0x133631990 .param/l "i" 1 4 21, +C4<01>;
S_0x133631a10 .scope module, "fa_i" "adder" 4 22, 5 1 0, S_0x1336317d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1336341a0 .functor XOR 1, L_0x133634840, L_0x133634960, C4<0>, C4<0>;
L_0x133634270 .functor XOR 1, L_0x1336341a0, L_0x133634a80, C4<0>, C4<0>;
L_0x133634360 .functor AND 1, L_0x133634840, L_0x133634960, C4<1>, C4<1>;
L_0x133634490 .functor AND 1, L_0x133634960, L_0x133634a80, C4<1>, C4<1>;
L_0x133634540 .functor OR 1, L_0x133634360, L_0x133634490, C4<0>, C4<0>;
L_0x133634680 .functor AND 1, L_0x133634840, L_0x133634a80, C4<1>, C4<1>;
L_0x1336346f0 .functor OR 1, L_0x133634540, L_0x133634680, C4<0>, C4<0>;
v0x133631c50_0 .net *"_ivl_0", 0 0, L_0x1336341a0;  1 drivers
v0x133631d00_0 .net *"_ivl_10", 0 0, L_0x133634680;  1 drivers
v0x133631db0_0 .net *"_ivl_4", 0 0, L_0x133634360;  1 drivers
v0x133631e70_0 .net *"_ivl_6", 0 0, L_0x133634490;  1 drivers
v0x133631f20_0 .net *"_ivl_8", 0 0, L_0x133634540;  1 drivers
v0x133632010_0 .net "a", 0 0, L_0x133634840;  1 drivers
v0x1336320b0_0 .net "b", 0 0, L_0x133634960;  1 drivers
v0x133632150_0 .net "c_in", 0 0, L_0x133634a80;  1 drivers
v0x1336321f0_0 .net "c_out", 0 0, L_0x1336346f0;  1 drivers
v0x133632300_0 .net "s", 0 0, L_0x133634270;  1 drivers
S_0x133632410 .scope generate, "genblk1[2]" "genblk1[2]" 4 21, 4 21 0, S_0x13361cbf0;
 .timescale 0 0;
P_0x1336325d0 .param/l "i" 1 4 21, +C4<010>;
S_0x133632650 .scope module, "fa_i" "adder" 4 22, 5 1 0, S_0x133632410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133634b20 .functor XOR 1, L_0x1336351c0, L_0x1336352e0, C4<0>, C4<0>;
L_0x133634bf0 .functor XOR 1, L_0x133634b20, L_0x133635400, C4<0>, C4<0>;
L_0x133634ce0 .functor AND 1, L_0x1336351c0, L_0x1336352e0, C4<1>, C4<1>;
L_0x133634e10 .functor AND 1, L_0x1336352e0, L_0x133635400, C4<1>, C4<1>;
L_0x133634ec0 .functor OR 1, L_0x133634ce0, L_0x133634e10, C4<0>, C4<0>;
L_0x133635000 .functor AND 1, L_0x1336351c0, L_0x133635400, C4<1>, C4<1>;
L_0x133635070 .functor OR 1, L_0x133634ec0, L_0x133635000, C4<0>, C4<0>;
v0x133632890_0 .net *"_ivl_0", 0 0, L_0x133634b20;  1 drivers
v0x133632950_0 .net *"_ivl_10", 0 0, L_0x133635000;  1 drivers
v0x133632a00_0 .net *"_ivl_4", 0 0, L_0x133634ce0;  1 drivers
v0x133632ac0_0 .net *"_ivl_6", 0 0, L_0x133634e10;  1 drivers
v0x133632b70_0 .net *"_ivl_8", 0 0, L_0x133634ec0;  1 drivers
v0x133632c60_0 .net "a", 0 0, L_0x1336351c0;  1 drivers
v0x133632d00_0 .net "b", 0 0, L_0x1336352e0;  1 drivers
v0x133632da0_0 .net "c_in", 0 0, L_0x133635400;  1 drivers
v0x133632e40_0 .net "c_out", 0 0, L_0x133635070;  1 drivers
v0x133632f50_0 .net "s", 0 0, L_0x133634bf0;  1 drivers
S_0x133633060 .scope generate, "genblk1[3]" "genblk1[3]" 4 21, 4 21 0, S_0x13361cbf0;
 .timescale 0 0;
P_0x133633220 .param/l "i" 1 4 21, +C4<011>;
S_0x1336332a0 .scope module, "fa_i" "adder" 4 22, 5 1 0, S_0x133633060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133635520 .functor XOR 1, L_0x133635b20, L_0x133635c40, C4<0>, C4<0>;
L_0x133635590 .functor XOR 1, L_0x133635520, L_0x133635d60, C4<0>, C4<0>;
L_0x133635640 .functor AND 1, L_0x133635b20, L_0x133635c40, C4<1>, C4<1>;
L_0x133635770 .functor AND 1, L_0x133635c40, L_0x133635d60, C4<1>, C4<1>;
L_0x133635820 .functor OR 1, L_0x133635640, L_0x133635770, C4<0>, C4<0>;
L_0x133635960 .functor AND 1, L_0x133635b20, L_0x133635d60, C4<1>, C4<1>;
L_0x1336359d0 .functor OR 1, L_0x133635820, L_0x133635960, C4<0>, C4<0>;
v0x1336334e0_0 .net *"_ivl_0", 0 0, L_0x133635520;  1 drivers
v0x133633590_0 .net *"_ivl_10", 0 0, L_0x133635960;  1 drivers
v0x133633640_0 .net *"_ivl_4", 0 0, L_0x133635640;  1 drivers
v0x133633700_0 .net *"_ivl_6", 0 0, L_0x133635770;  1 drivers
v0x1336337b0_0 .net *"_ivl_8", 0 0, L_0x133635820;  1 drivers
v0x1336338a0_0 .net "a", 0 0, L_0x133635b20;  1 drivers
v0x133633940_0 .net "b", 0 0, L_0x133635c40;  1 drivers
v0x1336339e0_0 .net "c_in", 0 0, L_0x133635d60;  1 drivers
v0x133633a80_0 .net "c_out", 0 0, L_0x1336359d0;  1 drivers
v0x133633b90_0 .net "s", 0 0, L_0x133635590;  1 drivers
S_0x133619c10 .scope module, "tb_ripple_adder_4bit" "tb_ripple_adder_4bit" 3 41;
 .timescale 0 0;
v0x133634110_0 .var/cobj "adder_trans";
    .scope S_0x133619c10;
T_3 ;
    %new/cobj C0x133610670;
    %store/obj v0x133634110_0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %alloc S_0x133630520;
    %load/obj v0x133634110_0;
    %store/obj v0x1336306f0_0;
    %fork TD_$unit.adder_transcation.randomize, S_0x133630520;
    %join;
    %free S_0x133630520;
    %alloc S_0x1336302c0;
    %load/obj v0x133634110_0;
    %store/obj v0x133630480_0;
    %fork TD_$unit.adder_transcation.display, S_0x1336302c0;
    %join;
    %free S_0x1336302c0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/Users/bibek/Documents/Projects/ALU/hdl/tb/simple/tb_ripple_adder_4bit.sv";
    "/Users/bibek/Documents/Projects/ALU/hdl/rtl/Components/ripple_adder_4bit.sv";
    "/Users/bibek/Documents/Projects/ALU/hdl/rtl/Components/adder.sv";
