$comment
	File created using the following command:
		vcd file dsf_ALU.msim.vcd -direction
$end
$date
	Tue Jan 16 22:08:41 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module dsf_ALU_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # CarryIn $end
$var reg 2 $ operacao [1:0] $end
$var wire 1 % CarryOut $end
$var wire 1 & Result $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . Result~output_o $end
$var wire 1 / CarryOut~output_o $end
$var wire 1 0 operacao[1]~input_o $end
$var wire 1 1 operacao[0]~input_o $end
$var wire 1 2 inst|Mux1~0_combout $end
$var wire 1 3 b~input_o $end
$var wire 1 4 CarryIn~input_o $end
$var wire 1 5 inst|Mux0~0_combout $end
$var wire 1 6 inst|Mux0~1_combout $end
$var wire 1 7 inst|Out~combout $end
$var wire 1 8 a~input_o $end
$var wire 1 9 inst1|CarryOut~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
b10 $
1%
1&
x'
0(
1)
x*
1+
1,
1-
1.
1/
10
01
12
13
14
15
16
17
18
19
$end
#1000000
