package mvp6

import (
	"github.com/teivah/majorana/common/log"
	"github.com/teivah/majorana/proc/comp"
	"github.com/teivah/majorana/risc"
)

const (
	cyclesMemoryAccess            = 50
	flushCycles                   = 1
	l1ICacheLineSizeInBytes int32 = 64
)

type CPU struct {
	ctx          *risc.Context
	fetchUnit    *fetchUnit
	decodeBus    *comp.BufferedBus[int32]
	decodeUnit   *decodeUnit
	controlBus   *comp.BufferedBus[risc.InstructionRunnerPc]
	controlUnit  *controlUnit
	executeBus   *comp.BufferedBus[*risc.InstructionRunnerPc]
	executeUnits []*executeUnit
	writeBus     *comp.BufferedBus[risc.ExecutionContext]
	writeUnits   []*writeUnit
	branchUnit   *btbBranchUnit

	counterFlush int
}

func NewCPU(debug bool, memoryBytes int) *CPU {
	busSize := 2
	decodeBus := comp.NewBufferedBus[int32](busSize, busSize)
	controlBus := comp.NewBufferedBus[risc.InstructionRunnerPc](busSize, busSize)
	executeBus := comp.NewBufferedBus[*risc.InstructionRunnerPc](busSize, busSize)
	writeBus := comp.NewBufferedBus[risc.ExecutionContext](busSize, busSize)

	fu := newFetchUnit(l1ICacheLineSizeInBytes, decodeBus)
	du := newDecodeUnit(decodeBus, controlBus)
	bu := newBTBBranchUnit(4, fu, du)
	return &CPU{
		ctx:         risc.NewContext(debug, memoryBytes),
		fetchUnit:   fu,
		decodeBus:   decodeBus,
		decodeUnit:  du,
		controlBus:  controlBus,
		controlUnit: newControlUnit(controlBus, executeBus),
		executeBus:  executeBus,
		executeUnits: []*executeUnit{
			newExecuteUnit(bu, executeBus, writeBus),
			newExecuteUnit(bu, executeBus, writeBus),
		},
		writeBus: writeBus,
		writeUnits: []*writeUnit{
			newWriteUnit(writeBus),
			newWriteUnit(writeBus),
		},
		branchUnit: bu,
	}
}

func (m *CPU) Context() *risc.Context {
	return m.ctx
}

func (m *CPU) Run(app risc.Application) (int, error) {
	cycle := 0
	for {
		cycle += 1
		log.Info(m.ctx, "Cycle %d", cycle)
		m.decodeBus.Connect(cycle)
		m.controlBus.Connect(cycle)
		m.executeBus.Connect(cycle)
		m.writeBus.Connect(cycle)

		// Fetch
		m.fetchUnit.cycle(cycle, app, m.ctx)

		// Decode
		m.decodeUnit.cycle(cycle, app, m.ctx)

		// Control
		m.controlUnit.cycle(cycle, m.ctx)

		// Execute
		var (
			flush bool
			pc    int32
			ret   bool
		)
		for _, eu := range m.executeUnits {
			f, p, r, err := eu.cycle(cycle, m.ctx, app)
			if err != nil {
				return 0, err
			}
			flush = flush || f
			pc = max(pc, p)
			ret = ret || r
		}

		// Write back
		for _, wu := range m.writeUnits {
			wu.cycle(m.ctx)
		}
		log.Info(m.ctx, "\tRegisters: %v", m.ctx.Registers)

		if ret {
			log.Info(m.ctx, "\tüõë Return")
			m.counterFlush++
			cycle++
			m.writeBus.Connect(cycle)
			for !m.areWriteUnitsEmpty() || !m.writeBus.IsEmpty() {
				for _, wu := range m.writeUnits {
					wu.cycle(m.ctx)
				}
				cycle++
				m.writeBus.Connect(cycle)
			}
			return cycle, nil
		}
		if flush {
			log.Info(m.ctx, "\tÔ∏è‚ö†Ô∏è Flush to %d", pc/4)
			m.flush(pc)
			cycle += flushCycles
			continue
		}

		if m.isEmpty() {
			if m.ctx.Registers[risc.Ra] != 0 {
				m.ctx.Registers[risc.Ra] = 0
				m.fetchUnit.reset(m.ctx.Registers[risc.Ra], false)
				continue
			}
			break
		}
	}
	return cycle, nil
}

func (m *CPU) Stats() map[string]any {
	return map[string]any{
		"flush":                  m.counterFlush,
		"cu_push":                m.controlUnit.pushed.Stats(),
		"cu_pending":             m.controlUnit.pending.Stats(),
		"cu_blocked":             m.controlUnit.blocked.Stats(),
		"cu_forward":             m.controlUnit.forwarding,
		"cu_total":               m.controlUnit.total,
		"cu_cant_add":            m.controlUnit.cantAdd,
		"cu_blocked_branch":      m.controlUnit.blockedBranch,
		"cu_blocked_data_hazard": m.controlUnit.blockedDataHazard,
	}
}

func (m *CPU) flush(pc int32) {
	m.fetchUnit.flush(pc)
	m.decodeUnit.flush()
	m.controlUnit.flush()
	for _, executeUnit := range m.executeUnits {
		executeUnit.flush()
	}
	m.decodeBus.Clean()
	m.controlBus.Clean()
	m.executeBus.Clean()
	m.writeBus.Clean()
	m.ctx.Flush()
}

func (m *CPU) isEmpty() bool {
	empty := m.fetchUnit.isEmpty() &&
		m.decodeUnit.isEmpty() &&
		m.controlUnit.isEmpty() &&
		m.areWriteUnitsEmpty() &&
		m.decodeBus.IsEmpty() &&
		m.controlBus.IsEmpty() &&
		m.executeBus.IsEmpty() &&
		m.writeBus.IsEmpty()
	if !empty {
		return false
	}
	for _, eu := range m.executeUnits {
		if !eu.isEmpty() {
			return false
		}
	}
	return true
}

func (m *CPU) areWriteUnitsEmpty() bool {
	for _, wu := range m.writeUnits {
		if !wu.isEmpty() {
			return false
		}
	}
	return true
}
