[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Chisel_Tester_File_toptest/maintop.lo.fir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|wb>io_dataout"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|wb>io_datamemin"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|wb>io_ins"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_out_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_out_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_out_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_out_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_rd_enable"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_wr_enable"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_mask_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_mask_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_mask_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_mask_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_dataIn_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_dataIn_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_dataIn_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~maintop|datamemory>io_dataIn_3"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"maintop.Imem.memory",
    "fileName":"/home/shehroz/5 stage pipielining processor/src/main/scala/pipeline/inst_file.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Chisel_Tester_File_toptest"
  }
]