Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Thu Jul  6 18:55:18 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock  -name {sys_clk_Inferred} -period {1000} -waveform { 0 500}  [get_ports {sys_clk}]  -add


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT          | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| l1            | output        | D4      | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| l2            | output        | C6      | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| l3            | output        | A5      | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| l4            | output        | D6      | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| nr_a          | output        | F8      | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| nr_a_led      | output        | F3      | 1.5       | LVCMOS15       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| nr_b          | output        | E6      | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| nr_b_led      | output        | J6      | 1.5       | LVCMOS15       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| trig          | output        | E7      | 3.3       | LVTTL33        |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| a             | input         | C8      | 3.3       | LVCMOS33       |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| b             | input         | E8      | 3.3       | LVCMOS33       |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| echo_a        | input         | F7      | 3.3       | LVCMOS33       |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| echo_b        | input         | E5      | 3.3       | LVCMOS33       |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sys_clk       | input         | B5      | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sys_rst_n     | input         | G5      | 1.5       | LVCMOS15       | PULLUP         |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Clock Signal:
+---------------------------------------------------------------------------------------------------------------------+
| Port_Name     | Clk_Source_Inst     | Clk_Inst_Name      | Net_Name       | Fanout     | Constraint_To_Clk_Pad     
+---------------------------------------------------------------------------------------------------------------------+
| sys_clk       | sys_clk_ibuf        | counter_e_a[0]     | nt_sys_clk     | 118        | No Need                   
+---------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N4           | N4                  | 114        
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| N128         | N128_3             | 21         
| N142         | N142_3             | 21         
| N135         | N135_3             | 2          
| N149         | N149_3             | 2          
| N115         | N115               | 21         
| N120         | N120               | 21         
+-------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------+
| Net_Name            | Driver              | Fanout     
+---------------------------------------------------------+
| curr_state_b[0]     | curr_state_b[0]     | 27         
| curr_state_a[0]     | curr_state_a[0]     | 27         
| _N601               | N7_mux20_12         | 21         
| _N578               | N7_mux20_5          | 21         
| _N231               | N7_mux9_4           | 21         
| curr_state_a[1]     | curr_state_a[1]     | 6          
| curr_state_b[1]     | curr_state_b[1]     | 6          
| counter_t[19]       | counter_t[19]       | 5          
| counter_t[16]       | counter_t[16]       | 4          
| counter_t[0]        | counter_t[0]        | 4          
| nt_l2               | b_ibuf              | 4          
| echo_b1             | echo_b1             | 3          
| counter_t[20]       | counter_t[20]       | 3          
| counter_e_a[0]      | counter_e_a[0]      | 3          
| counter_t[18]       | counter_t[18]       | 3          
| counter_t[17]       | counter_t[17]       | 3          
| counter_t[15]       | counter_t[15]       | 3          
| counter_t[14]       | counter_t[14]       | 3          
| counter_t[13]       | counter_t[13]       | 3          
| counter_t[12]       | counter_t[12]       | 3          
| counter_t[11]       | counter_t[11]       | 3          
| counter_t[10]       | counter_t[10]       | 3          
| counter_t[9]        | counter_t[9]        | 3          
| counter_t[8]        | counter_t[8]        | 3          
| counter_t[7]        | counter_t[7]        | 3          
| counter_t[6]        | counter_t[6]        | 3          
| counter_t[5]        | counter_t[5]        | 3          
| counter_e_b[0]      | counter_e_b[0]      | 3          
| counter_t[4]        | counter_t[4]        | 3          
| counter_t[3]        | counter_t[3]        | 3          
| counter_t[2]        | counter_t[2]        | 3          
| counter_t[1]        | counter_t[1]        | 3          
| echo_a1             | echo_a1             | 3          
| counter_e_b[6]      | counter_e_b[6]      | 2          
| counter_e_b[7]      | counter_e_b[7]      | 2          
| counter_e_b[8]      | counter_e_b[8]      | 2          
| counter_e_b[9]      | counter_e_b[9]      | 2          
| counter_e_a[4]      | counter_e_a[4]      | 2          
| counter_e_a[3]      | counter_e_a[3]      | 2          
| counter_e_b[12]     | counter_e_b[12]     | 2          
| counter_e_b[13]     | counter_e_b[13]     | 2          
| counter_e_b[14]     | counter_e_b[14]     | 2          
| counter_e_b[5]      | counter_e_b[5]      | 2          
| counter_e_b[16]     | counter_e_b[16]     | 2          
| counter_e_b[17]     | counter_e_b[17]     | 2          
| counter_e_b[18]     | counter_e_b[18]     | 2          
| counter_e_b[19]     | counter_e_b[19]     | 2          
| counter_e_b[20]     | counter_e_b[20]     | 2          
| counter_e_a[2]      | counter_e_a[2]      | 2          
| counter_e_b[4]      | counter_e_b[4]      | 2          
| counter_e_b[3]      | counter_e_b[3]      | 2          
| counter_e_b[2]      | counter_e_b[2]      | 2          
| counter_e_b[1]      | counter_e_b[1]      | 2          
| counter_e_a[20]     | counter_e_a[20]     | 2          
| counter_e_a[19]     | counter_e_a[19]     | 2          
| counter_e_a[18]     | counter_e_a[18]     | 2          
| counter_e_a[17]     | counter_e_a[17]     | 2          
| counter_e_a[16]     | counter_e_a[16]     | 2          
| counter_e_a[15]     | counter_e_a[15]     | 2          
| counter_e_a[14]     | counter_e_a[14]     | 2          
| counter_e_a[13]     | counter_e_a[13]     | 2          
| counter_e_a[12]     | counter_e_a[12]     | 2          
| counter_e_a[11]     | counter_e_a[11]     | 2          
| counter_e_a[10]     | counter_e_a[10]     | 2          
| counter_e_a[1]      | counter_e_a[1]      | 2          
| counter_e_a[9]      | counter_e_a[9]      | 2          
| counter_e_a[8]      | counter_e_a[8]      | 2          
| counter_e_a[7]      | counter_e_a[7]      | 2          
| counter_e_a[6]      | counter_e_a[6]      | 2          
| N155                | N155_1              | 2          
| N152                | N152_1              | 2          
| counter_e_b[15]     | counter_e_b[15]     | 2          
| echo_a2             | echo_a2             | 2          
| counter_e_a[5]      | counter_e_a[5]      | 2          
| echo_b2             | echo_b2             | 2          
| nt_a                | a_ibuf              | 2          
| counter_e_b[10]     | counter_e_b[10]     | 2          
| nt_nr_a             | nr_a                | 2          
| nt_nr_b             | nr_b                | 2          
| counter_e_b[11]     | counter_e_b[11]     | 2          
+---------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.078125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       118|          26304|                    1
|                    LUT|       169|          17536|                    1
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        15|            240|                    7
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------+
| Type       | File Name                                               
+-----------------------------------------------------------------------+
| Input      | D:/VERILOG/flow_led/prj/synthesize/flow_led_syn.adf     
| Output     | D:/VERILOG/flow_led/prj/device_map/flow_led_map.adf     
|            | D:/VERILOG/flow_led/prj/device_map/flow_led_dmr.prt     
|            | D:/VERILOG/flow_led/prj/device_map/flow_led.dmr         
+-----------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 220,614,656 bytes
Total CPU  time to dev_map completion : 6.141 sec
Total real time to dev_map completion : 7.000 sec
