
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003230                       # Number of seconds simulated
sim_ticks                                  3229611000                       # Number of ticks simulated
final_tick                                 3229611000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 218927                       # Simulator instruction rate (inst/s)
host_op_rate                                   410703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              141733030                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734632                       # Number of bytes of host memory used
host_seconds                                    22.79                       # Real time elapsed on the host
sim_insts                                     4988592                       # Number of instructions simulated
sim_ops                                       9358509                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         154496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         825280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             979776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       154496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        154496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       101888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          101888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1592                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          47837340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         255535419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             303372759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     47837340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47837340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31548072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31548072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31548072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         47837340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        255535419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            334920831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003397752750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           94                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           94                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               32076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1483                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1592                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 978496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  100096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  979776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               101888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3229499000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.514648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.833968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.279039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2283     47.43%     47.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1293     26.86%     74.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          354      7.36%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          233      4.84%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          131      2.72%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          101      2.10%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      1.52%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      1.21%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          287      5.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4813                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     162.297872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    107.348435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    422.981528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            87     92.55%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      6.38%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.638298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.611800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     68.09%     68.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.13%     70.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     27.66%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       154496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       824000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       100096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 47837340.162638783455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255139086.410097092390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30993206.302554704249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     85714000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    475409000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  81732993000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35507.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36867.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51339819.72                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    274454250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               561123000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   76445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17951.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36701.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       302.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    303.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    10786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     191083.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17036040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9024510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                54114060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3199860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            138154890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4297920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       597672360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        36487680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        366756120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1361964240                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            421.711544                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2915357000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3731500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1509742000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     95018500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     253136250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1310782750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17428740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9240825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                55049400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4964220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         128459760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            136721910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4610400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       565878330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        30792000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        385399560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1338545145                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            414.460176                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2917836750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5883750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      54340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1596628250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     80178000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     251502250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1241078750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1278503                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1278503                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             35439                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1122515                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44863                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2180                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1122515                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             823132                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           299383                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13980                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1394516                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      379220                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1873                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           216                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      619024                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           456                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6459223                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             705137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6385267                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1278503                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             867995                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5531292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   71352                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           900                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    618875                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 11294                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6274313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.238803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4394283     70.04%     70.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   131968      2.10%     72.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    79371      1.27%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   190927      3.04%     76.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    71511      1.14%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    57695      0.92%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    45127      0.72%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    45537      0.73%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1257894     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6274313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197934                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.988550                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   563671                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3958839                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1085010                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                631117                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  35676                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11762824                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  35676                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   632480                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3292434                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18904                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1132009                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1162810                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11600446                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11536                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 172202                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21824                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 421057                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              128                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            15869928                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              28061573                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16920697                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            216968                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12915009                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2954919                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1034                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1018                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4655192                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1467002                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              415952                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             39944                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13240                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11289157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1667                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10601924                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8313                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1932314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2779887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            845                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6274313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.689735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.123833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2825971     45.04%     45.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1050471     16.74%     61.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              739235     11.78%     73.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              311652      4.97%     78.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              275972      4.40%     82.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              682030     10.87%     93.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              180178      2.87%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              127511      2.03%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               81293      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6274313                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   72950     75.46%     75.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    10      0.01%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    138      0.14%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    244      0.25%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.01%     75.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   27      0.03%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12359     12.78%     88.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9978     10.32%     99.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               710      0.73%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              253      0.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             66984      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8402713     79.26%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                11985      0.11%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                259586      2.45%     82.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5672      0.05%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1379      0.01%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8227      0.08%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18317      0.17%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17254      0.16%     82.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8525      0.08%     83.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2839      0.03%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1379550     13.01%     96.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              371084      3.50%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33444      0.32%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14353      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10601924                       # Type of FU issued
system.cpu.iq.rate                           1.641362                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       96680                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009119                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           27358680                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13028842                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10390194                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              224474                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             194436                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102948                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10519141                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112479                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           148097                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       259699                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2536                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       105447                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  35676                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  973603                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 94323                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11290824                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1240                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1467002                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               415952                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1212                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6429                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 85214                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            148                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13988                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        28483                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                42471                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10534307                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1395278                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             67617                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1774487                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1075512                       # Number of branches executed
system.cpu.iew.exec_stores                     379209                       # Number of stores executed
system.cpu.iew.exec_rate                     1.630894                       # Inst execution rate
system.cpu.iew.wb_sent                       10506703                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10493142                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8525126                       # num instructions producing a value
system.cpu.iew.wb_consumers                  13334225                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.624521                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.639342                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1932467                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             822                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             35571                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6001809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.559281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.792842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3964036     66.05%     66.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       524378      8.74%     74.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       197439      3.29%     78.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       286356      4.77%     82.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        63435      1.06%     83.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       111834      1.86%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18855      0.31%     86.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        29663      0.49%     86.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       805813     13.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6001809                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4988592                       # Number of instructions committed
system.cpu.commit.committedOps                9358509                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1517808                       # Number of memory references committed
system.cpu.commit.loads                       1207303                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1001522                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77092                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9268486                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25874                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        53745      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7515466     80.31%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10101      0.11%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           217563      2.32%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.03%     83.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.01%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.07%     83.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.13%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.14%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.07%     83.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.02%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1187182     12.69%     96.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         298130      3.19%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20121      0.22%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12375      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9358509                       # Class of committed instruction
system.cpu.commit.bw_lim_events                805813                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     16486972                       # The number of ROB reads
system.cpu.rob.rob_writes                    22856379                       # The number of ROB writes
system.cpu.timesIdled                            1576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          184910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4988592                       # Number of Instructions Simulated
system.cpu.committedOps                       9358509                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.294799                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.294799                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.772321                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.772321                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14772555                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9481506                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143860                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81428                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5758856                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4695435                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3903665                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.036370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1515059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             61100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.796383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.036370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          516                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6285112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6285112                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1149226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1149226                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       304725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         304725                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1453951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1453951                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1453951                       # number of overall hits
system.cpu.dcache.overall_hits::total         1453951                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        96268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         96268                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         5784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5784                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       102052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102052                       # number of overall misses
system.cpu.dcache.overall_misses::total        102052                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4038167000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4038167000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    340385499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    340385499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4378552499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4378552499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4378552499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4378552499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1245494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1245494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       310509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       310509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1556003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1556003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1556003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1556003                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.077293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077293                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018627                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.065586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.065586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065586                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41947.137159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41947.137159                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58849.498444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58849.498444                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42905.112090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42905.112090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42905.112090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42905.112090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28779                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               503                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.214712                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.083333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48210                       # number of writebacks
system.cpu.dcache.writebacks::total             48210                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        40941                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        40941                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        40948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40948                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40948                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55327                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5777                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5777                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        61104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        61104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61104                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1399957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1399957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    334291499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    334291499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1734248499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1734248499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1734248499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1734248499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.039270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039270                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25303.323874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25303.323874                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57865.933703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57865.933703                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28381.914425                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28381.914425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28381.914425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28381.914425                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60076                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.781633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              617983                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2952                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            209.343835                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.781633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.974183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.974183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1240694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1240694                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       615031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          615031                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       615031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           615031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       615031                       # number of overall hits
system.cpu.icache.overall_hits::total          615031                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3840                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3840                       # number of overall misses
system.cpu.icache.overall_misses::total          3840                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    272577999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    272577999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    272577999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    272577999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    272577999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    272577999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       618871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       618871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       618871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       618871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       618871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       618871                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006205                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006205                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70983.853906                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70983.853906                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70983.853906                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70983.853906                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70983.853906                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70983.853906                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2034                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.434783                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2439                       # number of writebacks
system.cpu.icache.writebacks::total              2439                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          888                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          888                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          888                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2952                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2952                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    219365500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    219365500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    219365500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    219365500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    219365500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    219365500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004770                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74310.806233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74310.806233                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74310.806233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74310.806233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74310.806233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74310.806233                       # average overall mshr miss latency
system.cpu.icache.replacements                   2439                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3930.792775                       # Cycle average of tags in use
system.l2.tags.total_refs                      126419                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16182                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.812322                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     147.494943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       512.131683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3271.166149                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.125032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.798625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.959666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3315                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2040518                       # Number of tag accesses
system.l2.tags.data_accesses                  2040518                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        48210                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48210                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2419                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              2150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2150                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                533                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         46055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46055                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  533                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48205                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 533                       # number of overall hits
system.l2.overall_hits::.cpu.data               48205                       # number of overall hits
system.l2.overall_hits::total                   48738                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data            3623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3623                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2415                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         9272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9272                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12895                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15310                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2415                       # number of overall misses
system.l2.overall_misses::.cpu.data             12895                       # number of overall misses
system.l2.overall_misses::total                 15310                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data    302198000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     302198000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    209238500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    209238500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    832891500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    832891500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    209238500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1135089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1344328000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    209238500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1135089500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1344328000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        48210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2419                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          5773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        55327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2948                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            61100                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                64048                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2948                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           61100                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               64048                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.627577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.627577                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.819199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.819199                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.167585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.167585                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.819199                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.211047                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.239039                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.819199                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.211047                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.239039                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83410.985371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83410.985371                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86641.200828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86641.200828                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89828.677739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89828.677739                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86641.200828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88025.552540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87807.184847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86641.200828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88025.552540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87807.184847                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1592                       # number of writebacks
system.l2.writebacks::total                      1592                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           101                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         3623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3623                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2414                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9272                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15309                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    265968000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    265968000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    185085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    185085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    740171500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    740171500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    185085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1006139500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1191224500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    185085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1006139500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1191224500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.627577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.627577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.167585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.167585                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.211047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.211047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239024                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73410.985371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73410.985371                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76671.499586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76671.499586                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79828.677739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79828.677739                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76671.499586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78025.552540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77812.038670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76671.499586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78025.552540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77812.038670                       # average overall mshr miss latency
system.l2.replacements                          12086                       # number of replacements
system.membus.snoop_filter.tot_requests         26429                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1592                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9524                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3623                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3623                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        41738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        41738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1081664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1081664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1081664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15313                       # Request fanout histogram
system.membus.reqLayer2.occupancy            36750500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           81833000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       126571                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        62525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1075                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1074                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3229611000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             58279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2439                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22360                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55327                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       182284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                190623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       344768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6995840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7340608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12090                       # Total snoops (count)
system.tol2bus.snoopTraffic                    102144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            76142                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014880                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75010     98.51%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1131      1.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              76142                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          113934500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4428998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          91652000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
