//--------------------------------------------------------------------------------
// Auto-generated by LiteX (ec06bf595) on 2024-12-03 14:52:00
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
// CSR Includes.
//--------------------------------------------------------------------------------

#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

#ifndef CSR_BASE
#define CSR_BASE 0x0L
#endif /* ! CSR_BASE */

//--------------------------------------------------------------------------------
// CSR Registers/Fields Definition.
//--------------------------------------------------------------------------------

/* CLK10M_MACRO_DELAY Registers */
#define CSR_CLK10M_MACRO_DELAY_BASE (CSR_BASE + 0x0L)
#define CSR_CLK10M_MACRO_DELAY_VALUE_ADDR (CSR_BASE + 0x0L)
#define CSR_CLK10M_MACRO_DELAY_VALUE_SIZE 1

/* CLK10M_MACRO_DELAY Fields */

/* IDENTIFIER_MEM Registers */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x800L)

/* IDENTIFIER_MEM Fields */

/* CLK10M_OUT_COARSE_DELAY Registers */
#define CSR_CLK10M_OUT_COARSE_DELAY_BASE (CSR_BASE + 0x1800L)
#define CSR_CLK10M_OUT_COARSE_DELAY_VALUE_ADDR (CSR_BASE + 0x1800L)
#define CSR_CLK10M_OUT_COARSE_DELAY_VALUE_SIZE 1

/* CLK10M_OUT_COARSE_DELAY Fields */

/* CLK_MEASUREMENT Registers */
#define CSR_CLK_MEASUREMENT_BASE (CSR_BASE + 0x2000L)
#define CSR_CLK_MEASUREMENT_CLK0_LATCH_ADDR (CSR_BASE + 0x2000L)
#define CSR_CLK_MEASUREMENT_CLK0_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK0_VALUE_ADDR (CSR_BASE + 0x2004L)
#define CSR_CLK_MEASUREMENT_CLK0_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK1_LATCH_ADDR (CSR_BASE + 0x200cL)
#define CSR_CLK_MEASUREMENT_CLK1_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK1_VALUE_ADDR (CSR_BASE + 0x2010L)
#define CSR_CLK_MEASUREMENT_CLK1_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK2_LATCH_ADDR (CSR_BASE + 0x2018L)
#define CSR_CLK_MEASUREMENT_CLK2_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK2_VALUE_ADDR (CSR_BASE + 0x201cL)
#define CSR_CLK_MEASUREMENT_CLK2_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK3_LATCH_ADDR (CSR_BASE + 0x2024L)
#define CSR_CLK_MEASUREMENT_CLK3_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK3_VALUE_ADDR (CSR_BASE + 0x2028L)
#define CSR_CLK_MEASUREMENT_CLK3_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK4_LATCH_ADDR (CSR_BASE + 0x2030L)
#define CSR_CLK_MEASUREMENT_CLK4_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK4_VALUE_ADDR (CSR_BASE + 0x2034L)
#define CSR_CLK_MEASUREMENT_CLK4_VALUE_SIZE 2

/* CLK_MEASUREMENT Fields */

/* CTRL Registers */
#define CSR_CTRL_BASE (CSR_BASE + 0x2800L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x2800L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x2804L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x2808L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* CTRL Fields */
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1

/* FINE_DELAY Registers */
#define CSR_FINE_DELAY_BASE (CSR_BASE + 0x3000L)
#define CSR_FINE_DELAY_CHANNEL_ADDR (CSR_BASE + 0x3000L)
#define CSR_FINE_DELAY_CHANNEL_SIZE 1
#define CSR_FINE_DELAY_VALUE_ADDR (CSR_BASE + 0x3004L)
#define CSR_FINE_DELAY_VALUE_SIZE 1

/* FINE_DELAY Fields */

/* MAIN Registers */
#define CSR_MAIN_BASE (CSR_BASE + 0x3800L)
#define CSR_MAIN_RF_OUT_PLL_SYNC_ADDR (CSR_BASE + 0x3800L)
#define CSR_MAIN_RF_OUT_PLL_SYNC_SIZE 1

/* MAIN Fields */

/* PCIE_ENDPOINT Registers */
#define CSR_PCIE_ENDPOINT_BASE (CSR_BASE + 0x4000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x4000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x4004L)
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x4008L)
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x400cL)
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x4010L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x4014L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_ENDPOINT Fields */
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_MSI Registers */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x4800L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x4800L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR (CSR_BASE + 0x4804L)
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR (CSR_BASE + 0x4808L)
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* PCIE_MSI Fields */

/* PCIE_PHY Registers */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x5004L)
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x5008L)
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x500cL)
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x5010L)
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x5014L)
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_PHY Fields */
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_DMA0 Registers */
#define CSR_PCIE_DMA0_BASE (CSR_BASE + 0x5800L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR (CSR_BASE + 0x5800L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR (CSR_BASE + 0x5804L)
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1

/* PCIE_DMA0 Fields */

/* PPS_MACRO_DELAY Registers */
#define CSR_PPS_MACRO_DELAY_BASE (CSR_BASE + 0x6000L)
#define CSR_PPS_MACRO_DELAY_VALUE_ADDR (CSR_BASE + 0x6000L)
#define CSR_PPS_MACRO_DELAY_VALUE_SIZE 1

/* PPS_MACRO_DELAY Fields */

/* PPS_OUT_COARSE_DELAY Registers */
#define CSR_PPS_OUT_COARSE_DELAY_BASE (CSR_BASE + 0x6800L)
#define CSR_PPS_OUT_COARSE_DELAY_VALUE_ADDR (CSR_BASE + 0x6800L)
#define CSR_PPS_OUT_COARSE_DELAY_VALUE_SIZE 1

/* PPS_OUT_COARSE_DELAY Fields */

/* PTM_REQUESTER Registers */
#define CSR_PTM_REQUESTER_BASE (CSR_BASE + 0x7000L)
#define CSR_PTM_REQUESTER_CONTROL_ADDR (CSR_BASE + 0x7000L)
#define CSR_PTM_REQUESTER_CONTROL_SIZE 1
#define CSR_PTM_REQUESTER_STATUS_ADDR (CSR_BASE + 0x7004L)
#define CSR_PTM_REQUESTER_STATUS_SIZE 1
#define CSR_PTM_REQUESTER_PHY_TX_DELAY_ADDR (CSR_BASE + 0x7008L)
#define CSR_PTM_REQUESTER_PHY_TX_DELAY_SIZE 1
#define CSR_PTM_REQUESTER_PHY_RX_DELAY_ADDR (CSR_BASE + 0x700cL)
#define CSR_PTM_REQUESTER_PHY_RX_DELAY_SIZE 1
#define CSR_PTM_REQUESTER_MASTER_TIME_ADDR (CSR_BASE + 0x7010L)
#define CSR_PTM_REQUESTER_MASTER_TIME_SIZE 2
#define CSR_PTM_REQUESTER_LINK_DELAY_ADDR (CSR_BASE + 0x7018L)
#define CSR_PTM_REQUESTER_LINK_DELAY_SIZE 1
#define CSR_PTM_REQUESTER_T1_TIME_ADDR (CSR_BASE + 0x701cL)
#define CSR_PTM_REQUESTER_T1_TIME_SIZE 2
#define CSR_PTM_REQUESTER_T4_TIME_ADDR (CSR_BASE + 0x7024L)
#define CSR_PTM_REQUESTER_T4_TIME_SIZE 2

/* PTM_REQUESTER Fields */
#define CSR_PTM_REQUESTER_CONTROL_ENABLE_OFFSET 0
#define CSR_PTM_REQUESTER_CONTROL_ENABLE_SIZE 1
#define CSR_PTM_REQUESTER_CONTROL_TRIGGER_OFFSET 1
#define CSR_PTM_REQUESTER_CONTROL_TRIGGER_SIZE 1
#define CSR_PTM_REQUESTER_STATUS_VALID_OFFSET 0
#define CSR_PTM_REQUESTER_STATUS_VALID_SIZE 1
#define CSR_PTM_REQUESTER_STATUS_BUSY_OFFSET 1
#define CSR_PTM_REQUESTER_STATUS_BUSY_SIZE 1

/* RF_OUT_PLL Registers */
#define CSR_RF_OUT_PLL_BASE (CSR_BASE + 0x7800L)
#define CSR_RF_OUT_PLL_CONTROL_ADDR (CSR_BASE + 0x7800L)
#define CSR_RF_OUT_PLL_CONTROL_SIZE 1
#define CSR_RF_OUT_PLL_STATUS_ADDR (CSR_BASE + 0x7804L)
#define CSR_RF_OUT_PLL_STATUS_SIZE 1
#define CSR_RF_OUT_PLL_MOSI_ADDR (CSR_BASE + 0x7808L)
#define CSR_RF_OUT_PLL_MOSI_SIZE 1
#define CSR_RF_OUT_PLL_MISO_ADDR (CSR_BASE + 0x780cL)
#define CSR_RF_OUT_PLL_MISO_SIZE 1
#define CSR_RF_OUT_PLL_CS_ADDR (CSR_BASE + 0x7810L)
#define CSR_RF_OUT_PLL_CS_SIZE 1
#define CSR_RF_OUT_PLL_LOOPBACK_ADDR (CSR_BASE + 0x7814L)
#define CSR_RF_OUT_PLL_LOOPBACK_SIZE 1

/* RF_OUT_PLL Fields */
#define CSR_RF_OUT_PLL_CONTROL_START_OFFSET 0
#define CSR_RF_OUT_PLL_CONTROL_START_SIZE 1
#define CSR_RF_OUT_PLL_CONTROL_LENGTH_OFFSET 8
#define CSR_RF_OUT_PLL_CONTROL_LENGTH_SIZE 8
#define CSR_RF_OUT_PLL_STATUS_DONE_OFFSET 0
#define CSR_RF_OUT_PLL_STATUS_DONE_SIZE 1
#define CSR_RF_OUT_PLL_STATUS_MODE_OFFSET 1
#define CSR_RF_OUT_PLL_STATUS_MODE_SIZE 1
#define CSR_RF_OUT_PLL_CS_SEL_OFFSET 0
#define CSR_RF_OUT_PLL_CS_SEL_SIZE 1
#define CSR_RF_OUT_PLL_CS_MODE_OFFSET 16
#define CSR_RF_OUT_PLL_CS_MODE_SIZE 1
#define CSR_RF_OUT_PLL_LOOPBACK_MODE_OFFSET 0
#define CSR_RF_OUT_PLL_LOOPBACK_MODE_SIZE 1

/* ETHMAC0 Registers */
#define CSR_ETHMAC0_BASE (CSR_BASE + 0x8800L)
#define CSR_ETHMAC0_SRAM_WRITER_SLOT_ADDR (CSR_BASE + 0x8800L)
#define CSR_ETHMAC0_SRAM_WRITER_SLOT_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_LENGTH_ADDR (CSR_BASE + 0x8804L)
#define CSR_ETHMAC0_SRAM_WRITER_LENGTH_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_ERRORS_ADDR (CSR_BASE + 0x8808L)
#define CSR_ETHMAC0_SRAM_WRITER_ERRORS_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_ENABLE_ADDR (CSR_BASE + 0x880cL)
#define CSR_ETHMAC0_SRAM_WRITER_ENABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_SLOTS_ADDR (CSR_BASE + 0x8810L)
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_SLOTS_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_CLEAR_ADDR (CSR_BASE + 0x8814L)
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_CLEAR_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_LENGTH_ADDR (CSR_BASE + 0x8818L)
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_LENGTH_SIZE 2
#define CSR_ETHMAC0_SRAM_WRITER_PCIE_HOST_ADDRS_ADDR (CSR_BASE + 0x8820L)
#define CSR_ETHMAC0_SRAM_WRITER_PCIE_HOST_ADDRS_SIZE 2
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_ADDR (CSR_BASE + 0x8828L)
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_ADDR (CSR_BASE + 0x882cL)
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_ADDR (CSR_BASE + 0x8830L)
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_START_ADDR (CSR_BASE + 0x8834L)
#define CSR_ETHMAC0_SRAM_READER_START_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_READY_ADDR (CSR_BASE + 0x8838L)
#define CSR_ETHMAC0_SRAM_READER_READY_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_LEVEL_ADDR (CSR_BASE + 0x883cL)
#define CSR_ETHMAC0_SRAM_READER_LEVEL_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_SLOT_ADDR (CSR_BASE + 0x8840L)
#define CSR_ETHMAC0_SRAM_READER_SLOT_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_LENGTH_ADDR (CSR_BASE + 0x8844L)
#define CSR_ETHMAC0_SRAM_READER_LENGTH_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_PCIE_HOST_ADDRS_ADDR (CSR_BASE + 0x8848L)
#define CSR_ETHMAC0_SRAM_READER_PCIE_HOST_ADDRS_SIZE 2
#define CSR_ETHMAC0_SRAM_READER_PENDING_SLOTS_ADDR (CSR_BASE + 0x8850L)
#define CSR_ETHMAC0_SRAM_READER_PENDING_SLOTS_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_PENDING_CLEAR_ADDR (CSR_BASE + 0x8854L)
#define CSR_ETHMAC0_SRAM_READER_PENDING_CLEAR_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_ADDR (CSR_BASE + 0x8858L)
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_ADDR (CSR_BASE + 0x885cL)
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_ADDR (CSR_BASE + 0x8860L)
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_SIZE 1

/* ETHMAC0 Fields */
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_AVAILABLE_OFFSET 0
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_AVAILABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_AVAILABLE_OFFSET 0
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_AVAILABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_AVAILABLE_OFFSET 0
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_AVAILABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_EVENT0_OFFSET 0
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_EVENT0_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_EVENT0_OFFSET 0
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_EVENT0_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_EVENT0_OFFSET 0
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_EVENT0_SIZE 1

/* REFCLK_PLL Registers */
#define CSR_REFCLK_PLL_BASE (CSR_BASE + 0xa000L)
#define CSR_REFCLK_PLL_RST_ADDR (CSR_BASE + 0xa000L)
#define CSR_REFCLK_PLL_RST_SIZE 1
#define CSR_REFCLK_PLL_DONE_ADDR (CSR_BASE + 0xa004L)
#define CSR_REFCLK_PLL_DONE_SIZE 1

/* REFCLK_PLL Fields */

/* REFCLK_DAC Registers */
#define CSR_REFCLK_DAC_BASE (CSR_BASE + 0xa800L)
#define CSR_REFCLK_DAC_FORCE_ADDR (CSR_BASE + 0xa800L)
#define CSR_REFCLK_DAC_FORCE_SIZE 1
#define CSR_REFCLK_DAC_LOAD_ADDR (CSR_BASE + 0xa804L)
#define CSR_REFCLK_DAC_LOAD_SIZE 1
#define CSR_REFCLK_DAC_VALUE_ADDR (CSR_BASE + 0xa808L)
#define CSR_REFCLK_DAC_VALUE_SIZE 1
#define CSR_REFCLK_DAC_CURRENT_ADDR (CSR_BASE + 0xa80cL)
#define CSR_REFCLK_DAC_CURRENT_SIZE 1

/* REFCLK_DAC Fields */

/* DMTD_DAC Registers */
#define CSR_DMTD_DAC_BASE (CSR_BASE + 0xb000L)
#define CSR_DMTD_DAC_FORCE_ADDR (CSR_BASE + 0xb000L)
#define CSR_DMTD_DAC_FORCE_SIZE 1
#define CSR_DMTD_DAC_LOAD_ADDR (CSR_BASE + 0xb004L)
#define CSR_DMTD_DAC_LOAD_SIZE 1
#define CSR_DMTD_DAC_VALUE_ADDR (CSR_BASE + 0xb008L)
#define CSR_DMTD_DAC_VALUE_SIZE 1
#define CSR_DMTD_DAC_CURRENT_ADDR (CSR_BASE + 0xb00cL)
#define CSR_DMTD_DAC_CURRENT_SIZE 1

/* DMTD_DAC Fields */

/* SYNC_IN_PLL Registers */
#define CSR_SYNC_IN_PLL_BASE (CSR_BASE + 0xe000L)
#define CSR_SYNC_IN_PLL_RST_ADDR (CSR_BASE + 0xe000L)
#define CSR_SYNC_IN_PLL_RST_SIZE 1
#define CSR_SYNC_IN_PLL_DONE_ADDR (CSR_BASE + 0xe004L)
#define CSR_SYNC_IN_PLL_DONE_SIZE 1

/* SYNC_IN_PLL Fields */

/* TIME_GENERATOR Registers */
#define CSR_TIME_GENERATOR_BASE (CSR_BASE + 0xe800L)
#define CSR_TIME_GENERATOR_CONTROL_ADDR (CSR_BASE + 0xe800L)
#define CSR_TIME_GENERATOR_CONTROL_SIZE 1
#define CSR_TIME_GENERATOR_READ_TIME_ADDR (CSR_BASE + 0xe804L)
#define CSR_TIME_GENERATOR_READ_TIME_SIZE 2
#define CSR_TIME_GENERATOR_WRITE_TIME_ADDR (CSR_BASE + 0xe80cL)
#define CSR_TIME_GENERATOR_WRITE_TIME_SIZE 2

/* TIME_GENERATOR Fields */
#define CSR_TIME_GENERATOR_CONTROL_ENABLE_OFFSET 0
#define CSR_TIME_GENERATOR_CONTROL_ENABLE_SIZE 1
#define CSR_TIME_GENERATOR_CONTROL_READ_OFFSET 1
#define CSR_TIME_GENERATOR_CONTROL_READ_SIZE 1
#define CSR_TIME_GENERATOR_CONTROL_WRITE_OFFSET 2
#define CSR_TIME_GENERATOR_CONTROL_WRITE_SIZE 1
#define CSR_TIME_GENERATOR_CONTROL_SYNC_ENABLE_OFFSET 3
#define CSR_TIME_GENERATOR_CONTROL_SYNC_ENABLE_SIZE 1

/* UART Registers */
#define CSR_UART_BASE (CSR_BASE + 0xf000L)
#define CSR_UART_CONTROL_ADDR (CSR_BASE + 0xf000L)
#define CSR_UART_CONTROL_SIZE 1
#define CSR_UART_XOVER_RXTX_ADDR (CSR_BASE + 0xf004L)
#define CSR_UART_XOVER_RXTX_SIZE 1
#define CSR_UART_XOVER_TXFULL_ADDR (CSR_BASE + 0xf008L)
#define CSR_UART_XOVER_TXFULL_SIZE 1
#define CSR_UART_XOVER_RXEMPTY_ADDR (CSR_BASE + 0xf00cL)
#define CSR_UART_XOVER_RXEMPTY_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_ADDR (CSR_BASE + 0xf010L)
#define CSR_UART_XOVER_EV_STATUS_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_ADDR (CSR_BASE + 0xf014L)
#define CSR_UART_XOVER_EV_PENDING_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_ADDR (CSR_BASE + 0xf018L)
#define CSR_UART_XOVER_EV_ENABLE_SIZE 1
#define CSR_UART_XOVER_TXEMPTY_ADDR (CSR_BASE + 0xf01cL)
#define CSR_UART_XOVER_TXEMPTY_SIZE 1
#define CSR_UART_XOVER_RXFULL_ADDR (CSR_BASE + 0xf020L)
#define CSR_UART_XOVER_RXFULL_SIZE 1

/* UART Fields */
#define CSR_UART_CONTROL_SEL_OFFSET 0
#define CSR_UART_CONTROL_SEL_SIZE 1
#define CSR_UART_CONTROL_AUTO_MODE_OFFSET 1
#define CSR_UART_CONTROL_AUTO_MODE_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_TX_OFFSET 0
#define CSR_UART_XOVER_EV_STATUS_TX_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_RX_OFFSET 1
#define CSR_UART_XOVER_EV_STATUS_RX_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_TX_OFFSET 0
#define CSR_UART_XOVER_EV_PENDING_TX_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_RX_OFFSET 1
#define CSR_UART_XOVER_EV_PENDING_RX_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_XOVER_EV_ENABLE_TX_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_XOVER_EV_ENABLE_RX_SIZE 1

#endif /* ! __GENERATED_CSR_H */
