<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn220714152905"></A><B><U><big>pn220714152905</big></U></B>
#Start recording tcl command: 7/14/2022 15:10:23
#Project Location: C:/Users/eidos/Desktop/verilog experiment/common/db/work; Project name: common
prj_project open "C:/Users/eidos/Desktop/verilog experiment/common/db/work/common.ldf"
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
#Stop recording: 7/14/2022 15:29:05



<A name="pn220714153154"></A><B><U><big>pn220714153154</big></U></B>
#Start recording tcl command: 7/14/2022 15:30:13
#Project Location: C:/Users/eidos/Desktop/verilog experiment/common/db/work; Project name: common
prj_project open "C:/Users/eidos/Desktop/verilog experiment/common/db/work/common.ldf"
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Map -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Map -impl impl1 -task MapTrace
prj_run PAR -impl impl1 -task PARTrace
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Map -impl impl1
prj_run Translate -impl impl1
#Stop recording: 7/14/2022 15:31:54



<A name="pn220714161557"></A><B><U><big>pn220714161557</big></U></B>
#Start recording tcl command: 7/14/2022 15:52:38
#Project Location: C:/Users/eidos/Desktop/verilog experiment/common/db/work; Project name: common
prj_project open "C:/Users/eidos/Desktop/verilog experiment/common/db/work/common.ldf"
#Stop recording: 7/14/2022 16:15:57



<A name="pn220714164128"></A><B><U><big>pn220714164128</big></U></B>
#Start recording tcl command: 7/14/2022 16:17:27
#Project Location: C:/Users/eidos/Desktop/verilog experiment/common/db/work; Project name: common
prj_project open "C:/Users/eidos/Desktop/verilog experiment/common/db/work/common.ldf"
pwc_command new
pgr_project open "C:/Users/eidos/Desktop/verilog experiment/common/db/work/impl1/impl1.xcf"
pgr_project close
pwc_command exit
#Stop recording: 7/14/2022 16:41:28



<A name="pn220715110527"></A><B><U><big>pn220715110527</big></U></B>
#Start recording tcl command: 7/15/2022 10:30:51
#Project Location: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work; Project name: common
prj_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/common.ldf"
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_src exclude "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/top/PWM_TEST_TOP.v"
prj_src enable "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/top/ci_stim_fpga.v"
prj_run Synthesis -impl impl1
#Stop recording: 7/15/2022 11:05:27



<A name="pn220715162056"></A><B><U><big>pn220715162056</big></U></B>
#Start recording tcl command: 7/15/2022 11:05:33
#Project Location: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work; Project name: common
prj_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/common.ldf"
prj_src enable "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/stim_cg_fsm.v"
prj_src remove "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/top/PWM_TEST_TOP.v"
prj_src enable "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/fpga_clk_modules.v"
prj_src enable "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/debounce.v"
prj_src enable "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/ci_if_cdc.v"
prj_run Synthesis -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1 -task Jedecgen
prj_run Export -impl impl1
prj_src exclude "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/ci_if_cdc.v"
prj_src exclude "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/debounce.v"
prj_src exclude "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/stim_cg_fsm.v"
prj_run Synthesis -impl impl1
prj_src exclude "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/fpga_clk_modules.v"
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_src enable "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/fpga_clk_modules.v"
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
prj_src exclude "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/design/fpga_clk_modules.v"
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run PAR -impl impl1 -task IOTiming
prj_run PAR -impl impl1 -task IOTiming
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_program run
prj_run Translate -impl impl1
pgr_project close
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
pgr_project close
prj_run Export -impl impl1
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1 -forceAll
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_program run
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_program run
prj_run Export -impl impl1
pgr_program run
prj_run Export -impl impl1
pgr_program run
prj_run Map -impl impl1
prj_run Export -impl impl1
pgr_program run
prj_run Translate -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Export -impl impl1
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
prj_run Translate -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
pgr_project close
#Stop recording: 7/15/2022 16:20:56



<A name="pn220721143834"></A><B><U><big>pn220721143834</big></U></B>
#Start recording tcl command: 7/21/2022 09:42:19
#Project Location: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work; Project name: common
prj_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/common.ldf"
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Export -impl impl1
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
prj_run Export -impl impl1
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
pgr_project close
prj_run Export -impl impl1
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_program run
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project close
#Stop recording: 7/21/2022 14:38:34



<A name="pn220721184107"></A><B><U><big>pn220721184107</big></U></B>
#Start recording tcl command: 7/21/2022 14:38:41
#Project Location: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work; Project name: common
prj_project open "C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/Project/db/work/common.ldf"
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
#Stop recording: 7/21/2022 18:41:07



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
