

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jan 07 17:39:06 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        Selbst_fir_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   36|   36|         2|          -|          -|    18|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     49|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       8|     97|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_137_p2      |     +    |      0|  0|   5|           5|           1|
    |sum3_fu_114_p2     |     +    |      0|  0|   5|           5|           3|
    |sum_fu_103_p2      |     +    |      0|  0|   5|           5|           2|
    |tmp_1_fu_130_p2    |     +    |      0|  0|  32|          32|          32|
    |exitcond_fu_97_p2  |   icmp   |      0|  0|   2|           5|           5|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  49|          52|          43|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          4|    1|          4|
    |i_reg_85         |   5|          2|    5|         10|
    |result_address0  |   5|          4|    5|         20|
    |result_address1  |   5|          3|    5|         15|
    |result_d0        |  32|          3|   32|         96|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  48|         16|   48|        145|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  3|   0|    3|          0|
    |i_reg_85   |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|result_address0  | out |    5|  ap_memory |    result    |     array    |
|result_ce0       | out |    1|  ap_memory |    result    |     array    |
|result_we0       | out |    1|  ap_memory |    result    |     array    |
|result_d0        | out |   32|  ap_memory |    result    |     array    |
|result_q0        |  in |   32|  ap_memory |    result    |     array    |
|result_address1  | out |    5|  ap_memory |    result    |     array    |
|result_ce1       | out |    1|  ap_memory |    result    |     array    |
|result_we1       | out |    1|  ap_memory |    result    |     array    |
|result_d1        | out |   32|  ap_memory |    result    |     array    |
|result_q1        |  in |   32|  ap_memory |    result    |     array    |
|n                |  in |   32|   ap_none  |       n      |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %result) nounwind, !map !0

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !6

ST_1: result_addr [1/1] 0.00ns
:2  %result_addr = getelementptr [20 x i32]* %result, i64 0, i64 0

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

ST_1: stg_8 [1/1] 2.39ns
:4  store i32 1, i32* %result_addr, align 4

ST_1: result_addr_1 [1/1] 0.00ns
:5  %result_addr_1 = getelementptr [20 x i32]* %result, i64 0, i64 1

ST_1: stg_10 [1/1] 2.39ns
:6  store i32 1, i32* %result_addr_1, align 4

ST_1: stg_11 [1/1] 1.57ns
:7  br label %1


 <State 2>: 4.11ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i5 [ 2, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 1.91ns
:1  %exitcond = icmp eq i5 %i, -12

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

ST_2: stg_15 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: sum [1/1] 1.72ns
:2  %sum = add i5 %i, -1

ST_2: sum_cast [1/1] 0.00ns
:3  %sum_cast = zext i5 %sum to i64

ST_2: result_addr_2 [1/1] 0.00ns
:4  %result_addr_2 = getelementptr [20 x i32]* %result, i64 0, i64 %sum_cast

ST_2: result_load [2/2] 2.39ns
:5  %result_load = load i32* %result_addr_2, align 4

ST_2: sum3 [1/1] 1.72ns
:6  %sum3 = add i5 %i, -2

ST_2: sum3_cast [1/1] 0.00ns
:7  %sum3_cast = zext i5 %sum3 to i64

ST_2: result_addr_3 [1/1] 0.00ns
:8  %result_addr_3 = getelementptr [20 x i32]* %result, i64 0, i64 %sum3_cast

ST_2: result_load_1 [2/2] 2.39ns
:9  %result_load_1 = load i32* %result_addr_3, align 4

ST_2: stg_24 [1/1] 0.00ns
:0  ret void


 <State 3>: 7.22ns
ST_3: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_3: tmp [1/1] 0.00ns
:1  %tmp = zext i5 %i to i64

ST_3: result_load [1/2] 2.39ns
:5  %result_load = load i32* %result_addr_2, align 4

ST_3: result_load_1 [1/2] 2.39ns
:9  %result_load_1 = load i32* %result_addr_3, align 4

ST_3: tmp_1 [1/1] 2.44ns
:10  %tmp_1 = add nsw i32 %result_load, %result_load_1

ST_3: result_addr_4 [1/1] 0.00ns
:11  %result_addr_4 = getelementptr [20 x i32]* %result, i64 0, i64 %tmp

ST_3: stg_31 [1/1] 2.39ns
:12  store i32 %tmp_1, i32* %result_addr_4, align 4

ST_3: i_1 [1/1] 1.72ns
:13  %i_1 = add i5 %i, 1

ST_3: stg_33 [1/1] 0.00ns
:14  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4         (specbitsmap      ) [ 0000]
stg_5         (specbitsmap      ) [ 0000]
result_addr   (getelementptr    ) [ 0000]
stg_7         (spectopmodule    ) [ 0000]
stg_8         (store            ) [ 0000]
result_addr_1 (getelementptr    ) [ 0000]
stg_10        (store            ) [ 0000]
stg_11        (br               ) [ 0111]
i             (phi              ) [ 0011]
exitcond      (icmp             ) [ 0011]
empty         (speclooptripcount) [ 0000]
stg_15        (br               ) [ 0000]
sum           (add              ) [ 0000]
sum_cast      (zext             ) [ 0000]
result_addr_2 (getelementptr    ) [ 0001]
sum3          (add              ) [ 0000]
sum3_cast     (zext             ) [ 0000]
result_addr_3 (getelementptr    ) [ 0001]
stg_24        (ret              ) [ 0000]
stg_25        (specloopname     ) [ 0000]
tmp           (zext             ) [ 0000]
result_load   (load             ) [ 0000]
result_load_1 (load             ) [ 0000]
tmp_1         (add              ) [ 0000]
result_addr_4 (getelementptr    ) [ 0000]
stg_31        (store            ) [ 0000]
i_1           (add              ) [ 0111]
stg_33        (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="result_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="5" slack="0"/>
<pin id="57" dir="0" index="4" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_8/1 stg_10/1 result_load/2 result_load_1/2 stg_31/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="result_addr_1_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="result_addr_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="5" slack="0"/>
<pin id="65" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_2/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="result_addr_3_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_3/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="result_addr_4_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_4/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="1"/>
<pin id="87" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="5" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exitcond_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="5" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sum_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sum_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sum3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sum3_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="result_addr_2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="result_addr_2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="result_addr_3_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="result_addr_3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="47"><net_src comp="34" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="42" pin=3"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="42" pin=3"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="101"><net_src comp="89" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="89" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="118"><net_src comp="89" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="128"><net_src comp="85" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="134"><net_src comp="42" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="42" pin="5"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="141"><net_src comp="85" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="61" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="154"><net_src comp="69" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="42" pin=3"/></net>

<net id="159"><net_src comp="137" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="89" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {1 3 }
 - Input state : 
	Port: fir : result | {2 3 }
  - Chain level:
	State 1
		stg_8 : 1
		stg_10 : 1
	State 2
		exitcond : 1
		stg_15 : 2
		sum : 1
		sum_cast : 2
		result_addr_2 : 3
		result_load : 4
		sum3 : 1
		sum3_cast : 2
		result_addr_3 : 3
		result_load_1 : 4
	State 3
		tmp_1 : 1
		result_addr_4 : 1
		stg_31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |    sum_fu_103    |    0    |    5    |
|    add   |    sum3_fu_114   |    0    |    5    |
|          |   tmp_1_fu_130   |    0    |    32   |
|          |    i_1_fu_137    |    0    |    5    |
|----------|------------------|---------|---------|
|   icmp   |  exitcond_fu_97  |    0    |    2    |
|----------|------------------|---------|---------|
|          |  sum_cast_fu_109 |    0    |    0    |
|   zext   | sum3_cast_fu_120 |    0    |    0    |
|          |    tmp_fu_125    |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    49   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_156     |    5   |
|       i_reg_85      |    5   |
|result_addr_2_reg_146|    5   |
|result_addr_3_reg_151|    5   |
+---------------------+--------+
|        Total        |   20   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_42 |  p0  |   4  |   5  |   20   ||    5    |
| grp_access_fu_42 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_42 |  p3  |   3  |   5  |   15   ||    5    |
|     i_reg_85     |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   109  ||  6.284  ||    47   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   47   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   20   |   96   |
+-----------+--------+--------+--------+
