QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 07:36:55 on Jun 10,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M
** Warning: testbench/tb.sv(5): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 3, found 0.
Optimizing 6 design-units (inlining 17/18 module instances):
-- Optimizing package alwayscomb_arrayofSVI_geninst_timescale_beginForLoop_sv_unit(fast)
-- Inlining interface I(fast__1)
-- Inlining module M(fast)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 07:36:56 on Jun 10,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
