<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='110' type='llvm::SDValue llvm::SITargetLowering::lowerIntrinsicLoad(llvm::MemSDNode * M, bool IsFormat, llvm::SelectionDAG &amp; DAG, ArrayRef&lt;llvm::SDValue&gt; Ops) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4567' ll='4600' type='llvm::SDValue llvm::SITargetLowering::lowerIntrinsicLoad(llvm::MemSDNode * M, bool IsFormat, llvm::SelectionDAG &amp; DAG, ArrayRef&lt;llvm::SDValue&gt; Ops) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6872' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6893' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
