<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-rpmos*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-RPMOS_A2">Click for *vl-1-bit-rpmos* in the Full Manual</a></h3>

<p>Primitive resistive pmos transistor.</p><p>The Verilog meaning of this module is:</p> 
 
<pre class="code">module VL_1_BIT_RPMOS (out, data, ctrl);
  output out ;
  input data ;
  input ctrl ;
  rpmos gate (out, data, ctrl) ;
endmodule</pre> 
 
<p>VL takes this as a primitive.  The <a href="VL2014____GATE-ELIM.html">gate-elim</a> transform converts 
certain <span class="v">rpmos</span> gates into instances of this module.</p> 
 
<p>ESIM has no notion of strengths and very little support for transistors, but 
this may be a convenient target for other back-end tools.  The corresponding 
<a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-NMOS_A2.html">ACL2::*esim-nmos*</a>.</p><p><b>Definition: </b>*vl-1-bit-rpmos*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-rpmos*
 (<a href="ACL2____B_A2.html">b*</a>
  ((name "VL_1_BIT_RPMOS")
   (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
   ((<a href="ACL2____MV.html">mv</a> out-expr
        out-port out-portdecl out-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
   ((<a href="ACL2____MV.html">mv</a> data-expr
        data-port data-portdecl data-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "data" :vl-input))
   ((<a href="ACL2____MV.html">mv</a> ctrl-expr
        ctrl-port ctrl-portdecl ctrl-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "ctrl" :vl-input))
   (gate
    (<a href="VL2014____MAKE-VL-GATEINST.html">make-vl-gateinst</a> :type :vl-rpmos
                      :name "gate"
                      :args (<a href="COMMON-LISP____LIST.html">list</a> (<a href="VL2014____MAKE-VL-PLAINARG.html">make-vl-plainarg</a> :expr out-expr
                                                    :dir :vl-output)
                                  (<a href="VL2014____MAKE-VL-PLAINARG.html">make-vl-plainarg</a> :expr data-expr
                                                    :dir :vl-input)
                                  (<a href="VL2014____MAKE-VL-PLAINARG.html">make-vl-plainarg</a> :expr ctrl-expr
                                                    :dir :vl-input))
                      :loc *vl-fakeloc*)))
  (<a href="ACL2____HONS-COPY.html">hons-copy</a>
       (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a>
            :name name
            :origname name
            :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port data-port ctrl-port)
            :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl
                             data-portdecl ctrl-portdecl)
            :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl data-vardecl ctrl-vardecl)
            :gateinsts (<a href="COMMON-LISP____LIST.html">list</a> gate)
            :minloc *vl-fakeloc*
            :maxloc *vl-fakeloc*
            :atts atts
            :esim acl2::*esim-pmos*))))</pre> 
 

</body>
</html>
