git clone --depth 1 --no-tags https://github.com/luchomtvn/Arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42777220
git clone --depth 1 --no-tags https://github.com/jonathanmonreal/EECS301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41693051
git clone --depth 1 --no-tags https://github.com/TannerWright/SHOUPOSCDN-Dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42741188
git clone --depth 1 --no-tags https://github.com/Twinkle0613/Verification-and-Advance-Sumulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46029704
git clone --depth 1 --no-tags https://github.com/rohpavone/ECE_352_starter_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46195291
git clone --depth 1 --no-tags https://github.com/francislinking/Verilog_Experiment_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47171969
git clone --depth 1 --no-tags https://github.com/yupferris/LedShiz1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45236530
git clone --depth 1 --no-tags https://github.com/shawntsai/MIPS_computer_organization_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40962423
git clone --depth 1 --no-tags https://github.com/nicolerey/School.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40984355
git clone --depth 1 --no-tags https://github.com/fixator/bk0010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39975412
git clone --depth 1 --no-tags https://github.com/csus-senior-design/mem_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42133234
git clone --depth 1 --no-tags https://github.com/openrtl/otl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41826763
git clone --depth 1 --no-tags https://github.com/wuerges/vlsi_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41334298
git clone --depth 1 --no-tags https://github.com/chamora/ProyectoViernesSistemasDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41808070
git clone --depth 1 --no-tags https://github.com/C-L-G/rgb-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43106953
git clone --depth 1 --no-tags https://github.com/ChrisXin/ECE224_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43462192
git clone --depth 1 --no-tags https://github.com/jbigalet/fpga-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44480592
git clone --depth 1 --no-tags https://github.com/chenyueqi/Sub-unit_CPU_ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44658301
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_mult_hd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44124869
git clone --depth 1 --no-tags https://github.com/HackLinux/interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44034791
git clone --depth 1 --no-tags https://github.com/Ninani/fpga-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45737923
git clone --depth 1 --no-tags https://github.com/cmarcond/tutorial-netfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45110895
git clone --depth 1 --no-tags https://github.com/ReinhardWasHere/MHE3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45096476
git clone --depth 1 --no-tags https://github.com/Psidium/fsm-verilog-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44929513
git clone --depth 1 --no-tags https://github.com/skyflyer94/single-cycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46565376
git clone --depth 1 --no-tags https://github.com/HackLinux/threadbrain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46198534
git clone --depth 1 --no-tags https://github.com/lucianbara/openrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46817760
git clone --depth 1 --no-tags https://github.com/EmeraldWolfram/Microprocessor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46783011
git clone --depth 1 --no-tags https://github.com/DProvinciani/mips-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47008565
git clone --depth 1 --no-tags https://github.com/xeniacjen/irst-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47309089
git clone --depth 1 --no-tags https://github.com/recorren/cpen311-lab4-paddlegame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45276983
git clone --depth 1 --no-tags https://github.com/Hotrebor/Grupo-5-Proyecto-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41758542
git clone --depth 1 --no-tags https://github.com/tnat93/Up-Down-Counter---7-segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43385088
git clone --depth 1 --no-tags https://github.com/nicktrusso/csc137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45550735
git clone --depth 1 --no-tags https://github.com/ggborges/projetohw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46154337
git clone --depth 1 --no-tags https://github.com/tjyrz/openmsp430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42388211
git clone --depth 1 --no-tags https://github.com/kkiran13/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42794220
git clone --depth 1 --no-tags https://github.com/shinichikudo1212/embeddedrobot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42930268
git clone --depth 1 --no-tags https://github.com/sphanlung/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44500530
git clone --depth 1 --no-tags https://github.com/yug095/Acoustic_Field_Localization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45235075
git clone --depth 1 --no-tags https://github.com/Wholanz/CPU-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45327588
git clone --depth 1 --no-tags https://github.com/kevintownsend/decoders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41752684
git clone --depth 1 --no-tags https://github.com/Stroodlemuffin/MIPSCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41745146
git clone --depth 1 --no-tags https://github.com/davidjabon/AXI-Peripheral-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41686596
git clone --depth 1 --no-tags https://github.com/lacj31/1_Proyecto_Ecualizador_G4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43270440
git clone --depth 1 --no-tags https://github.com/tjgray04/ECE6710_06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43974994
git clone --depth 1 --no-tags https://github.com/BogdanSorlea/pcie-compare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42439390
git clone --depth 1 --no-tags https://github.com/Efil88/Proyecto-2-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42487077
git clone --depth 1 --no-tags https://github.com/yuwen41200/digital-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43069146
git clone --depth 1 --no-tags https://github.com/osafune/CQEXT_cineraria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43179587
git clone --depth 1 --no-tags https://github.com/andrzej-r/wb_sseg_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41172410
git clone --depth 1 --no-tags https://github.com/Dorrin93/FPGAScope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44311691
git clone --depth 1 --no-tags https://github.com/theapi/de0-nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44169113
git clone --depth 1 --no-tags https://github.com/lucasengecomp/netFPGA_crypto_nic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44337740
git clone --depth 1 --no-tags https://github.com/fangxinwang/CCDN-NetFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41407873
git clone --depth 1 --no-tags https://github.com/vVvDAPPA/restart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43809904
git clone --depth 1 --no-tags https://github.com/sbikovsky/MIPSLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42618055
git clone --depth 1 --no-tags https://github.com/BamboWu/ComputerOrganization-lab07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42649410
git clone --depth 1 --no-tags https://github.com/juseus03/proyecto1arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42010070
git clone --depth 1 --no-tags https://github.com/pyth7853/VerilogLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42154090
git clone --depth 1 --no-tags https://github.com/IonizedCake/CA-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47332738
git clone --depth 1 --no-tags https://github.com/adityarajagopal/VERI-year2-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47368762
git clone --depth 1 --no-tags https://github.com/rmariusg/hamming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45503462
git clone --depth 1 --no-tags https://github.com/andrewpeck/tmb2005e_fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45505555
git clone --depth 1 --no-tags https://github.com/Tallefer/ngs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46305057
git clone --depth 1 --no-tags https://github.com/xytgeorge/EEES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45947907
git clone --depth 1 --no-tags https://github.com/scott7950/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40189078
git clone --depth 1 --no-tags https://github.com/kevintownsend/asymmetric_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40736159
git clone --depth 1 --no-tags https://github.com/thucdtran/Lab0-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43097833
git clone --depth 1 --no-tags https://github.com/ak-fau/fpga-cyclone_iv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42098404
git clone --depth 1 --no-tags https://github.com/kevuo/Gato.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42700481
git clone --depth 1 --no-tags https://github.com/AI6YP/robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41946869
git clone --depth 1 --no-tags https://github.com/open-design/max10_ftdi_sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42018929
git clone --depth 1 --no-tags https://github.com/aditya23788/cs220-galois-aig-rewriting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42388954
git clone --depth 1 --no-tags https://github.com/ykgr08/Proyecto3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43527907
git clone --depth 1 --no-tags https://github.com/l31g/capigups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45936716
git clone --depth 1 --no-tags https://github.com/j1mb0/ECE485.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46076978
git clone --depth 1 --no-tags https://github.com/Milleraj66/ECE425L_LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46098111
git clone --depth 1 --no-tags https://github.com/shangdawei/frfbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44906998
git clone --depth 1 --no-tags https://github.com/elnx/FPGA-Verilog-utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44790942
git clone --depth 1 --no-tags https://github.com/empyrion/Caches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39698356
git clone --depth 1 --no-tags https://github.com/DeanoC/ice40K-empty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40393313
git clone --depth 1 --no-tags https://github.com/ConicLabs/client_component_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41265602
git clone --depth 1 --no-tags https://github.com/MiguelAleman/alarm-clock-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46836830
git clone --depth 1 --no-tags https://github.com/recorren/cpen311-lab5-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46317464
git clone --depth 1 --no-tags https://github.com/HEATHlabs/wbmctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46311844
git clone --depth 1 --no-tags https://github.com/coolguy55/m2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46897759
git clone --depth 1 --no-tags https://github.com/zhulihenglibi/216A_version2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46748947
git clone --depth 1 --no-tags https://github.com/recorren/cpen311-lab3-VGAController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44361093
git clone --depth 1 --no-tags https://github.com/plancherb1/6.111-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45414830
git clone --depth 1 --no-tags https://github.com/Twinkle0613/barrel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46483354
git clone --depth 1 --no-tags https://github.com/shangdawei/red-tin-logic-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44908717
git clone --depth 1 --no-tags https://github.com/shangdawei/open-logic-analyzer-in-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44908727
git clone --depth 1 --no-tags https://github.com/st945306/CAPJ1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47192916
git clone --depth 1 --no-tags https://github.com/Milleraj66/ECE425L_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44648279
git clone --depth 1 --no-tags https://github.com/marcuspanje/phased_delay_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44541957
git clone --depth 1 --no-tags https://github.com/minosniu/nerf-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41295565
git clone --depth 1 --no-tags https://github.com/dpankova/drift_correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40378764
git clone --depth 1 --no-tags https://github.com/jguillenm/primer-proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40209062
