rc file Version 1.0

[Design]
COMPILE_PATH=/home/sf100212/lab-project-10gEthernetMAC/sim/verilog
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=uvm_custom_install_recording testcase tb 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
