<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_2'" level="0">
<item name = "Date">Thu Dec 12 12:28:20 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.40, 4.350, 1.27</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">279809, 1117793, 279809, 1117793, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">279808, 1117792, 17488 ~ 69862, -, -, 16, no</column>
<column name=" + Loop 1.1">17486, 69860, 1249 ~ 2495, -, -, 14 ~ 28, no</column>
<column name="  ++ Loop 1.1.1">1246, 2492, 89, -, -, 14 ~ 28, no</column>
<column name="   +++ Loop 1.1.1.1">84, 84, 28, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">24, 24, 8, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, 0, 0, 427</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 178</column>
<column name="Register">-, -, 354, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_16s_30_3_1_U23">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_fu_417_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp3_fu_329_p2">*, 0, 0, 51, 9, 6</column>
<column name="buffer_6_fu_493_p2">+, 0, 0, 23, 16, 16</column>
<column name="k_h_1_fu_359_p2">+, 0, 0, 10, 2, 1</column>
<column name="k_w_1_fu_428_p2">+, 0, 0, 10, 2, 1</column>
<column name="next_mul3_fu_258_p2">+, 0, 0, 15, 9, 9</column>
<column name="next_mul_fu_263_p2">+, 0, 0, 15, 9, 9</column>
<column name="out_d_4_fu_274_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_4_fu_310_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_4_fu_343_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp2_fu_320_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp4_fu_387_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp5_fu_438_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp6_fu_409_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp7_fu_444_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_61_fu_393_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_64_fu_453_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_66_fu_461_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_fu_403_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_63_fu_381_p2">-, 0, 0, 15, 5, 5</column>
<column name="exitcond1_fu_353_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond2_fu_338_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond3_fu_305_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond4_fu_268_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="exitcond_fu_422_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 20, 1, 20</column>
<column name="buffer6_reg_193">9, 2, 16, 32</column>
<column name="buffer_1_reg_215">9, 2, 16, 32</column>
<column name="k_h_reg_204">9, 2, 2, 4</column>
<column name="k_w_reg_227">9, 2, 2, 4</column>
<column name="out_d_reg_133">9, 2, 5, 10</column>
<column name="out_h_reg_169">9, 2, 5, 10</column>
<column name="out_w_reg_181">9, 2, 5, 10</column>
<column name="phi_mul2_reg_157">9, 2, 9, 18</column>
<column name="phi_mul_reg_145">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="bias_addr_reg_557">4, 0, 4, 0</column>
<column name="buffer6_reg_193">16, 0, 16, 0</column>
<column name="buffer_1_reg_215">16, 0, 16, 0</column>
<column name="buffer_reg_593">16, 0, 16, 0</column>
<column name="input_load_reg_679">16, 0, 16, 0</column>
<column name="k_h_1_reg_606">2, 0, 2, 0</column>
<column name="k_h_reg_204">2, 0, 2, 0</column>
<column name="k_w_1_reg_644">2, 0, 2, 0</column>
<column name="k_w_reg_227">2, 0, 2, 0</column>
<column name="kernel_0_load_reg_684">16, 0, 16, 0</column>
<column name="next_mul3_reg_539">9, 0, 9, 0</column>
<column name="next_mul_reg_544">9, 0, 9, 0</column>
<column name="out_d_4_reg_552">5, 0, 5, 0</column>
<column name="out_d_reg_133">5, 0, 5, 0</column>
<column name="out_h_4_reg_570">5, 0, 5, 0</column>
<column name="out_h_reg_169">5, 0, 5, 0</column>
<column name="out_w_4_reg_588">5, 0, 5, 0</column>
<column name="out_w_reg_181">5, 0, 5, 0</column>
<column name="p_shl_cast_reg_562">4, 0, 9, 5</column>
<column name="phi_mul2_reg_157">9, 0, 9, 0</column>
<column name="phi_mul_reg_145">9, 0, 9, 0</column>
<column name="tmp1_reg_636">14, 0, 14, 0</column>
<column name="tmp2_reg_575">9, 0, 9, 0</column>
<column name="tmp3_reg_580">14, 0, 14, 0</column>
<column name="tmp4_reg_616">5, 0, 5, 0</column>
<column name="tmp5_reg_649">5, 0, 5, 0</column>
<column name="tmp6_reg_631">9, 0, 9, 0</column>
<column name="tmp7_reg_654">5, 0, 5, 0</column>
<column name="tmp_104_cast_reg_598">5, 0, 14, 9</column>
<column name="tmp_61_reg_621">14, 0, 14, 0</column>
<column name="tmp_63_reg_611">5, 0, 5, 0</column>
<column name="tmp_64_reg_659">14, 0, 14, 0</column>
<column name="tmp_66_reg_664">9, 0, 9, 0</column>
<column name="tmp_68_reg_699">30, 0, 30, 0</column>
<column name="tmp_95_cast_reg_524">7, 0, 14, 7</column>
<column name="tmp_96_cast_reg_529">6, 0, 9, 3</column>
<column name="tmp_97_cast_reg_534">6, 0, 14, 8</column>
<column name="tmp_cast_reg_519">7, 0, 9, 2</column>
<column name="tmp_reg_626">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="input_height">in, 7, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="bias_address0">out, 4, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 16, ap_memory, bias, array</column>
<column name="kernel_0_address0">out, 8, ap_memory, kernel_0, array</column>
<column name="kernel_0_ce0">out, 1, ap_memory, kernel_0, array</column>
<column name="kernel_0_q0">in, 16, ap_memory, kernel_0, array</column>
</table>
</item>
</section>
</profile>
