// Seed: 791157858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  id_9(
      1, 1, ~id_2
  );
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    output uwire id_8,
    output supply0 id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12
  );
  wire id_13;
endmodule
