

================================================================
== Vitis HLS Report for 'toe_check_ipv4_checksum_32_s'
================================================================
* Date:           Sat Mar 18 14:38:32 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.298 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.000 ns|  16.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %subSumFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %tmp_i, void %toe_check_ipv4_checksum<32>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:375]   --->   Operation 17 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%subSumFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %subSumFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'subSumFifo_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i1024 %subSumFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'trunc' 'trunc_ln144' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'partselect' 'trunc_ln144_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 64, i32 71" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'partselect' 'trunc_ln144_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 96, i32 103" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'partselect' 'trunc_ln144_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 128, i32 135" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'partselect' 'trunc_ln144_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln144_4 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 160, i32 167" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'partselect' 'trunc_ln144_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln144_5 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 192, i32 199" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'partselect' 'trunc_ln144_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln144_6 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 224, i32 231" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'partselect' 'trunc_ln144_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln144_7 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 256, i32 263" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'partselect' 'trunc_ln144_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln144_8 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 288, i32 295" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'partselect' 'trunc_ln144_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144_9 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 320, i32 327" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'partselect' 'trunc_ln144_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln144_10 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 352, i32 359" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'trunc_ln144_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln144_11 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 384, i32 391" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'partselect' 'trunc_ln144_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln144_12 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 416, i32 423" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'partselect' 'trunc_ln144_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln144_13 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 448, i32 455" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'partselect' 'trunc_ln144_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln144_14 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 480, i32 487" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'partselect' 'trunc_ln144_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_sum_V = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 512, i32 528" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'partselect' 'tmp_sum_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_sum_V_1 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 544, i32 560" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'partselect' 'tmp_sum_V_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_sum_V_2 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 576, i32 592" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'partselect' 'tmp_sum_V_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_sum_V_3 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 608, i32 624" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'partselect' 'tmp_sum_V_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln144_15 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 640, i32 647" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'partselect' 'trunc_ln144_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln144_16 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 672, i32 679" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'partselect' 'trunc_ln144_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln144_17 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 704, i32 711" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'partselect' 'trunc_ln144_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln144_18 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 736, i32 743" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 42 'partselect' 'trunc_ln144_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln144_19 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 768, i32 775" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'partselect' 'trunc_ln144_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln144_20 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 800, i32 807" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'partselect' 'trunc_ln144_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln144_21 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 832, i32 839" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'partselect' 'trunc_ln144_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144_22 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 864, i32 871" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'partselect' 'trunc_ln144_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_23 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 896, i32 903" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'partselect' 'trunc_ln144_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln144_24 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 928, i32 935" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'partselect' 'trunc_ln144_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln144_25 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 960, i32 967" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'partselect' 'trunc_ln144_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln144_26 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 992, i32 999" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'partselect' 'trunc_ln144_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i1024 %subSumFifo_read"   --->   Operation 51 'trunc' 'trunc_ln885' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln885_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 512, i32 519"   --->   Operation 52 'partselect' 'trunc_ln885_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln885_65 = trunc i1024 %subSumFifo_read"   --->   Operation 53 'trunc' 'trunc_ln885_65' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln885_s = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 512, i32 527"   --->   Operation 54 'partselect' 'trunc_ln885_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%add_ln885 = add i17 %tmp_sum_V, i17 %trunc_ln144"   --->   Operation 55 'add' 'add_ln885' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885, i32 16"   --->   Operation 56 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln885_26 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 32, i32 47"   --->   Operation 57 'partselect' 'or_ln885_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 32, i32 48"   --->   Operation 58 'partselect' 'or_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln885_3 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 544, i32 551"   --->   Operation 59 'partselect' 'trunc_ln885_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln885_2 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 544, i32 559"   --->   Operation 60 'partselect' 'trunc_ln885_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln885_127 = add i17 %or_ln, i17 %tmp_sum_V_1"   --->   Operation 61 'add' 'add_ln885_127' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_127, i32 16"   --->   Operation 62 'bitselect' 'tmp_200' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 64, i32 79"   --->   Operation 63 'partselect' 'or_ln1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln885_1 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 64, i32 80"   --->   Operation 64 'partselect' 'or_ln885_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln885_5 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 576, i32 583"   --->   Operation 65 'partselect' 'trunc_ln885_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln885_4 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 576, i32 591"   --->   Operation 66 'partselect' 'trunc_ln885_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.79ns)   --->   "%add_ln885_128 = add i17 %or_ln885_1, i17 %tmp_sum_V_2"   --->   Operation 67 'add' 'add_ln885_128' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_128, i32 16"   --->   Operation 68 'bitselect' 'tmp_201' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln885_27 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 96, i32 111"   --->   Operation 69 'partselect' 'or_ln885_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln885_2 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 96, i32 112"   --->   Operation 70 'partselect' 'or_ln885_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln885_7 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 608, i32 615"   --->   Operation 71 'partselect' 'trunc_ln885_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln885_6 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 608, i32 623"   --->   Operation 72 'partselect' 'trunc_ln885_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln885_129 = add i17 %or_ln885_2, i17 %tmp_sum_V_3"   --->   Operation 73 'add' 'add_ln885_129' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_129, i32 16"   --->   Operation 74 'bitselect' 'tmp_202' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln885_28 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 640, i32 655"   --->   Operation 75 'partselect' 'or_ln885_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln885_3 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 640, i32 656"   --->   Operation 76 'partselect' 'or_ln885_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln885_29 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 128, i32 143"   --->   Operation 77 'partselect' 'or_ln885_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln885_4 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 128, i32 144"   --->   Operation 78 'partselect' 'or_ln885_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln885_130 = add i17 %or_ln885_4, i17 %or_ln885_3"   --->   Operation 79 'add' 'add_ln885_130' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_130, i32 16"   --->   Operation 80 'bitselect' 'tmp_203' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln885_30 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 672, i32 687"   --->   Operation 81 'partselect' 'or_ln885_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln885_5 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 672, i32 688"   --->   Operation 82 'partselect' 'or_ln885_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln885_31 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 160, i32 175"   --->   Operation 83 'partselect' 'or_ln885_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln885_6 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 160, i32 176"   --->   Operation 84 'partselect' 'or_ln885_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln885_131 = add i17 %or_ln885_6, i17 %or_ln885_5"   --->   Operation 85 'add' 'add_ln885_131' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_131, i32 16"   --->   Operation 86 'bitselect' 'tmp_204' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln885_32 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 704, i32 719"   --->   Operation 87 'partselect' 'or_ln885_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln885_7 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 704, i32 720"   --->   Operation 88 'partselect' 'or_ln885_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln885_33 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 192, i32 207"   --->   Operation 89 'partselect' 'or_ln885_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln885_8 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 192, i32 208"   --->   Operation 90 'partselect' 'or_ln885_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln885_132 = add i17 %or_ln885_8, i17 %or_ln885_7"   --->   Operation 91 'add' 'add_ln885_132' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_132, i32 16"   --->   Operation 92 'bitselect' 'tmp_205' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln885_34 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 736, i32 751"   --->   Operation 93 'partselect' 'or_ln885_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln885_9 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 736, i32 752"   --->   Operation 94 'partselect' 'or_ln885_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln885_35 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 224, i32 239"   --->   Operation 95 'partselect' 'or_ln885_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln885_s = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 224, i32 240"   --->   Operation 96 'partselect' 'or_ln885_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln885_133 = add i17 %or_ln885_s, i17 %or_ln885_9"   --->   Operation 97 'add' 'add_ln885_133' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_133, i32 16"   --->   Operation 98 'bitselect' 'tmp_206' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln885_36 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 768, i32 783"   --->   Operation 99 'partselect' 'or_ln885_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln885_10 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 768, i32 784"   --->   Operation 100 'partselect' 'or_ln885_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln885_37 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 256, i32 271"   --->   Operation 101 'partselect' 'or_ln885_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln885_11 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 256, i32 272"   --->   Operation 102 'partselect' 'or_ln885_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln885_134 = add i17 %or_ln885_11, i17 %or_ln885_10"   --->   Operation 103 'add' 'add_ln885_134' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_134, i32 16"   --->   Operation 104 'bitselect' 'tmp_207' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln885_38 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 800, i32 815"   --->   Operation 105 'partselect' 'or_ln885_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln885_12 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 800, i32 816"   --->   Operation 106 'partselect' 'or_ln885_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln885_39 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 288, i32 303"   --->   Operation 107 'partselect' 'or_ln885_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln885_13 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 288, i32 304"   --->   Operation 108 'partselect' 'or_ln885_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln885_135 = add i17 %or_ln885_13, i17 %or_ln885_12"   --->   Operation 109 'add' 'add_ln885_135' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_135, i32 16"   --->   Operation 110 'bitselect' 'tmp_208' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln885_40 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 832, i32 847"   --->   Operation 111 'partselect' 'or_ln885_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln885_14 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 832, i32 848"   --->   Operation 112 'partselect' 'or_ln885_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln885_41 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 320, i32 335"   --->   Operation 113 'partselect' 'or_ln885_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln885_15 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 320, i32 336"   --->   Operation 114 'partselect' 'or_ln885_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.79ns)   --->   "%add_ln885_136 = add i17 %or_ln885_15, i17 %or_ln885_14"   --->   Operation 115 'add' 'add_ln885_136' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_136, i32 16"   --->   Operation 116 'bitselect' 'tmp_209' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln885_42 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 864, i32 879"   --->   Operation 117 'partselect' 'or_ln885_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln885_16 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 864, i32 880"   --->   Operation 118 'partselect' 'or_ln885_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln885_43 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 352, i32 367"   --->   Operation 119 'partselect' 'or_ln885_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln885_17 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 352, i32 368"   --->   Operation 120 'partselect' 'or_ln885_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.79ns)   --->   "%add_ln885_137 = add i17 %or_ln885_17, i17 %or_ln885_16"   --->   Operation 121 'add' 'add_ln885_137' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_137, i32 16"   --->   Operation 122 'bitselect' 'tmp_210' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln885_44 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 896, i32 911"   --->   Operation 123 'partselect' 'or_ln885_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln885_18 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 896, i32 912"   --->   Operation 124 'partselect' 'or_ln885_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln885_45 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 384, i32 399"   --->   Operation 125 'partselect' 'or_ln885_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln885_19 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 384, i32 400"   --->   Operation 126 'partselect' 'or_ln885_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.79ns)   --->   "%add_ln885_138 = add i17 %or_ln885_19, i17 %or_ln885_18"   --->   Operation 127 'add' 'add_ln885_138' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_138, i32 16"   --->   Operation 128 'bitselect' 'tmp_211' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln885_46 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 928, i32 943"   --->   Operation 129 'partselect' 'or_ln885_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln885_20 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 928, i32 944"   --->   Operation 130 'partselect' 'or_ln885_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln885_47 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 416, i32 431"   --->   Operation 131 'partselect' 'or_ln885_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln885_21 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 416, i32 432"   --->   Operation 132 'partselect' 'or_ln885_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.79ns)   --->   "%add_ln885_139 = add i17 %or_ln885_21, i17 %or_ln885_20"   --->   Operation 133 'add' 'add_ln885_139' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_139, i32 16"   --->   Operation 134 'bitselect' 'tmp_212' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln885_48 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 960, i32 975"   --->   Operation 135 'partselect' 'or_ln885_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln885_22 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 960, i32 976"   --->   Operation 136 'partselect' 'or_ln885_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln885_49 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 448, i32 463"   --->   Operation 137 'partselect' 'or_ln885_49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln885_23 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 448, i32 464"   --->   Operation 138 'partselect' 'or_ln885_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.79ns)   --->   "%add_ln885_140 = add i17 %or_ln885_23, i17 %or_ln885_22"   --->   Operation 139 'add' 'add_ln885_140' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_140, i32 16"   --->   Operation 140 'bitselect' 'tmp_213' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln885_50 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 992, i32 1007"   --->   Operation 141 'partselect' 'or_ln885_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln885_24 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 992, i32 1008"   --->   Operation 142 'partselect' 'or_ln885_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln885_51 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 480, i32 495"   --->   Operation 143 'partselect' 'or_ln885_51' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln885_25 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 480, i32 496"   --->   Operation 144 'partselect' 'or_ln885_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.79ns)   --->   "%add_ln885_141 = add i17 %or_ln885_25, i17 %or_ln885_24"   --->   Operation 145 'add' 'add_ln885_141' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_141, i32 16"   --->   Operation 146 'bitselect' 'tmp_214' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i1 %tmp"   --->   Operation 147 'zext' 'zext_ln1691' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i1 %tmp"   --->   Operation 148 'zext' 'zext_ln229' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229 = add i16 %trunc_ln885_65, i16 %zext_ln1691"   --->   Operation 149 'add' 'add_ln229' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_127 = add i16 %add_ln229, i16 %trunc_ln885_s"   --->   Operation 150 'add' 'add_ln229_127' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_16 = add i8 %trunc_ln885, i8 %zext_ln229" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 151 'add' 'add_ln385_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 152 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385 = add i8 %add_ln385_16, i8 %trunc_ln885_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 152 'add' 'add_ln385' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_127, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 153 'partselect' 'trunc_ln5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1691_127 = zext i1 %tmp_200"   --->   Operation 154 'zext' 'zext_ln1691_127' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i1 %tmp_200"   --->   Operation 155 'zext' 'zext_ln229_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_130 = add i16 %trunc_ln885_2, i16 %zext_ln1691_127"   --->   Operation 156 'add' 'add_ln229_130' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_129 = add i16 %add_ln229_130, i16 %or_ln885_26"   --->   Operation 157 'add' 'add_ln229_129' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_17 = add i8 %trunc_ln885_3, i8 %zext_ln229_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 158 'add' 'add_ln385_17' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_1 = add i8 %add_ln385_17, i8 %trunc_ln144_s" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 159 'add' 'add_ln385_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln385_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_129, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 160 'partselect' 'trunc_ln385_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1691_128 = zext i1 %tmp_201"   --->   Operation 161 'zext' 'zext_ln1691_128' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i1 %tmp_201"   --->   Operation 162 'zext' 'zext_ln229_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_132 = add i16 %trunc_ln885_4, i16 %zext_ln1691_128"   --->   Operation 163 'add' 'add_ln229_132' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_131 = add i16 %add_ln229_132, i16 %or_ln1"   --->   Operation 164 'add' 'add_ln229_131' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_18 = add i8 %trunc_ln885_5, i8 %zext_ln229_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 165 'add' 'add_ln385_18' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_2 = add i8 %add_ln385_18, i8 %trunc_ln144_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 166 'add' 'add_ln385_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln385_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_131, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 167 'partselect' 'trunc_ln385_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1691_129 = zext i1 %tmp_202"   --->   Operation 168 'zext' 'zext_ln1691_129' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln229_3 = zext i1 %tmp_202"   --->   Operation 169 'zext' 'zext_ln229_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_134 = add i16 %trunc_ln885_6, i16 %zext_ln1691_129"   --->   Operation 170 'add' 'add_ln229_134' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 171 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_133 = add i16 %add_ln229_134, i16 %or_ln885_27"   --->   Operation 171 'add' 'add_ln229_133' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_19 = add i8 %trunc_ln885_7, i8 %zext_ln229_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 172 'add' 'add_ln385_19' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_3 = add i8 %add_ln385_19, i8 %trunc_ln144_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 173 'add' 'add_ln385_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln385_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_133, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 174 'partselect' 'trunc_ln385_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1691_130 = zext i1 %tmp_203"   --->   Operation 175 'zext' 'zext_ln1691_130' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln229_4 = zext i1 %tmp_203"   --->   Operation 176 'zext' 'zext_ln229_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_136 = add i16 %or_ln885_28, i16 %zext_ln1691_130"   --->   Operation 177 'add' 'add_ln229_136' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_135 = add i16 %add_ln229_136, i16 %or_ln885_29"   --->   Operation 178 'add' 'add_ln229_135' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_20 = add i8 %trunc_ln144_15, i8 %zext_ln229_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 179 'add' 'add_ln385_20' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_4 = add i8 %add_ln385_20, i8 %trunc_ln144_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 180 'add' 'add_ln385_4' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln385_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_135, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 181 'partselect' 'trunc_ln385_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1691_131 = zext i1 %tmp_204"   --->   Operation 182 'zext' 'zext_ln1691_131' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln229_5 = zext i1 %tmp_204"   --->   Operation 183 'zext' 'zext_ln229_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_138 = add i16 %or_ln885_30, i16 %zext_ln1691_131"   --->   Operation 184 'add' 'add_ln229_138' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_137 = add i16 %add_ln229_138, i16 %or_ln885_31"   --->   Operation 185 'add' 'add_ln229_137' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_21 = add i8 %trunc_ln144_16, i8 %zext_ln229_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 186 'add' 'add_ln385_21' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_5 = add i8 %add_ln385_21, i8 %trunc_ln144_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 187 'add' 'add_ln385_5' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln385_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_137, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 188 'partselect' 'trunc_ln385_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1691_132 = zext i1 %tmp_205"   --->   Operation 189 'zext' 'zext_ln1691_132' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln229_6 = zext i1 %tmp_205"   --->   Operation 190 'zext' 'zext_ln229_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_140 = add i16 %or_ln885_32, i16 %zext_ln1691_132"   --->   Operation 191 'add' 'add_ln229_140' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_139 = add i16 %add_ln229_140, i16 %or_ln885_33"   --->   Operation 192 'add' 'add_ln229_139' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_22 = add i8 %trunc_ln144_17, i8 %zext_ln229_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 193 'add' 'add_ln385_22' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 194 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_6 = add i8 %add_ln385_22, i8 %trunc_ln144_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 194 'add' 'add_ln385_6' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln385_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_139, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 195 'partselect' 'trunc_ln385_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1691_133 = zext i1 %tmp_206"   --->   Operation 196 'zext' 'zext_ln1691_133' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln229_7 = zext i1 %tmp_206"   --->   Operation 197 'zext' 'zext_ln229_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_142 = add i16 %or_ln885_34, i16 %zext_ln1691_133"   --->   Operation 198 'add' 'add_ln229_142' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_141 = add i16 %add_ln229_142, i16 %or_ln885_35"   --->   Operation 199 'add' 'add_ln229_141' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_23 = add i8 %trunc_ln144_18, i8 %zext_ln229_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 200 'add' 'add_ln385_23' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_7 = add i8 %add_ln385_23, i8 %trunc_ln144_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 201 'add' 'add_ln385_7' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln385_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_141, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 202 'partselect' 'trunc_ln385_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1691_134 = zext i1 %tmp_207"   --->   Operation 203 'zext' 'zext_ln1691_134' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln229_8 = zext i1 %tmp_207"   --->   Operation 204 'zext' 'zext_ln229_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_144 = add i16 %or_ln885_36, i16 %zext_ln1691_134"   --->   Operation 205 'add' 'add_ln229_144' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_143 = add i16 %add_ln229_144, i16 %or_ln885_37"   --->   Operation 206 'add' 'add_ln229_143' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_24 = add i8 %trunc_ln144_19, i8 %zext_ln229_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 207 'add' 'add_ln385_24' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_8 = add i8 %add_ln385_24, i8 %trunc_ln144_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 208 'add' 'add_ln385_8' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln385_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_143, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 209 'partselect' 'trunc_ln385_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1691_135 = zext i1 %tmp_208"   --->   Operation 210 'zext' 'zext_ln1691_135' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln229_9 = zext i1 %tmp_208"   --->   Operation 211 'zext' 'zext_ln229_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_146 = add i16 %or_ln885_38, i16 %zext_ln1691_135"   --->   Operation 212 'add' 'add_ln229_146' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_145 = add i16 %add_ln229_146, i16 %or_ln885_39"   --->   Operation 213 'add' 'add_ln229_145' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_25 = add i8 %trunc_ln144_20, i8 %zext_ln229_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 214 'add' 'add_ln385_25' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_9 = add i8 %add_ln385_25, i8 %trunc_ln144_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 215 'add' 'add_ln385_9' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln385_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_145, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 216 'partselect' 'trunc_ln385_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1691_136 = zext i1 %tmp_209"   --->   Operation 217 'zext' 'zext_ln1691_136' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln229_10 = zext i1 %tmp_209"   --->   Operation 218 'zext' 'zext_ln229_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_148 = add i16 %or_ln885_40, i16 %zext_ln1691_136"   --->   Operation 219 'add' 'add_ln229_148' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_147 = add i16 %add_ln229_148, i16 %or_ln885_41"   --->   Operation 220 'add' 'add_ln229_147' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_26 = add i8 %trunc_ln144_21, i8 %zext_ln229_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 221 'add' 'add_ln385_26' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_10 = add i8 %add_ln385_26, i8 %trunc_ln144_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 222 'add' 'add_ln385_10' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln385_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_147, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 223 'partselect' 'trunc_ln385_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1691_137 = zext i1 %tmp_210"   --->   Operation 224 'zext' 'zext_ln1691_137' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln229_11 = zext i1 %tmp_210"   --->   Operation 225 'zext' 'zext_ln229_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_150 = add i16 %or_ln885_42, i16 %zext_ln1691_137"   --->   Operation 226 'add' 'add_ln229_150' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_149 = add i16 %add_ln229_150, i16 %or_ln885_43"   --->   Operation 227 'add' 'add_ln229_149' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_27 = add i8 %trunc_ln144_22, i8 %zext_ln229_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 228 'add' 'add_ln385_27' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_11 = add i8 %add_ln385_27, i8 %trunc_ln144_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 229 'add' 'add_ln385_11' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln385_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_149, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 230 'partselect' 'trunc_ln385_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1691_138 = zext i1 %tmp_211"   --->   Operation 231 'zext' 'zext_ln1691_138' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln229_12 = zext i1 %tmp_211"   --->   Operation 232 'zext' 'zext_ln229_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_152 = add i16 %or_ln885_44, i16 %zext_ln1691_138"   --->   Operation 233 'add' 'add_ln229_152' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_151 = add i16 %add_ln229_152, i16 %or_ln885_45"   --->   Operation 234 'add' 'add_ln229_151' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_28 = add i8 %trunc_ln144_23, i8 %zext_ln229_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 235 'add' 'add_ln385_28' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_12 = add i8 %add_ln385_28, i8 %trunc_ln144_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 236 'add' 'add_ln385_12' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln385_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_151, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 237 'partselect' 'trunc_ln385_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1691_139 = zext i1 %tmp_212"   --->   Operation 238 'zext' 'zext_ln1691_139' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln229_13 = zext i1 %tmp_212"   --->   Operation 239 'zext' 'zext_ln229_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_154 = add i16 %or_ln885_46, i16 %zext_ln1691_139"   --->   Operation 240 'add' 'add_ln229_154' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 241 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_153 = add i16 %add_ln229_154, i16 %or_ln885_47"   --->   Operation 241 'add' 'add_ln229_153' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_29 = add i8 %trunc_ln144_24, i8 %zext_ln229_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 242 'add' 'add_ln385_29' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_13 = add i8 %add_ln385_29, i8 %trunc_ln144_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 243 'add' 'add_ln385_13' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln385_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_153, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 244 'partselect' 'trunc_ln385_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1691_140 = zext i1 %tmp_213"   --->   Operation 245 'zext' 'zext_ln1691_140' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln229_14 = zext i1 %tmp_213"   --->   Operation 246 'zext' 'zext_ln229_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_156 = add i16 %or_ln885_48, i16 %zext_ln1691_140"   --->   Operation 247 'add' 'add_ln229_156' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 248 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_155 = add i16 %add_ln229_156, i16 %or_ln885_49"   --->   Operation 248 'add' 'add_ln229_155' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_30 = add i8 %trunc_ln144_25, i8 %zext_ln229_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 249 'add' 'add_ln385_30' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_14 = add i8 %add_ln385_30, i8 %trunc_ln144_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 250 'add' 'add_ln385_14' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln385_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_155, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 251 'partselect' 'trunc_ln385_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1691_141 = zext i1 %tmp_214"   --->   Operation 252 'zext' 'zext_ln1691_141' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln229_15 = zext i1 %tmp_214"   --->   Operation 253 'zext' 'zext_ln229_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_158 = add i16 %or_ln885_50, i16 %zext_ln1691_141"   --->   Operation 254 'add' 'add_ln229_158' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_157 = add i16 %add_ln229_158, i16 %or_ln885_51"   --->   Operation 255 'add' 'add_ln229_157' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln385_31 = add i8 %trunc_ln144_26, i8 %zext_ln229_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 256 'add' 'add_ln385_31' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 257 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln385_15 = add i8 %add_ln385_31, i8 %trunc_ln144_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 257 'add' 'add_ln385_15' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln385_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_157, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385]   --->   Operation 258 'partselect' 'trunc_ln385_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_8, i8 %add_ln385_8"   --->   Operation 259 'bitconcatenate' 'tmp_22_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i16 %tmp_22_i"   --->   Operation 260 'zext' 'zext_ln885' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_23_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln5, i8 %add_ln385"   --->   Operation 261 'bitconcatenate' 'tmp_23_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln885_127 = zext i16 %tmp_23_i"   --->   Operation 262 'zext' 'zext_ln885_127' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.78ns)   --->   "%add_ln885_142 = add i17 %zext_ln885, i17 %zext_ln885_127"   --->   Operation 263 'add' 'add_ln885_142' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_142, i32 16"   --->   Operation 264 'bitselect' 'tmp_215' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1691_142 = zext i1 %tmp_215"   --->   Operation 265 'zext' 'zext_ln1691_142' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_160 = add i16 %tmp_23_i, i16 %zext_ln1691_142"   --->   Operation 266 'add' 'add_ln229_160' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_159 = add i16 %add_ln229_160, i16 %tmp_22_i"   --->   Operation 267 'add' 'add_ln229_159' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_159, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 268 'partselect' 'trunc_ln6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_24_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_9, i8 %add_ln385_9"   --->   Operation 269 'bitconcatenate' 'tmp_24_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln885_128 = zext i16 %tmp_24_i"   --->   Operation 270 'zext' 'zext_ln885_128' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_25_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_1, i8 %add_ln385_1"   --->   Operation 271 'bitconcatenate' 'tmp_25_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln885_129 = zext i16 %tmp_25_i"   --->   Operation 272 'zext' 'zext_ln885_129' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.78ns)   --->   "%add_ln885_143 = add i17 %zext_ln885_129, i17 %zext_ln885_128"   --->   Operation 273 'add' 'add_ln885_143' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_143, i32 16"   --->   Operation 274 'bitselect' 'tmp_216' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1691_143 = zext i1 %tmp_216"   --->   Operation 275 'zext' 'zext_ln1691_143' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_162 = add i16 %tmp_24_i, i16 %zext_ln1691_143"   --->   Operation 276 'add' 'add_ln229_162' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_161 = add i16 %add_ln229_162, i16 %tmp_25_i"   --->   Operation 277 'add' 'add_ln229_161' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln395_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_161, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 278 'partselect' 'trunc_ln395_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_26_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_s, i8 %add_ln385_10"   --->   Operation 279 'bitconcatenate' 'tmp_26_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln885_130 = zext i16 %tmp_26_i"   --->   Operation 280 'zext' 'zext_ln885_130' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_27_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_2, i8 %add_ln385_2"   --->   Operation 281 'bitconcatenate' 'tmp_27_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln885_131 = zext i16 %tmp_27_i"   --->   Operation 282 'zext' 'zext_ln885_131' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.78ns)   --->   "%add_ln885_144 = add i17 %zext_ln885_131, i17 %zext_ln885_130"   --->   Operation 283 'add' 'add_ln885_144' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_144, i32 16"   --->   Operation 284 'bitselect' 'tmp_217' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1691_144 = zext i1 %tmp_217"   --->   Operation 285 'zext' 'zext_ln1691_144' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_164 = add i16 %tmp_26_i, i16 %zext_ln1691_144"   --->   Operation 286 'add' 'add_ln229_164' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 287 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_163 = add i16 %add_ln229_164, i16 %tmp_27_i"   --->   Operation 287 'add' 'add_ln229_163' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln395_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_163, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 288 'partselect' 'trunc_ln395_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_28_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_10, i8 %add_ln385_11"   --->   Operation 289 'bitconcatenate' 'tmp_28_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln885_132 = zext i16 %tmp_28_i"   --->   Operation 290 'zext' 'zext_ln885_132' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_29_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_3, i8 %add_ln385_3"   --->   Operation 291 'bitconcatenate' 'tmp_29_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln885_133 = zext i16 %tmp_29_i"   --->   Operation 292 'zext' 'zext_ln885_133' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.78ns)   --->   "%add_ln885_145 = add i17 %zext_ln885_133, i17 %zext_ln885_132"   --->   Operation 293 'add' 'add_ln885_145' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_145, i32 16"   --->   Operation 294 'bitselect' 'tmp_218' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1691_145 = zext i1 %tmp_218"   --->   Operation 295 'zext' 'zext_ln1691_145' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_177 = add i16 %tmp_28_i, i16 %zext_ln1691_145"   --->   Operation 296 'add' 'add_ln229_177' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_165 = add i16 %add_ln229_177, i16 %tmp_29_i"   --->   Operation 297 'add' 'add_ln229_165' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln395_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_165, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 298 'partselect' 'trunc_ln395_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_30_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_11, i8 %add_ln385_12"   --->   Operation 299 'bitconcatenate' 'tmp_30_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln885_134 = zext i16 %tmp_30_i"   --->   Operation 300 'zext' 'zext_ln885_134' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_31_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_4, i8 %add_ln385_4"   --->   Operation 301 'bitconcatenate' 'tmp_31_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln885_135 = zext i16 %tmp_31_i"   --->   Operation 302 'zext' 'zext_ln885_135' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.78ns)   --->   "%add_ln885_146 = add i17 %zext_ln885_135, i17 %zext_ln885_134"   --->   Operation 303 'add' 'add_ln885_146' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_146, i32 16"   --->   Operation 304 'bitselect' 'tmp_219' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1691_146 = zext i1 %tmp_219"   --->   Operation 305 'zext' 'zext_ln1691_146' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_178 = add i16 %tmp_30_i, i16 %zext_ln1691_146"   --->   Operation 306 'add' 'add_ln229_178' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 307 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_166 = add i16 %add_ln229_178, i16 %tmp_31_i"   --->   Operation 307 'add' 'add_ln229_166' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_32_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_12, i8 %add_ln385_13"   --->   Operation 308 'bitconcatenate' 'tmp_32_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln885_137 = zext i16 %tmp_32_i"   --->   Operation 309 'zext' 'zext_ln885_137' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_33_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_5, i8 %add_ln385_5"   --->   Operation 310 'bitconcatenate' 'tmp_33_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln885_138 = zext i16 %tmp_33_i"   --->   Operation 311 'zext' 'zext_ln885_138' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.78ns)   --->   "%add_ln885_147 = add i17 %zext_ln885_138, i17 %zext_ln885_137"   --->   Operation 312 'add' 'add_ln885_147' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_147, i32 16"   --->   Operation 313 'bitselect' 'tmp_220' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1691_147 = zext i1 %tmp_220"   --->   Operation 314 'zext' 'zext_ln1691_147' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_179 = add i16 %tmp_32_i, i16 %zext_ln1691_147"   --->   Operation 315 'add' 'add_ln229_179' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_167 = add i16 %add_ln229_179, i16 %tmp_33_i"   --->   Operation 316 'add' 'add_ln229_167' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_34_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_13, i8 %add_ln385_14"   --->   Operation 317 'bitconcatenate' 'tmp_34_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln885_140 = zext i16 %tmp_34_i"   --->   Operation 318 'zext' 'zext_ln885_140' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_35_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_6, i8 %add_ln385_6"   --->   Operation 319 'bitconcatenate' 'tmp_35_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln885_141 = zext i16 %tmp_35_i"   --->   Operation 320 'zext' 'zext_ln885_141' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.78ns)   --->   "%add_ln885_148 = add i17 %zext_ln885_141, i17 %zext_ln885_140"   --->   Operation 321 'add' 'add_ln885_148' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_148, i32 16"   --->   Operation 322 'bitselect' 'tmp_221' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1691_148 = zext i1 %tmp_221"   --->   Operation 323 'zext' 'zext_ln1691_148' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_180 = add i16 %tmp_34_i, i16 %zext_ln1691_148"   --->   Operation 324 'add' 'add_ln229_180' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 325 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_168 = add i16 %add_ln229_180, i16 %tmp_35_i"   --->   Operation 325 'add' 'add_ln229_168' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_36_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_14, i8 %add_ln385_15"   --->   Operation 326 'bitconcatenate' 'tmp_36_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln885_143 = zext i16 %tmp_36_i"   --->   Operation 327 'zext' 'zext_ln885_143' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_37_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln385_7, i8 %add_ln385_7"   --->   Operation 328 'bitconcatenate' 'tmp_37_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln885_144 = zext i16 %tmp_37_i"   --->   Operation 329 'zext' 'zext_ln885_144' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.78ns)   --->   "%add_ln885_149 = add i17 %zext_ln885_144, i17 %zext_ln885_143"   --->   Operation 330 'add' 'add_ln885_149' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_149, i32 16"   --->   Operation 331 'bitselect' 'tmp_222' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1691_149 = zext i1 %tmp_222"   --->   Operation 332 'zext' 'zext_ln1691_149' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_181 = add i16 %tmp_36_i, i16 %zext_ln1691_149"   --->   Operation 333 'add' 'add_ln229_181' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 334 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_169 = add i16 %add_ln229_181, i16 %tmp_37_i"   --->   Operation 334 'add' 'add_ln229_169' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln229_16 = zext i1 %tmp_215"   --->   Operation 335 'zext' 'zext_ln229_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln395_4 = add i8 %add_ln385, i8 %zext_ln229_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 336 'add' 'add_ln395_4' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln395 = add i8 %add_ln395_4, i8 %add_ln385_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 337 'add' 'add_ln395' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln229_17 = zext i1 %tmp_216"   --->   Operation 338 'zext' 'zext_ln229_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln395_5 = add i8 %add_ln385_9, i8 %zext_ln229_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 339 'add' 'add_ln395_5' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln395_1 = add i8 %add_ln395_5, i8 %add_ln385_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 340 'add' 'add_ln395_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln229_18 = zext i1 %tmp_217"   --->   Operation 341 'zext' 'zext_ln229_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln395_6 = add i8 %add_ln385_10, i8 %zext_ln229_18" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 342 'add' 'add_ln395_6' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 343 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln395_2 = add i8 %add_ln395_6, i8 %add_ln385_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 343 'add' 'add_ln395_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln229_19 = zext i1 %tmp_218"   --->   Operation 344 'zext' 'zext_ln229_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln395_7 = add i8 %add_ln385_11, i8 %zext_ln229_19" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 345 'add' 'add_ln395_7' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln395_3 = add i8 %add_ln395_7, i8 %add_ln385_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395]   --->   Operation 346 'add' 'add_ln395_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln885_136 = zext i16 %add_ln229_166"   --->   Operation 347 'zext' 'zext_ln885_136' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln885_139 = zext i16 %add_ln229_167"   --->   Operation 348 'zext' 'zext_ln885_139' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln885_142 = zext i16 %add_ln229_168"   --->   Operation 349 'zext' 'zext_ln885_142' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln885_145 = zext i16 %add_ln229_169"   --->   Operation 350 'zext' 'zext_ln885_145' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_38_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln6, i8 %add_ln395"   --->   Operation 351 'bitconcatenate' 'tmp_38_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln885_146 = zext i16 %tmp_38_i"   --->   Operation 352 'zext' 'zext_ln885_146' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.78ns)   --->   "%add_ln885_150 = add i17 %zext_ln885_146, i17 %zext_ln885_136"   --->   Operation 353 'add' 'add_ln885_150' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_150, i32 16"   --->   Operation 354 'bitselect' 'tmp_223' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1691_150 = zext i1 %tmp_223"   --->   Operation 355 'zext' 'zext_ln1691_150' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_182 = add i16 %add_ln229_166, i16 %zext_ln1691_150"   --->   Operation 356 'add' 'add_ln229_182' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_170 = add i16 %add_ln229_182, i16 %tmp_38_i"   --->   Operation 357 'add' 'add_ln229_170' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_39_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln395_1, i8 %add_ln395_1"   --->   Operation 358 'bitconcatenate' 'tmp_39_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln885_148 = zext i16 %tmp_39_i"   --->   Operation 359 'zext' 'zext_ln885_148' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.78ns)   --->   "%add_ln885_151 = add i17 %zext_ln885_148, i17 %zext_ln885_139"   --->   Operation 360 'add' 'add_ln885_151' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_151, i32 16"   --->   Operation 361 'bitselect' 'tmp_224' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1691_151 = zext i1 %tmp_224"   --->   Operation 362 'zext' 'zext_ln1691_151' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_183 = add i16 %add_ln229_167, i16 %zext_ln1691_151"   --->   Operation 363 'add' 'add_ln229_183' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 364 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_171 = add i16 %add_ln229_183, i16 %tmp_39_i"   --->   Operation 364 'add' 'add_ln229_171' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_40_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln395_2, i8 %add_ln395_2"   --->   Operation 365 'bitconcatenate' 'tmp_40_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln885_150 = zext i16 %tmp_40_i"   --->   Operation 366 'zext' 'zext_ln885_150' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.78ns)   --->   "%add_ln885_152 = add i17 %zext_ln885_150, i17 %zext_ln885_142"   --->   Operation 367 'add' 'add_ln885_152' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_152, i32 16"   --->   Operation 368 'bitselect' 'tmp_225' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1691_152 = zext i1 %tmp_225"   --->   Operation 369 'zext' 'zext_ln1691_152' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_184 = add i16 %add_ln229_168, i16 %zext_ln1691_152"   --->   Operation 370 'add' 'add_ln229_184' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 371 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_172 = add i16 %add_ln229_184, i16 %tmp_40_i"   --->   Operation 371 'add' 'add_ln229_172' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_41_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln395_3, i8 %add_ln395_3"   --->   Operation 372 'bitconcatenate' 'tmp_41_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln885_152 = zext i16 %tmp_41_i"   --->   Operation 373 'zext' 'zext_ln885_152' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.78ns)   --->   "%add_ln885_153 = add i17 %zext_ln885_152, i17 %zext_ln885_145"   --->   Operation 374 'add' 'add_ln885_153' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_153, i32 16"   --->   Operation 375 'bitselect' 'tmp_226' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1691_153 = zext i1 %tmp_226"   --->   Operation 376 'zext' 'zext_ln1691_153' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_185 = add i16 %add_ln229_169, i16 %zext_ln1691_153"   --->   Operation 377 'add' 'add_ln229_185' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 378 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_173 = add i16 %add_ln229_185, i16 %tmp_41_i"   --->   Operation 378 'add' 'add_ln229_173' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.46>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln885_147 = zext i16 %add_ln229_170"   --->   Operation 379 'zext' 'zext_ln885_147' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln885_149 = zext i16 %add_ln229_171"   --->   Operation 380 'zext' 'zext_ln885_149' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln885_151 = zext i16 %add_ln229_172"   --->   Operation 381 'zext' 'zext_ln885_151' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln885_153 = zext i16 %add_ln229_173"   --->   Operation 382 'zext' 'zext_ln885_153' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.78ns)   --->   "%add_ln885_154 = add i17 %zext_ln885_151, i17 %zext_ln885_147"   --->   Operation 383 'add' 'add_ln885_154' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.78ns)   --->   "%add_ln885_155 = add i17 %zext_ln885_153, i17 %zext_ln885_149"   --->   Operation 384 'add' 'add_ln885_155' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_154, i32 16"   --->   Operation 385 'bitselect' 'tmp_227' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1691_154 = zext i1 %tmp_227"   --->   Operation 386 'zext' 'zext_ln1691_154' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_186 = add i16 %add_ln229_170, i16 %zext_ln1691_154"   --->   Operation 387 'add' 'add_ln229_186' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_174 = add i16 %add_ln229_186, i16 %add_ln229_172"   --->   Operation 388 'add' 'add_ln229_174' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_155, i32 16"   --->   Operation 389 'bitselect' 'tmp_228' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1691_156 = zext i1 %tmp_228"   --->   Operation 390 'zext' 'zext_ln1691_156' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_187 = add i16 %add_ln229_171, i16 %zext_ln1691_156"   --->   Operation 391 'add' 'add_ln229_187' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_175 = add i16 %add_ln229_187, i16 %add_ln229_173"   --->   Operation 392 'add' 'add_ln229_175' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1691_155 = zext i16 %add_ln229_174"   --->   Operation 393 'zext' 'zext_ln1691_155' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln885_154 = zext i16 %add_ln229_175"   --->   Operation 394 'zext' 'zext_ln885_154' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.78ns)   --->   "%add_ln885_156 = add i17 %zext_ln885_154, i17 %zext_ln1691_155"   --->   Operation 395 'add' 'add_ln885_156' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_156, i32 16"   --->   Operation 396 'bitselect' 'tmp_229' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1691_157 = zext i1 %tmp_229"   --->   Operation 397 'zext' 'zext_ln1691_157' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_188 = add i16 %add_ln229_174, i16 %zext_ln1691_157"   --->   Operation 398 'add' 'add_ln229_188' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 399 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_176 = add i16 %add_ln229_188, i16 %add_ln229_175"   --->   Operation 399 'add' 'add_ln229_176' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 400 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %add_ln229_176, i16 65535"   --->   Operation 400 'icmp' 'icmp_ln1064' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 401 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %rxEng_checksumValidFifo, i1 %icmp_ln1064" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 401 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln419 = br void %toe_check_ipv4_checksum<32>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:419]   --->   Operation 402 'br' 'br_ln419' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 403 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	fifo read operation ('subSumFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'subSumFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [15]  (1.17 ns)
	'add' operation ('add_ln885') [52]  (0.791 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln385_16', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385) [58]  (0 ns)
	'add' operation ('add_ln385', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:385) [59]  (0.838 ns)
	'add' operation ('add_ln885_142') [260]  (0.785 ns)
	'add' operation ('add_ln229_160') [264]  (0 ns)
	'add' operation ('add_ln229_159') [265]  (0.675 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln395_4', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395) [266]  (0 ns)
	'add' operation ('add_ln395', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:395) [267]  (0.838 ns)
	'add' operation ('add_ln885_150') [350]  (0.785 ns)
	'add' operation ('add_ln229_182') [353]  (0 ns)
	'add' operation ('add_ln229_170') [354]  (0.675 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	'add' operation ('add_ln885_154') [380]  (0.785 ns)
	'add' operation ('add_ln229_186') [384]  (0 ns)
	'add' operation ('add_ln229_174') [385]  (0.675 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln885_156') [392]  (0.785 ns)
	'add' operation ('add_ln229_188') [395]  (0 ns)
	'add' operation ('add_ln229_176') [396]  (0.675 ns)
	'icmp' operation ('icmp_ln1064') [397]  (0.676 ns)

 <State 6>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rxEng_checksumValidFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [398]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
