ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB146:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "memorymap.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MPU_Config(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE END 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  75:Core/Src/main.c ****   MPU_Config();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  80:Core/Src/main.c ****   HAL_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Configure the system clock */
  87:Core/Src/main.c ****   SystemClock_Config();
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize all configured peripherals */
  94:Core/Src/main.c ****   MX_GPIO_Init();
  95:Core/Src/main.c ****   MX_TIM1_Init();
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Infinite loop */
 101:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 102:Core/Src/main.c ****   while (1)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     __HAL_TIM_SET_COUNTER(&htim1,0);
 105:Core/Src/main.c ****     __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_CC1);
 106:Core/Src/main.c ****     __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_CC2);
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_1);
 109:Core/Src/main.c ****     HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 112:Core/Src/main.c ****     // 延时10微秒，确保触发脉冲宽度
 113:Core/Src/main.c ****     for(uint32_t i =0; i<10; i++); // 简单延时，或用HAL_Delay/自定义us延时
 114:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****     uint8_t success = 0;
 117:Core/Src/main.c ****     uint32_t expireTime = HAL_GetTick() + 50; 
 118:Core/Src/main.c ****     while(expireTime > HAL_GetTick())
 119:Core/Src/main.c ****     {
 120:Core/Src/main.c ****       uint32_t cc1Flag = __HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_CC1);
 121:Core/Src/main.c ****       uint32_t cc2Flag = __HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_CC2);
 122:Core/Src/main.c ****       if(cc1Flag && cc2Flag)
 123:Core/Src/main.c ****       {
 124:Core/Src/main.c ****         success = 1; 
 125:Core/Src/main.c ****         break;
 126:Core/Src/main.c ****       }
 127:Core/Src/main.c ****     }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****     HAL_TIM_IC_Stop(&htim1, TIM_CHANNEL_1);
 130:Core/Src/main.c ****     HAL_TIM_IC_Stop(&htim1, TIM_CHANNEL_2);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****     if(success==1)
 133:Core/Src/main.c ****     {
 134:Core/Src/main.c ****       uint32_t ccr1 = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1);
 135:Core/Src/main.c ****       uint32_t ccr2 = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2);  
 136:Core/Src/main.c ****       float pulseWidth = (ccr2 - ccr1) * 1e-6f; // 1MHz定时器，每个计数1us
 137:Core/Src/main.c ****       float distance = pulseWidth * 343.0f / 2.0f;
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****       if(distance < 0.2)
 140:Core/Src/main.c ****       {
 141:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 142:Core/Src/main.c ****       }
 143:Core/Src/main.c ****       else
 144:Core/Src/main.c ****       {
 145:Core/Src/main.c ****         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 146:Core/Src/main.c ****       }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 4


 147:Core/Src/main.c ****     }
 148:Core/Src/main.c ****     /* USER CODE END WHILE */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   /* USER CODE END 3 */
 153:Core/Src/main.c **** }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /**
 156:Core/Src/main.c ****   * @brief System Clock Configuration
 157:Core/Src/main.c ****   * @retval None
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c **** void SystemClock_Config(void)
 160:Core/Src/main.c **** {
 161:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Supply configuration update enable
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 175:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV8;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 197:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 202:Core/Src/main.c ****   }
 203:Core/Src/main.c **** }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 5


 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** /* USER CODE END 4 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****  /* MPU Configuration */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** void MPU_Config(void)
 212:Core/Src/main.c **** {
  27              		.loc 1 212 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
 213:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  40              		.loc 1 213 3 view .LVU1
  41              		.loc 1 213 26 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0094     		str	r4, [sp]
  44 0008 0194     		str	r4, [sp, #4]
  45 000a 0294     		str	r4, [sp, #8]
  46 000c 0394     		str	r4, [sp, #12]
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* Disables the MPU */
 216:Core/Src/main.c ****   HAL_MPU_Disable();
  47              		.loc 1 216 3 is_stmt 1 view .LVU3
  48 000e FFF7FEFF 		bl	HAL_MPU_Disable
  49              	.LVL0:
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  50              		.loc 1 220 3 view .LVU4
  51              		.loc 1 220 25 is_stmt 0 view .LVU5
  52 0012 0123     		movs	r3, #1
  53 0014 8DF80030 		strb	r3, [sp]
 221:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  54              		.loc 1 221 3 is_stmt 1 view .LVU6
  55              		.loc 1 221 25 is_stmt 0 view .LVU7
  56 0018 8DF80140 		strb	r4, [sp, #1]
 222:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  57              		.loc 1 222 3 is_stmt 1 view .LVU8
  58              		.loc 1 222 30 is_stmt 0 view .LVU9
  59 001c 0194     		str	r4, [sp, #4]
 223:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  60              		.loc 1 223 3 is_stmt 1 view .LVU10
  61              		.loc 1 223 23 is_stmt 0 view .LVU11
  62 001e 1F22     		movs	r2, #31
  63 0020 8DF80820 		strb	r2, [sp, #8]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 6


 224:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  64              		.loc 1 224 3 is_stmt 1 view .LVU12
  65              		.loc 1 224 35 is_stmt 0 view .LVU13
  66 0024 8722     		movs	r2, #135
  67 0026 8DF80920 		strb	r2, [sp, #9]
 225:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  68              		.loc 1 225 3 is_stmt 1 view .LVU14
  69              		.loc 1 225 31 is_stmt 0 view .LVU15
  70 002a 8DF80A40 		strb	r4, [sp, #10]
 226:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  71              		.loc 1 226 3 is_stmt 1 view .LVU16
  72              		.loc 1 226 35 is_stmt 0 view .LVU17
  73 002e 8DF80B40 		strb	r4, [sp, #11]
 227:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  74              		.loc 1 227 3 is_stmt 1 view .LVU18
  75              		.loc 1 227 30 is_stmt 0 view .LVU19
  76 0032 8DF80C30 		strb	r3, [sp, #12]
 228:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  77              		.loc 1 228 3 is_stmt 1 view .LVU20
  78              		.loc 1 228 30 is_stmt 0 view .LVU21
  79 0036 8DF80D30 		strb	r3, [sp, #13]
 229:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  80              		.loc 1 229 3 is_stmt 1 view .LVU22
  81              		.loc 1 229 30 is_stmt 0 view .LVU23
  82 003a 8DF80E40 		strb	r4, [sp, #14]
 230:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  83              		.loc 1 230 3 is_stmt 1 view .LVU24
  84              		.loc 1 230 31 is_stmt 0 view .LVU25
  85 003e 8DF80F40 		strb	r4, [sp, #15]
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  86              		.loc 1 232 3 is_stmt 1 view .LVU26
  87 0042 6846     		mov	r0, sp
  88 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  89              	.LVL1:
 233:Core/Src/main.c ****   /* Enables the MPU */
 234:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  90              		.loc 1 234 3 view .LVU27
  91 0048 0420     		movs	r0, #4
  92 004a FFF7FEFF 		bl	HAL_MPU_Enable
  93              	.LVL2:
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** }
  94              		.loc 1 236 1 is_stmt 0 view .LVU28
  95 004e 05B0     		add	sp, sp, #20
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 12
  98              		@ sp needed
  99 0050 30BD     		pop	{r4, r5, pc}
 100              		.cfi_endproc
 101              	.LFE146:
 103              		.section	.text.Error_Handler,"ax",%progbits
 104              		.align	1
 105              		.global	Error_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 7


 110              	Error_Handler:
 111              	.LFB147:
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** /**
 239:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 240:Core/Src/main.c ****   * @retval None
 241:Core/Src/main.c ****   */
 242:Core/Src/main.c **** void Error_Handler(void)
 243:Core/Src/main.c **** {
 112              		.loc 1 243 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ Volatile: function does not return.
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 244:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 245:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 246:Core/Src/main.c ****   __disable_irq();
 118              		.loc 1 246 3 view .LVU30
 119              	.LBB4:
 120              	.LBI4:
 121              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 8


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 9


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 10


 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 11


 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 122              		.loc 2 207 27 view .LVU31
 123              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 124              		.loc 2 209 3 view .LVU32
 125              		.syntax unified
 126              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 127 0000 72B6     		cpsid i
 128              	@ 0 "" 2
 129              		.thumb
 130              		.syntax unified
 131              	.L4:
 132              	.LBE5:
 133              	.LBE4:
 247:Core/Src/main.c ****   while (1)
 134              		.loc 1 247 3 view .LVU33
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****   }
 135              		.loc 1 249 3 view .LVU34
 247:Core/Src/main.c ****   while (1)
 136              		.loc 1 247 9 view .LVU35
 137 0002 FEE7     		b	.L4
 138              		.cfi_endproc
 139              	.LFE147:
 141              		.section	.text.SystemClock_Config,"ax",%progbits
 142              		.align	1
 143              		.global	SystemClock_Config
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	SystemClock_Config:
 149              	.LFB145:
 160:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 150              		.loc 1 160 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 112
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI3:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 9DB0     		sub	sp, sp, #116
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 120
 161:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161              		.loc 1 161 3 view .LVU37
 161:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 162              		.loc 1 161 22 is_stmt 0 view .LVU38
 163 0004 4C22     		movs	r2, #76
 164 0006 0021     		movs	r1, #0
 165 0008 09A8     		add	r0, sp, #36
 166 000a FFF7FEFF 		bl	memset
 167              	.LVL3:
 162:Core/Src/main.c **** 
 168              		.loc 1 162 3 is_stmt 1 view .LVU39
 162:Core/Src/main.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 12


 169              		.loc 1 162 22 is_stmt 0 view .LVU40
 170 000e 2022     		movs	r2, #32
 171 0010 0021     		movs	r1, #0
 172 0012 01A8     		add	r0, sp, #4
 173 0014 FFF7FEFF 		bl	memset
 174              	.LVL4:
 166:Core/Src/main.c **** 
 175              		.loc 1 166 3 is_stmt 1 view .LVU41
 176 0018 0220     		movs	r0, #2
 177 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 178              	.LVL5:
 170:Core/Src/main.c **** 
 179              		.loc 1 170 3 view .LVU42
 180              	.LBB6:
 170:Core/Src/main.c **** 
 181              		.loc 1 170 3 view .LVU43
 182 001e 0023     		movs	r3, #0
 183 0020 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 184              		.loc 1 170 3 view .LVU44
 170:Core/Src/main.c **** 
 185              		.loc 1 170 3 discriminator 2 view .LVU45
 186 0022 1E4B     		ldr	r3, .L12
 187 0024 DA6A     		ldr	r2, [r3, #44]
 188 0026 22F00102 		bic	r2, r2, #1
 189 002a DA62     		str	r2, [r3, #44]
 170:Core/Src/main.c **** 
 190              		.loc 1 170 3 view .LVU46
 170:Core/Src/main.c **** 
 191              		.loc 1 170 3 is_stmt 0 discriminator 2 view .LVU47
 192 002c DB6A     		ldr	r3, [r3, #44]
 193 002e 03F00103 		and	r3, r3, #1
 194 0032 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 195              		.loc 1 170 3 is_stmt 1 view .LVU48
 170:Core/Src/main.c **** 
 196              		.loc 1 170 3 is_stmt 0 discriminator 2 view .LVU49
 197 0034 1A4A     		ldr	r2, .L12+4
 198 0036 9369     		ldr	r3, [r2, #24]
 199 0038 23F44043 		bic	r3, r3, #49152
 200 003c 43F48043 		orr	r3, r3, #16384
 201 0040 9361     		str	r3, [r2, #24]
 170:Core/Src/main.c **** 
 202              		.loc 1 170 3 is_stmt 1 view .LVU50
 170:Core/Src/main.c **** 
 203              		.loc 1 170 3 is_stmt 0 discriminator 2 view .LVU51
 204 0042 9369     		ldr	r3, [r2, #24]
 205 0044 03F44043 		and	r3, r3, #49152
 206 0048 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 207              		.loc 1 170 3 is_stmt 1 discriminator 4 view .LVU52
 208 004a 009B     		ldr	r3, [sp]
 209              	.LBE6:
 170:Core/Src/main.c **** 
 210              		.loc 1 170 3 view .LVU53
 172:Core/Src/main.c **** 
 211              		.loc 1 172 3 view .LVU54
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 13


 212              	.L6:
 172:Core/Src/main.c **** 
 213              		.loc 1 172 48 discriminator 1 view .LVU55
 172:Core/Src/main.c **** 
 214              		.loc 1 172 9 discriminator 1 view .LVU56
 172:Core/Src/main.c **** 
 215              		.loc 1 172 10 is_stmt 0 discriminator 1 view .LVU57
 216 004c 144B     		ldr	r3, .L12+4
 217 004e 9B69     		ldr	r3, [r3, #24]
 172:Core/Src/main.c **** 
 218              		.loc 1 172 9 discriminator 1 view .LVU58
 219 0050 13F4005F 		tst	r3, #8192
 220 0054 FAD0     		beq	.L6
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 221              		.loc 1 177 3 is_stmt 1 view .LVU59
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 222              		.loc 1 177 36 is_stmt 0 view .LVU60
 223 0056 0223     		movs	r3, #2
 224 0058 0993     		str	r3, [sp, #36]
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 225              		.loc 1 178 3 is_stmt 1 view .LVU61
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 226              		.loc 1 178 30 is_stmt 0 view .LVU62
 227 005a 0123     		movs	r3, #1
 228 005c 0C93     		str	r3, [sp, #48]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 229              		.loc 1 179 3 is_stmt 1 view .LVU63
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 230              		.loc 1 179 41 is_stmt 0 view .LVU64
 231 005e 4023     		movs	r3, #64
 232 0060 0D93     		str	r3, [sp, #52]
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 233              		.loc 1 180 3 is_stmt 1 view .LVU65
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 234              		.loc 1 180 34 is_stmt 0 view .LVU66
 235 0062 0023     		movs	r3, #0
 236 0064 1293     		str	r3, [sp, #72]
 181:Core/Src/main.c ****   {
 237              		.loc 1 181 3 is_stmt 1 view .LVU67
 181:Core/Src/main.c ****   {
 238              		.loc 1 181 7 is_stmt 0 view .LVU68
 239 0066 09A8     		add	r0, sp, #36
 240 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 241              	.LVL6:
 181:Core/Src/main.c ****   {
 242              		.loc 1 181 6 discriminator 1 view .LVU69
 243 006c 90B9     		cbnz	r0, .L10
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 244              		.loc 1 188 3 is_stmt 1 view .LVU70
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 245              		.loc 1 188 31 is_stmt 0 view .LVU71
 246 006e 3F23     		movs	r3, #63
 247 0070 0193     		str	r3, [sp, #4]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV8;
 248              		.loc 1 191 3 is_stmt 1 view .LVU72
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV8;
 249              		.loc 1 191 34 is_stmt 0 view .LVU73
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 14


 250 0072 0021     		movs	r1, #0
 251 0074 0291     		str	r1, [sp, #8]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 252              		.loc 1 192 3 is_stmt 1 view .LVU74
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 253              		.loc 1 192 35 is_stmt 0 view .LVU75
 254 0076 4FF42063 		mov	r3, #2560
 255 007a 0393     		str	r3, [sp, #12]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 256              		.loc 1 193 3 is_stmt 1 view .LVU76
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 257              		.loc 1 193 35 is_stmt 0 view .LVU77
 258 007c 0491     		str	r1, [sp, #16]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 259              		.loc 1 194 3 is_stmt 1 view .LVU78
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 260              		.loc 1 194 36 is_stmt 0 view .LVU79
 261 007e 0591     		str	r1, [sp, #20]
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 262              		.loc 1 195 3 is_stmt 1 view .LVU80
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 263              		.loc 1 195 36 is_stmt 0 view .LVU81
 264 0080 0691     		str	r1, [sp, #24]
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 265              		.loc 1 196 3 is_stmt 1 view .LVU82
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 266              		.loc 1 196 36 is_stmt 0 view .LVU83
 267 0082 0791     		str	r1, [sp, #28]
 197:Core/Src/main.c **** 
 268              		.loc 1 197 3 is_stmt 1 view .LVU84
 197:Core/Src/main.c **** 
 269              		.loc 1 197 36 is_stmt 0 view .LVU85
 270 0084 0891     		str	r1, [sp, #32]
 199:Core/Src/main.c ****   {
 271              		.loc 1 199 3 is_stmt 1 view .LVU86
 199:Core/Src/main.c ****   {
 272              		.loc 1 199 7 is_stmt 0 view .LVU87
 273 0086 01A8     		add	r0, sp, #4
 274 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 275              	.LVL7:
 199:Core/Src/main.c ****   {
 276              		.loc 1 199 6 discriminator 1 view .LVU88
 277 008c 20B9     		cbnz	r0, .L11
 203:Core/Src/main.c **** 
 278              		.loc 1 203 1 view .LVU89
 279 008e 1DB0     		add	sp, sp, #116
 280              	.LCFI5:
 281              		.cfi_remember_state
 282              		.cfi_def_cfa_offset 4
 283              		@ sp needed
 284 0090 5DF804FB 		ldr	pc, [sp], #4
 285              	.L10:
 286              	.LCFI6:
 287              		.cfi_restore_state
 183:Core/Src/main.c ****   }
 288              		.loc 1 183 5 is_stmt 1 view .LVU90
 289 0094 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 15


 290              	.LVL8:
 291              	.L11:
 201:Core/Src/main.c ****   }
 292              		.loc 1 201 5 view .LVU91
 293 0098 FFF7FEFF 		bl	Error_Handler
 294              	.LVL9:
 295              	.L13:
 296              		.align	2
 297              	.L12:
 298 009c 00040058 		.word	1476396032
 299 00a0 00480258 		.word	1476544512
 300              		.cfi_endproc
 301              	.LFE145:
 303              		.section	.text.main,"ax",%progbits
 304              		.align	1
 305              		.global	main
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	main:
 311              	.LFB144:
  68:Core/Src/main.c **** 
 312              		.loc 1 68 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316 0000 38B5     		push	{r3, r4, r5, lr}
 317              	.LCFI7:
 318              		.cfi_def_cfa_offset 16
 319              		.cfi_offset 3, -16
 320              		.cfi_offset 4, -12
 321              		.cfi_offset 5, -8
 322              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 323              		.loc 1 75 3 view .LVU93
 324 0002 FFF7FEFF 		bl	MPU_Config
 325              	.LVL10:
  80:Core/Src/main.c **** 
 326              		.loc 1 80 3 view .LVU94
 327 0006 FFF7FEFF 		bl	HAL_Init
 328              	.LVL11:
  87:Core/Src/main.c **** 
 329              		.loc 1 87 3 view .LVU95
 330 000a FFF7FEFF 		bl	SystemClock_Config
 331              	.LVL12:
  94:Core/Src/main.c ****   MX_TIM1_Init();
 332              		.loc 1 94 3 view .LVU96
 333 000e FFF7FEFF 		bl	MX_GPIO_Init
 334              	.LVL13:
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 335              		.loc 1 95 3 view .LVU97
 336 0012 FFF7FEFF 		bl	MX_TIM1_Init
 337              	.LVL14:
 338 0016 25E0     		b	.L21
 339              	.LVL15:
 340              	.L17:
 341              	.LBB7:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 16


 342              	.LBB8:
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 343              		.loc 1 113 31 discriminator 3 view .LVU98
 344 0018 0131     		adds	r1, r1, #1
 345              	.LVL16:
 346              	.L16:
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 347              		.loc 1 113 25 discriminator 1 view .LVU99
 348 001a 0929     		cmp	r1, #9
 349 001c FCD9     		bls	.L17
 350              	.LBE8:
 114:Core/Src/main.c **** 
 351              		.loc 1 114 5 view .LVU100
 352 001e 0022     		movs	r2, #0
 353 0020 0121     		movs	r1, #1
 354              	.LVL17:
 114:Core/Src/main.c **** 
 355              		.loc 1 114 5 is_stmt 0 view .LVU101
 356 0022 3348     		ldr	r0, .L31+8
 357 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 358              	.LVL18:
 116:Core/Src/main.c ****     uint32_t expireTime = HAL_GetTick() + 50; 
 359              		.loc 1 116 5 is_stmt 1 view .LVU102
 117:Core/Src/main.c ****     while(expireTime > HAL_GetTick())
 360              		.loc 1 117 5 view .LVU103
 117:Core/Src/main.c ****     while(expireTime > HAL_GetTick())
 361              		.loc 1 117 27 is_stmt 0 view .LVU104
 362 0028 FFF7FEFF 		bl	HAL_GetTick
 363              	.LVL19:
 117:Core/Src/main.c ****     while(expireTime > HAL_GetTick())
 364              		.loc 1 117 14 discriminator 1 view .LVU105
 365 002c 00F13204 		add	r4, r0, #50
 366              	.LVL20:
 118:Core/Src/main.c ****     {
 367              		.loc 1 118 5 is_stmt 1 view .LVU106
 368              	.L18:
 118:Core/Src/main.c ****     {
 369              		.loc 1 118 22 view .LVU107
 118:Core/Src/main.c ****     {
 370              		.loc 1 118 24 is_stmt 0 view .LVU108
 371 0030 FFF7FEFF 		bl	HAL_GetTick
 372              	.LVL21:
 118:Core/Src/main.c ****     {
 373              		.loc 1 118 22 discriminator 1 view .LVU109
 374 0034 A042     		cmp	r0, r4
 375 0036 0AD2     		bcs	.L29
 376              	.LBB9:
 120:Core/Src/main.c ****       uint32_t cc2Flag = __HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_CC2);
 377              		.loc 1 120 7 is_stmt 1 view .LVU110
 120:Core/Src/main.c ****       uint32_t cc2Flag = __HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_CC2);
 378              		.loc 1 120 26 is_stmt 0 view .LVU111
 379 0038 2E4B     		ldr	r3, .L31+12
 380 003a 1B68     		ldr	r3, [r3]
 381 003c 1A69     		ldr	r2, [r3, #16]
 382              	.LVL22:
 121:Core/Src/main.c ****       if(cc1Flag && cc2Flag)
 383              		.loc 1 121 7 is_stmt 1 view .LVU112
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 17


 121:Core/Src/main.c ****       if(cc1Flag && cc2Flag)
 384              		.loc 1 121 26 is_stmt 0 view .LVU113
 385 003e 1B69     		ldr	r3, [r3, #16]
 386              	.LVL23:
 122:Core/Src/main.c ****       {
 387              		.loc 1 122 7 is_stmt 1 view .LVU114
 122:Core/Src/main.c ****       {
 388              		.loc 1 122 18 is_stmt 0 view .LVU115
 389 0040 C3F38003 		ubfx	r3, r3, #2, #1
 390              	.LVL24:
 122:Core/Src/main.c ****       {
 391              		.loc 1 122 9 view .LVU116
 392 0044 13EA5203 		ands	r3, r3, r2, lsr #1
 393 0048 F2D0     		beq	.L18
 124:Core/Src/main.c ****         break;
 394              		.loc 1 124 17 view .LVU117
 395 004a 0125     		movs	r5, #1
 396 004c 00E0     		b	.L19
 397              	.LVL25:
 398              	.L29:
 124:Core/Src/main.c ****         break;
 399              		.loc 1 124 17 view .LVU118
 400              	.LBE9:
 116:Core/Src/main.c ****     uint32_t expireTime = HAL_GetTick() + 50; 
 401              		.loc 1 116 13 view .LVU119
 402 004e 0025     		movs	r5, #0
 403              	.L19:
 404              	.LVL26:
 129:Core/Src/main.c ****     HAL_TIM_IC_Stop(&htim1, TIM_CHANNEL_2);
 405              		.loc 1 129 5 is_stmt 1 view .LVU120
 406 0050 284C     		ldr	r4, .L31+12
 407              	.LVL27:
 129:Core/Src/main.c ****     HAL_TIM_IC_Stop(&htim1, TIM_CHANNEL_2);
 408              		.loc 1 129 5 is_stmt 0 view .LVU121
 409 0052 0021     		movs	r1, #0
 410 0054 2046     		mov	r0, r4
 411 0056 FFF7FEFF 		bl	HAL_TIM_IC_Stop
 412              	.LVL28:
 130:Core/Src/main.c **** 
 413              		.loc 1 130 5 is_stmt 1 view .LVU122
 414 005a 0421     		movs	r1, #4
 415 005c 2046     		mov	r0, r4
 416 005e FFF7FEFF 		bl	HAL_TIM_IC_Stop
 417              	.LVL29:
 132:Core/Src/main.c ****     {
 418              		.loc 1 132 5 view .LVU123
 132:Core/Src/main.c ****     {
 419              		.loc 1 132 7 is_stmt 0 view .LVU124
 420 0062 C5B9     		cbnz	r5, .L30
 421              	.LVL30:
 422              	.L21:
 132:Core/Src/main.c ****     {
 423              		.loc 1 132 7 view .LVU125
 424              	.LBE7:
 102:Core/Src/main.c ****   {
 425              		.loc 1 102 3 is_stmt 1 view .LVU126
 426              	.LBB12:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 18


 104:Core/Src/main.c ****     __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_CC1);
 427              		.loc 1 104 5 view .LVU127
 428 0064 234D     		ldr	r5, .L31+12
 429 0066 2B68     		ldr	r3, [r5]
 430 0068 0024     		movs	r4, #0
 431 006a 5C62     		str	r4, [r3, #36]
 105:Core/Src/main.c ****     __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_CC2);
 432              		.loc 1 105 5 view .LVU128
 433 006c 6FF00202 		mvn	r2, #2
 434 0070 1A61     		str	r2, [r3, #16]
 106:Core/Src/main.c **** 
 435              		.loc 1 106 5 view .LVU129
 436 0072 6FF00402 		mvn	r2, #4
 437 0076 1A61     		str	r2, [r3, #16]
 108:Core/Src/main.c ****     HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);
 438              		.loc 1 108 5 view .LVU130
 439 0078 2146     		mov	r1, r4
 440 007a 2846     		mov	r0, r5
 441 007c FFF7FEFF 		bl	HAL_TIM_IC_Start
 442              	.LVL31:
 109:Core/Src/main.c **** 
 443              		.loc 1 109 5 view .LVU131
 444 0080 0421     		movs	r1, #4
 445 0082 2846     		mov	r0, r5
 446 0084 FFF7FEFF 		bl	HAL_TIM_IC_Start
 447              	.LVL32:
 111:Core/Src/main.c ****     // 延时10微秒，确保触发脉冲宽度
 448              		.loc 1 111 5 view .LVU132
 449 0088 0122     		movs	r2, #1
 450 008a 1146     		mov	r1, r2
 451 008c 1848     		ldr	r0, .L31+8
 452 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 453              	.LVL33:
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 454              		.loc 1 113 5 view .LVU133
 455              	.LBB10:
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 456              		.loc 1 113 9 view .LVU134
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 457              		.loc 1 113 18 is_stmt 0 view .LVU135
 458 0092 2146     		mov	r1, r4
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 459              		.loc 1 113 5 view .LVU136
 460 0094 C1E7     		b	.L16
 461              	.LVL34:
 462              	.L30:
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 463              		.loc 1 113 5 view .LVU137
 464              	.LBE10:
 465              	.LBB11:
 134:Core/Src/main.c ****       uint32_t ccr2 = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2);  
 466              		.loc 1 134 7 is_stmt 1 view .LVU138
 134:Core/Src/main.c ****       uint32_t ccr2 = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2);  
 467              		.loc 1 134 23 is_stmt 0 view .LVU139
 468 0096 2368     		ldr	r3, [r4]
 134:Core/Src/main.c ****       uint32_t ccr2 = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_2);  
 469              		.loc 1 134 16 view .LVU140
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 19


 470 0098 5A6B     		ldr	r2, [r3, #52]
 471              	.LVL35:
 135:Core/Src/main.c ****       float pulseWidth = (ccr2 - ccr1) * 1e-6f; // 1MHz定时器，每个计数1us
 472              		.loc 1 135 7 is_stmt 1 view .LVU141
 135:Core/Src/main.c ****       float pulseWidth = (ccr2 - ccr1) * 1e-6f; // 1MHz定时器，每个计数1us
 473              		.loc 1 135 16 is_stmt 0 view .LVU142
 474 009a 9B6B     		ldr	r3, [r3, #56]
 475              	.LVL36:
 136:Core/Src/main.c ****       float distance = pulseWidth * 343.0f / 2.0f;
 476              		.loc 1 136 7 is_stmt 1 view .LVU143
 136:Core/Src/main.c ****       float distance = pulseWidth * 343.0f / 2.0f;
 477              		.loc 1 136 32 is_stmt 0 view .LVU144
 478 009c 9B1A     		subs	r3, r3, r2
 479              	.LVL37:
 136:Core/Src/main.c ****       float distance = pulseWidth * 343.0f / 2.0f;
 480              		.loc 1 136 32 view .LVU145
 481 009e 07EE103A 		vmov	s14, r3	@ int
 136:Core/Src/main.c ****       float distance = pulseWidth * 343.0f / 2.0f;
 482              		.loc 1 136 40 view .LVU146
 483 00a2 B8EE477A 		vcvt.f32.u32	s14, s14
 136:Core/Src/main.c ****       float distance = pulseWidth * 343.0f / 2.0f;
 484              		.loc 1 136 13 view .LVU147
 485 00a6 DFED147A 		vldr.32	s15, .L31+16
 486 00aa 27EE277A 		vmul.f32	s14, s14, s15
 487              	.LVL38:
 137:Core/Src/main.c **** 
 488              		.loc 1 137 7 is_stmt 1 view .LVU148
 137:Core/Src/main.c **** 
 489              		.loc 1 137 35 is_stmt 0 view .LVU149
 490 00ae DFED137A 		vldr.32	s15, .L31+20
 491 00b2 27EE277A 		vmul.f32	s14, s14, s15
 492              	.LVL39:
 137:Core/Src/main.c **** 
 493              		.loc 1 137 13 view .LVU150
 494 00b6 F6EE007A 		vmov.f32	s15, #5.0e-1
 495 00ba 27EE277A 		vmul.f32	s14, s14, s15
 496              	.LVL40:
 139:Core/Src/main.c ****       {
 497              		.loc 1 139 7 is_stmt 1 view .LVU151
 139:Core/Src/main.c ****       {
 498              		.loc 1 139 19 is_stmt 0 view .LVU152
 499 00be B7EEC77A 		vcvt.f64.f32	d7, s14
 500              	.LVL41:
 139:Core/Src/main.c ****       {
 501              		.loc 1 139 9 view .LVU153
 502 00c2 9FED096B 		vldr.64	d6, .L31
 503 00c6 B4EEC67B 		vcmpe.f64	d7, d6
 504 00ca F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 505 00ce 05D5     		bpl	.L27
 141:Core/Src/main.c ****       }
 506              		.loc 1 141 9 is_stmt 1 view .LVU154
 507 00d0 0022     		movs	r2, #0
 508              	.LVL42:
 141:Core/Src/main.c ****       }
 509              		.loc 1 141 9 is_stmt 0 view .LVU155
 510 00d2 0221     		movs	r1, #2
 511 00d4 0A48     		ldr	r0, .L31+24
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 20


 512 00d6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 513              	.LVL43:
 141:Core/Src/main.c ****       }
 514              		.loc 1 141 9 view .LVU156
 515 00da C3E7     		b	.L21
 516              	.LVL44:
 517              	.L27:
 145:Core/Src/main.c ****       }
 518              		.loc 1 145 9 is_stmt 1 view .LVU157
 519 00dc 0122     		movs	r2, #1
 520              	.LVL45:
 145:Core/Src/main.c ****       }
 521              		.loc 1 145 9 is_stmt 0 view .LVU158
 522 00de 0221     		movs	r1, #2
 523 00e0 0748     		ldr	r0, .L31+24
 524 00e2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 525              	.LVL46:
 145:Core/Src/main.c ****       }
 526              		.loc 1 145 9 view .LVU159
 527 00e6 BDE7     		b	.L21
 528              	.L32:
 529              		.align	3
 530              	.L31:
 531 00e8 9A999999 		.word	-1717986918
 532 00ec 9999C93F 		.word	1070176665
 533 00f0 00000258 		.word	1476526080
 534 00f4 00000000 		.word	htim1
 535 00f8 BD378635 		.word	897988541
 536 00fc 0080AB43 		.word	1135312896
 537 0100 00080258 		.word	1476528128
 538              	.LBE11:
 539              	.LBE12:
 540              		.cfi_endproc
 541              	.LFE144:
 543              		.text
 544              	.Letext0:
 545              		.file 3 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/machine/_defaul
 546              		.file 4 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/sys/_stdint.h"
 547              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 548              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 549              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 550              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 551              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 552              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 553              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 554              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 555              		.file 13 "Core/Inc/tim.h"
 556              		.file 14 "Core/Inc/gpio.h"
 557              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 558              		.file 16 "<built-in>"
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:20     .text.MPU_Config:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:25     .text.MPU_Config:00000000 MPU_Config
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:104    .text.Error_Handler:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:110    .text.Error_Handler:00000000 Error_Handler
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:142    .text.SystemClock_Config:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:148    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:298    .text.SystemClock_Config:0000009c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:304    .text.main:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:310    .text.main:00000000 main
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccIaKp2H.s:531    .text.main:000000e8 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_TIM1_Init
HAL_GPIO_WritePin
HAL_GetTick
HAL_TIM_IC_Stop
HAL_TIM_IC_Start
htim1
