Warning: Derate summary report is only shown for full_clock_expanded paths. (UITE-431)
****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 9999.00
	-max_paths 1000
	-group INPUTS
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:29:42 2015
****************************************


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_20__23_/d (d04fyj03yd0c0)                -0.63    37.42     1.00    -0.07    12.08 &   375.46 r
  data arrival time                                                                                         375.46

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.08     181.08
  clock reconvergence pessimism                                                                    0.00     181.08
  clock uncertainty                                                                               50.00     231.08
  fifo1/data_mem_reg_20__23_/clk (d04fyj03yd0c0)                                                            231.08 r
  library hold time                                                              1.00              1.66     232.74
  data required time                                                                                        232.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.74
  data arrival time                                                                                        -375.46
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               142.72


  Startpoint: test_si6 (input port clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_90_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                   0.00       0.00
  input external delay                                                                             333.33     333.33 f
  test_si6 (in)                                                           9.88                       6.09 &   339.42 f
  test_si6 (net)                                  2     3.31 
  init_mask_in0_seed4_reg_90_/si (d04fyj03yd0b0)                -1.41    10.59     1.00    -1.07     1.03 &   340.45 f
  data arrival time                                                                                           340.45

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.35     160.35
  clock reconvergence pessimism                                                                      0.00     160.35
  clock uncertainty                                                                                 50.00     210.35
  init_mask_in0_seed4_reg_90_/clk (d04fyj03yd0b0)                                                             210.35 r
  library hold time                                                                1.00            -12.65     197.71
  data required time                                                                                          197.71
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.71
  data arrival time                                                                                          -340.45
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 142.75


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/data_mem_reg_21__60_/d (d04fyj03yd0b0)                -0.44    25.90     1.00    -0.05    11.40 &   367.32 r
  data arrival time                                                                                         367.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.30     171.30
  clock reconvergence pessimism                                                                    0.00     171.30
  clock uncertainty                                                                               50.00     221.30
  fifo1/data_mem_reg_21__60_/clk (d04fyj03yd0b0)                                                            221.30 r
  library hold time                                                              1.00              2.26     223.56
  data required time                                                                                        223.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.56
  data arrival time                                                                                        -367.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               143.76


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_26__54_/d (d04fyj03yd0b0)                -0.16    17.64     1.00    -0.09     2.53 &   372.13 r
  data arrival time                                                                                         372.13

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.78     175.78
  clock reconvergence pessimism                                                                    0.00     175.78
  clock uncertainty                                                                               50.00     225.78
  fifo1/data_mem_reg_26__54_/clk (d04fyj03yd0b0)                                                            225.78 r
  library hold time                                                              1.00              2.45     228.22
  data required time                                                                                        228.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.22
  data arrival time                                                                                        -372.13
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               143.91


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_2__23_/d (d04fyj03yd0c0)                -0.63    37.42     1.00    -0.07    12.05 &   375.43 r
  data arrival time                                                                                        375.43

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              179.57     179.57
  clock reconvergence pessimism                                                                   0.00     179.57
  clock uncertainty                                                                              50.00     229.57
  fifo1/data_mem_reg_2__23_/clk (d04fyj03yd0c0)                                                            229.57 r
  library hold time                                                             1.00              1.67     231.24
  data required time                                                                                       231.24
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       231.24
  data arrival time                                                                                       -375.43
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              144.19


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/data_mem_reg_2__61_/d (d04fyj03yd0b0)                -1.38    11.71     1.00    -0.56     1.99 &   354.96 f
  data arrival time                                                                                        354.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.46     163.46
  clock reconvergence pessimism                                                                   0.00     163.46
  clock uncertainty                                                                              50.00     213.46
  fifo1/data_mem_reg_2__61_/clk (d04fyj03yd0b0)                                                            213.46 r
  library hold time                                                             1.00             -2.82     210.65
  data required time                                                                                       210.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.65
  data arrival time                                                                                       -354.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              144.32


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_18__23_/d (d04fyj03yd0c0)                -0.51    30.65     1.00    -0.05     7.65 &   371.03 r
  data arrival time                                                                                         371.03

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.53     174.53
  clock reconvergence pessimism                                                                    0.00     174.53
  clock uncertainty                                                                               50.00     224.53
  fifo1/data_mem_reg_18__23_/clk (d04fyj03yd0c0)                                                            224.53 r
  library hold time                                                              1.00              1.69     226.22
  data required time                                                                                        226.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.22
  data arrival time                                                                                        -371.03
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               144.81


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_27__23_/d (d04fyj03yd0b0)                -0.51    30.65     1.00    -0.05     7.60 &   370.98 r
  data arrival time                                                                                         370.98

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.66     172.66
  clock reconvergence pessimism                                                                    0.00     172.66
  clock uncertainty                                                                               50.00     222.66
  fifo1/data_mem_reg_27__23_/clk (d04fyj03yd0b0)                                                            222.66 r
  library hold time                                                              1.00              2.12     224.77
  data required time                                                                                        224.77
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.77
  data arrival time                                                                                        -370.98
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               146.20


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/data_mem_reg_19__60_/d (d04fyj03yd0b0)                -0.45    26.06     1.00    -0.05    11.81 &   367.74 r
  data arrival time                                                                                         367.74

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.88     168.88
  clock reconvergence pessimism                                                                    0.00     168.88
  clock uncertainty                                                                               50.00     218.88
  fifo1/data_mem_reg_19__60_/clk (d04fyj03yd0b0)                                                            218.88 r
  library hold time                                                              1.00              2.25     221.13
  data required time                                                                                        221.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.13
  data arrival time                                                                                        -367.74
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               146.60


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_19__23_/d (d04fyj03yd0b0)                -0.77    44.74     1.00    -0.08    19.38 &   382.76 r
  data arrival time                                                                                         382.76

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               183.15     183.15
  clock reconvergence pessimism                                                                    0.00     183.15
  clock uncertainty                                                                               50.00     233.15
  fifo1/data_mem_reg_19__23_/clk (d04fyj03yd0b0)                                                            233.15 r
  library hold time                                                              1.00              1.88     235.03
  data required time                                                                                        235.03
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        235.03
  data arrival time                                                                                        -382.76
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               147.73


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/data_mem_reg_11__60_/d (d04fyj03yd0b0)                -0.45    26.07     1.00    -0.05    11.84 &   367.76 r
  data arrival time                                                                                         367.76

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.73     167.73
  clock reconvergence pessimism                                                                    0.00     167.73
  clock uncertainty                                                                               50.00     217.73
  fifo1/data_mem_reg_11__60_/clk (d04fyj03yd0b0)                                                            217.73 r
  library hold time                                                              1.00              2.20     219.92
  data required time                                                                                        219.92
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.92
  data arrival time                                                                                        -367.76
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               147.84


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_6__6_/d (d04fyj03yd0c0)                -0.67    31.47     1.00    -0.07    11.63 &   374.35 r
  data arrival time                                                                                       374.35

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             174.88     174.88
  clock reconvergence pessimism                                                                  0.00     174.88
  clock uncertainty                                                                             50.00     224.88
  fifo1/data_mem_reg_6__6_/clk (d04fyj03yd0c0)                                                            224.88 r
  library hold time                                                            1.00              1.59     226.47
  data required time                                                                                      226.47
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.47
  data arrival time                                                                                      -374.35
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             147.88


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_2__6_/d (d04fyj03yd0c0)                -0.70    32.61     1.00    -0.07    13.34 &   376.06 r
  data arrival time                                                                                       376.06

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.54     176.54
  clock reconvergence pessimism                                                                  0.00     176.54
  clock uncertainty                                                                             50.00     226.54
  fifo1/data_mem_reg_2__6_/clk (d04fyj03yd0c0)                                                            226.54 r
  library hold time                                                            1.00              1.62     228.16
  data required time                                                                                      228.16
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.16
  data arrival time                                                                                      -376.06
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             147.90


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_6__23_/d (d04fyj03yd0b0)                -0.63    37.43     1.00    -0.07    12.12 &   375.49 r
  data arrival time                                                                                        375.49

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.53     175.53
  clock reconvergence pessimism                                                                   0.00     175.53
  clock uncertainty                                                                              50.00     225.53
  fifo1/data_mem_reg_6__23_/clk (d04fyj03yd0b0)                                                            225.53 r
  library hold time                                                             1.00              1.92     227.46
  data required time                                                                                       227.46
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.46
  data arrival time                                                                                       -375.49
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              148.04


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/data_mem_reg_24__60_/d (d04fyj03yd0b0)                -0.42    24.85     1.00    -0.04     9.23 &   365.15 r
  data arrival time                                                                                         365.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.36     164.36
  clock reconvergence pessimism                                                                    0.00     164.36
  clock uncertainty                                                                               50.00     214.36
  fifo1/data_mem_reg_24__60_/clk (d04fyj03yd0b0)                                                            214.36 r
  library hold time                                                              1.00              2.23     216.59
  data required time                                                                                        216.59
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.59
  data arrival time                                                                                        -365.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               148.56


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/data_mem_reg_17__61_/d (d04fyj03yd0b0)                -0.87    10.06     1.00    -0.12     1.28 &   354.25 f
  data arrival time                                                                                         354.25

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.09     158.09
  clock reconvergence pessimism                                                                    0.00     158.09
  clock uncertainty                                                                               50.00     208.09
  fifo1/data_mem_reg_17__61_/clk (d04fyj03yd0b0)                                                            208.09 r
  library hold time                                                              1.00             -2.64     205.46
  data required time                                                                                        205.46
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        205.46
  data arrival time                                                                                        -354.25
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               148.79


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_25__6_/d (d04fyj03yd0c0)                -1.56    32.62     1.00    -0.16    13.70 &   376.42 r
  data arrival time                                                                                        376.42

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.98     175.98
  clock reconvergence pessimism                                                                   0.00     175.98
  clock uncertainty                                                                              50.00     225.98
  fifo1/data_mem_reg_25__6_/clk (d04fyj03yd0c0)                                                            225.98 r
  library hold time                                                             1.00              1.63     227.60
  data required time                                                                                       227.60
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.60
  data arrival time                                                                                       -376.42
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              148.82


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_20__29_/d (d04fyj03yd0b0)                -0.57    35.65     1.00    -0.06     5.47 &   380.70 r
  data arrival time                                                                                         380.70

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               179.87     179.87
  clock reconvergence pessimism                                                                    0.00     179.87
  clock uncertainty                                                                               50.00     229.87
  fifo1/data_mem_reg_20__29_/clk (d04fyj03yd0b0)                                                            229.87 r
  library hold time                                                              1.00              2.01     231.87
  data required time                                                                                        231.87
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        231.87
  data arrival time                                                                                        -380.70
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               148.82


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_21__59_/d (d04fyj03yd0b0)                -0.31    37.26     1.00    -0.16    14.20 &   372.59 r
  data arrival time                                                                                         372.59

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.62     171.62
  clock reconvergence pessimism                                                                    0.00     171.62
  clock uncertainty                                                                               50.00     221.62
  fifo1/data_mem_reg_21__59_/clk (d04fyj03yd0b0)                                                            221.62 r
  library hold time                                                              1.00              1.97     223.58
  data required time                                                                                        223.58
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.58
  data arrival time                                                                                        -372.59
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               149.01


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_15__23_/d (d04fyj03yd0b0)                -0.71    41.77     1.00    -0.07    15.74 &   379.12 r
  data arrival time                                                                                         379.12

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               178.01     178.01
  clock reconvergence pessimism                                                                    0.00     178.01
  clock uncertainty                                                                               50.00     228.01
  fifo1/data_mem_reg_15__23_/clk (d04fyj03yd0b0)                                                            228.01 r
  library hold time                                                              1.00              1.84     229.86
  data required time                                                                                        229.86
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        229.86
  data arrival time                                                                                        -379.12
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               149.26


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_11__6_/d (d04fyj03yd0c0)                -1.64    33.59     1.00    -0.17    15.66 &   378.39 r
  data arrival time                                                                                        378.39

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.01     177.01
  clock reconvergence pessimism                                                                   0.00     177.01
  clock uncertainty                                                                              50.00     227.01
  fifo1/data_mem_reg_11__6_/clk (d04fyj03yd0c0)                                                            227.01 r
  library hold time                                                             1.00              1.67     228.68
  data required time                                                                                       228.68
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.68
  data arrival time                                                                                       -378.39
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              149.71


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[11] (in)                                                       13.49                       7.60 &   340.93 r
  din1[11] (net)                               2     1.90 
  route8/a (d04bfn00ynue3)                                   -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                             6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                  4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                             0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                     17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                           31    22.08 
  fifo1/data_mem_reg_8__11_/d (d04fyj03yd0b0)                 0.00    19.78     1.00     0.00     0.66 &   379.39 r
  data arrival time                                                                                        379.39

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.73     176.73
  clock reconvergence pessimism                                                                   0.00     176.73
  clock uncertainty                                                                              50.00     226.73
  fifo1/data_mem_reg_8__11_/clk (d04fyj03yd0b0)                                                            226.73 r
  library hold time                                                             1.00              2.43     229.16
  data required time                                                                                       229.16
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.16
  data arrival time                                                                                       -379.39
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              150.23


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_30__61_/d (d04fyj03yd0b0)                 0.00     6.99     1.00     0.00     0.55 &   370.60 f
  data arrival time                                                                                         370.60

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.41     172.41
  clock reconvergence pessimism                                                                    0.00     172.41
  clock uncertainty                                                                               50.00     222.41
  fifo1/data_mem_reg_30__61_/clk (d04fyj03yd0b0)                                                            222.41 r
  library hold time                                                              1.00             -2.13     220.28
  data required time                                                                                        220.28
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.28
  data arrival time                                                                                        -370.60
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               150.32


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/data_mem_reg_8__60_/d (d04fyj03yd0b0)                -0.43    25.33     1.00    -0.05    10.12 &   366.04 r
  data arrival time                                                                                        366.04

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.37     163.37
  clock reconvergence pessimism                                                                   0.00     163.37
  clock uncertainty                                                                              50.00     213.37
  fifo1/data_mem_reg_8__60_/clk (d04fyj03yd0b0)                                                            213.37 r
  library hold time                                                             1.00              2.28     215.65
  data required time                                                                                       215.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.65
  data arrival time                                                                                       -366.04
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              150.39


  Startpoint: test_si17 (input port clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                    0.00       0.00
  input external delay                                                                              333.33     333.33 f
  test_si17 (in)                                                          14.86                       8.48 &   341.81 f
  test_si17 (net)                                  2     5.39 
  init_mask_alu0_seed1_reg_46_/si (d04fyj03yd0c0)                 0.00    17.02     1.00     0.00     4.86 &   346.67 f
  data arrival time                                                                                            346.67

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.84     159.84
  clock reconvergence pessimism                                                                       0.00     159.84
  clock uncertainty                                                                                  50.00     209.84
  init_mask_alu0_seed1_reg_46_/clk (d04fyj03yd0c0)                                                             209.84 r
  library hold time                                                                 1.00            -13.69     196.14
  data required time                                                                                           196.14
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           196.14
  data arrival time                                                                                           -346.67
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  150.53


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_11__59_/d (d04fyj03yd0b0)                -0.29    35.56     1.00    -0.15    12.20 &   370.59 r
  data arrival time                                                                                         370.59

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.12     168.12
  clock reconvergence pessimism                                                                    0.00     168.12
  clock uncertainty                                                                               50.00     218.12
  fifo1/data_mem_reg_11__59_/clk (d04fyj03yd0b0)                                                            218.12 r
  library hold time                                                              1.00              1.94     220.06
  data required time                                                                                        220.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.06
  data arrival time                                                                                        -370.59
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               150.54


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_12__6_/d (d04fyj03yd0b0)                -1.64    33.62     1.00    -0.17    16.28 &   379.00 r
  data arrival time                                                                                        379.00

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.30     176.30
  clock reconvergence pessimism                                                                   0.00     176.30
  clock uncertainty                                                                              50.00     226.30
  fifo1/data_mem_reg_12__6_/clk (d04fyj03yd0b0)                                                            226.30 r
  library hold time                                                             1.00              2.05     228.36
  data required time                                                                                       228.36
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.36
  data arrival time                                                                                       -379.00
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              150.65


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_25__7_/d (d04fyj03yd0b0)                -0.25    13.97     1.00    -0.03     1.76 &   377.85 r
  data arrival time                                                                                        377.85

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.46     174.46
  clock reconvergence pessimism                                                                   0.00     174.46
  clock uncertainty                                                                              50.00     224.46
  fifo1/data_mem_reg_25__7_/clk (d04fyj03yd0b0)                                                            224.46 r
  library hold time                                                             1.00              2.54     227.00
  data required time                                                                                       227.00
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.00
  data arrival time                                                                                       -377.85
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              150.85


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_4__59_/d (d04fyj03yd0b0)                -0.29    35.57     1.00    -0.15    12.31 &   370.71 r
  data arrival time                                                                                        370.71

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.51     167.51
  clock reconvergence pessimism                                                                   0.00     167.51
  clock uncertainty                                                                              50.00     217.51
  fifo1/data_mem_reg_4__59_/clk (d04fyj03yd0b0)                                                            217.51 r
  library hold time                                                             1.00              2.00     219.51
  data required time                                                                                       219.51
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.51
  data arrival time                                                                                       -370.71
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              151.20


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_30__23_/d (d04fyj03yd0c0)                -0.68    39.78     1.00    -0.07    13.50 &   376.88 r
  data arrival time                                                                                         376.88

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.92     173.92
  clock reconvergence pessimism                                                                    0.00     173.92
  clock uncertainty                                                                               50.00     223.92
  fifo1/data_mem_reg_30__23_/clk (d04fyj03yd0c0)                                                            223.92 r
  library hold time                                                              1.00              1.63     225.55
  data required time                                                                                        225.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.55
  data arrival time                                                                                        -376.88
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               151.33


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_12__4_/d (d04fyj03ld0b0)                 0.00    31.93     1.00     0.00    15.62 &   381.14 r
  data arrival time                                                                                        381.14

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.42     176.42
  clock reconvergence pessimism                                                                   0.00     176.42
  clock uncertainty                                                                              50.00     226.42
  fifo1/data_mem_reg_12__4_/clk (d04fyj03ld0b0)                                                            226.42 r
  library hold time                                                             1.00              3.06     229.48
  data required time                                                                                       229.48
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.48
  data arrival time                                                                                       -381.14
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              151.66


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_28__61_/d (d04fyj03yd0b0)                 0.00     8.49     1.00     0.00     1.65 &   371.69 f
  data arrival time                                                                                         371.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.17     172.17
  clock reconvergence pessimism                                                                    0.00     172.17
  clock uncertainty                                                                               50.00     222.17
  fifo1/data_mem_reg_28__61_/clk (d04fyj03yd0b0)                                                            222.17 r
  library hold time                                                              1.00             -2.31     219.85
  data required time                                                                                        219.85
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.85
  data arrival time                                                                                        -371.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               151.84


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_21__23_/d (d04fyj03yd0b0)                -0.82    47.24     1.00    -0.08    22.55 &   385.93 r
  data arrival time                                                                                         385.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.94     181.94
  clock reconvergence pessimism                                                                    0.00     181.94
  clock uncertainty                                                                               50.00     231.94
  fifo1/data_mem_reg_21__23_/clk (d04fyj03yd0b0)                                                            231.94 r
  library hold time                                                              1.00              2.06     234.00
  data required time                                                                                        234.00
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        234.00
  data arrival time                                                                                        -385.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               151.93


  Startpoint: test_si16 (input port clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_si16 (in)                                                                         13.50                       7.19 &   340.52 f
  test_si16 (net)                                                 2     4.87 
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/si (d04fyj03yd0b0)                -1.10    16.53     1.00    -0.13     5.63 &   346.16 f
  data arrival time                                                                                                           346.16

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 157.98     157.98
  clock reconvergence pessimism                                                                                      0.00     157.98
  clock uncertainty                                                                                                 50.00     207.98
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/clk (d04fyj03yd0b0)                                                             207.98 r
  library hold time                                                                                1.00            -13.78     194.20
  data required time                                                                                                          194.20
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          194.20
  data arrival time                                                                                                          -346.16
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 151.95


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/data_mem_reg_27__7_/d (d04fyj03yd0b0)                -0.27    17.53     1.00    -0.03     6.12 &   364.98 r
  data arrival time                                                                                        364.98

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.56     160.56
  clock reconvergence pessimism                                                                   0.00     160.56
  clock uncertainty                                                                              50.00     210.56
  fifo1/data_mem_reg_27__7_/clk (d04fyj03yd0b0)                                                            210.56 r
  library hold time                                                             1.00              2.47     213.03
  data required time                                                                                       213.03
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.03
  data arrival time                                                                                       -364.98
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              151.96


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_24__6_/d (d04fyj03yd0c0)                -1.77    35.41     1.00    -0.18    19.12 &   381.85 r
  data arrival time                                                                                        381.85

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              178.08     178.08
  clock reconvergence pessimism                                                                   0.00     178.08
  clock uncertainty                                                                              50.00     228.08
  fifo1/data_mem_reg_24__6_/clk (d04fyj03yd0c0)                                                            228.08 r
  library hold time                                                             1.00              1.65     229.72
  data required time                                                                                       229.72
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.72
  data arrival time                                                                                       -381.85
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              152.12


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_2__4_/d (d04fyj03yd0c0)                 0.00    31.58     1.00     0.00    14.92 &   380.44 r
  data arrival time                                                                                       380.44

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.52     176.52
  clock reconvergence pessimism                                                                  0.00     176.52
  clock uncertainty                                                                             50.00     226.52
  fifo1/data_mem_reg_2__4_/clk (d04fyj03yd0c0)                                                            226.52 r
  library hold time                                                            1.00              1.63     228.15
  data required time                                                                                      228.15
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.15
  data arrival time                                                                                      -380.44
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             152.30


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_25__23_/d (d04fyj03yd0b0)                -0.55    33.05     1.00    -0.06     8.61 &   371.99 r
  data arrival time                                                                                         371.99

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.42     167.42
  clock reconvergence pessimism                                                                    0.00     167.42
  clock uncertainty                                                                               50.00     217.42
  fifo1/data_mem_reg_25__23_/clk (d04fyj03yd0b0)                                                            217.42 r
  library hold time                                                              1.00              2.07     219.49
  data required time                                                                                        219.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.49
  data arrival time                                                                                        -371.99
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               152.50


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_12__7_/d (d04fyj03yd0b0)                 0.00    15.21     1.00     0.00     1.78 &   377.39 r
  data arrival time                                                                                        377.39

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.29     172.29
  clock reconvergence pessimism                                                                   0.00     172.29
  clock uncertainty                                                                              50.00     222.29
  fifo1/data_mem_reg_12__7_/clk (d04fyj03yd0b0)                                                            222.29 r
  library hold time                                                             1.00              2.49     224.78
  data required time                                                                                       224.78
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.78
  data arrival time                                                                                       -377.39
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              152.61


  Startpoint: test_si9 (input port clocked by clk)
  Endpoint: init_mask_in0_seed3_reg_59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                   0.00       0.00
  input external delay                                                                             333.33     333.33 f
  test_si9 (in)                                                          12.00                       7.60 &   340.93 f
  test_si9 (net)                                  2     4.33 
  init_mask_in0_seed3_reg_59_/si (d04fyj03yd0b0)                 0.00    13.29     1.00     0.00     3.02 &   343.94 f
  data arrival time                                                                                           343.94

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.41     154.41
  clock reconvergence pessimism                                                                      0.00     154.41
  clock uncertainty                                                                                 50.00     204.41
  init_mask_in0_seed3_reg_59_/clk (d04fyj03yd0b0)                                                             204.41 r
  library hold time                                                                1.00            -13.08     191.33
  data required time                                                                                          191.33
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          191.33
  data arrival time                                                                                          -343.94
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 152.61


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_20__61_/d (d04fyj03yd0b0)                 0.00     9.06     1.00     0.00     2.18 &   372.22 f
  data arrival time                                                                                         372.22

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.79     171.79
  clock reconvergence pessimism                                                                    0.00     171.79
  clock uncertainty                                                                               50.00     221.79
  fifo1/data_mem_reg_20__61_/clk (d04fyj03yd0b0)                                                            221.79 r
  library hold time                                                              1.00             -2.37     219.42
  data required time                                                                                        219.42
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.42
  data arrival time                                                                                        -372.22
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               152.80


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_11__9_/d (d04fyj03yd0b0)                -1.15    36.76     1.00    -0.12    15.58 &   380.83 r
  data arrival time                                                                                        380.83

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.97     175.97
  clock reconvergence pessimism                                                                   0.00     175.97
  clock uncertainty                                                                              50.00     225.97
  fifo1/data_mem_reg_11__9_/clk (d04fyj03yd0b0)                                                            225.97 r
  library hold time                                                             1.00              1.97     227.94
  data required time                                                                                       227.94
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.94
  data arrival time                                                                                       -380.83
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              152.89


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_21__6_/d (d04fyj03yd0b0)                -1.64    33.60     1.00    -0.17    15.80 &   378.53 r
  data arrival time                                                                                        378.53

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.53     173.53
  clock reconvergence pessimism                                                                   0.00     173.53
  clock uncertainty                                                                              50.00     223.53
  fifo1/data_mem_reg_21__6_/clk (d04fyj03yd0b0)                                                            223.53 r
  library hold time                                                             1.00              2.05     225.58
  data required time                                                                                       225.58
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.58
  data arrival time                                                                                       -378.53
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              152.96


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_11__4_/d (d04fyj03yd0c0)                 0.00    31.99     1.00     0.00    16.21 &   381.73 r
  data arrival time                                                                                        381.73

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.04     177.04
  clock reconvergence pessimism                                                                   0.00     177.04
  clock uncertainty                                                                              50.00     227.04
  fifo1/data_mem_reg_11__4_/clk (d04fyj03yd0c0)                                                            227.04 r
  library hold time                                                             1.00              1.68     228.72
  data required time                                                                                       228.72
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.72
  data arrival time                                                                                       -381.73
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              153.01


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_2__9_/d (d04fyj03yd0b0)                -1.11    35.57     1.00    -0.11    15.04 &   380.28 r
  data arrival time                                                                                       380.28

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.29     175.29
  clock reconvergence pessimism                                                                  0.00     175.29
  clock uncertainty                                                                             50.00     225.29
  fifo1/data_mem_reg_2__9_/clk (d04fyj03yd0b0)                                                            225.29 r
  library hold time                                                            1.00              1.95     227.25
  data required time                                                                                      227.25
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.25
  data arrival time                                                                                      -380.28
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             153.03


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_12__23_/d (d04fyj03yd0b0)                -0.71    41.78     1.00    -0.07    15.66 &   379.03 r
  data arrival time                                                                                         379.03

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.13     174.13
  clock reconvergence pessimism                                                                    0.00     174.13
  clock uncertainty                                                                               50.00     224.13
  fifo1/data_mem_reg_12__23_/clk (d04fyj03yd0b0)                                                            224.13 r
  library hold time                                                              1.00              1.84     225.96
  data required time                                                                                        225.96
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.96
  data arrival time                                                                                        -379.03
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               153.07


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_25__10_/d (d04fyj03yd0c0)                -0.20    13.43     1.00    -0.02     1.23 &   379.64 r
  data arrival time                                                                                         379.64

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.72     174.72
  clock reconvergence pessimism                                                                    0.00     174.72
  clock uncertainty                                                                               50.00     224.72
  fifo1/data_mem_reg_25__10_/clk (d04fyj03yd0c0)                                                            224.72 r
  library hold time                                                              1.00              1.73     226.45
  data required time                                                                                        226.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.45
  data arrival time                                                                                        -379.64
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               153.19


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_24__4_/d (d04fyj03yd0c0)                 0.00    32.17     1.00     0.00    17.78 &   383.30 r
  data arrival time                                                                                        383.30

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              178.12     178.12
  clock reconvergence pessimism                                                                   0.00     178.12
  clock uncertainty                                                                              50.00     228.12
  fifo1/data_mem_reg_24__4_/clk (d04fyj03yd0c0)                                                            228.12 r
  library hold time                                                             1.00              1.66     229.78
  data required time                                                                                       229.78
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.78
  data arrival time                                                                                       -383.30
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              153.52


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                           -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                    10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                          15    11.49 
  fifo1/data_mem_reg_6__7_/d (d04fyj03yd0b0)                -0.34    18.10     1.00    -0.04     6.02 &   382.11 r
  data arrival time                                                                                       382.11

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.11     176.11
  clock reconvergence pessimism                                                                  0.00     176.11
  clock uncertainty                                                                             50.00     226.11
  fifo1/data_mem_reg_6__7_/clk (d04fyj03yd0b0)                                                            226.11 r
  library hold time                                                            1.00              2.39     228.50
  data required time                                                                                      228.50
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.50
  data arrival time                                                                                      -382.11
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             153.61


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/data_mem_reg_5__60_/d (d04fyj03yd0b0)                -0.43    25.54     1.00    -0.05    10.64 &   366.56 r
  data arrival time                                                                                        366.56

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.68     160.68
  clock reconvergence pessimism                                                                   0.00     160.68
  clock uncertainty                                                                              50.00     210.68
  fifo1/data_mem_reg_5__60_/clk (d04fyj03yd0b0)                                                            210.68 r
  library hold time                                                             1.00              2.24     212.91
  data required time                                                                                       212.91
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.91
  data arrival time                                                                                       -366.56
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              153.64


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_25__14_/d (d04fyj03yd0b0)                 0.00    36.29     1.00     0.00    12.37 &   380.29 r
  data arrival time                                                                                         380.29

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.47     174.47
  clock reconvergence pessimism                                                                    0.00     174.47
  clock uncertainty                                                                               50.00     224.47
  fifo1/data_mem_reg_25__14_/clk (d04fyj03yd0b0)                                                            224.47 r
  library hold time                                                              1.00              1.95     226.42
  data required time                                                                                        226.42
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.42
  data arrival time                                                                                        -380.29
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               153.87


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_8__13_/d (d04fyj03yd0b0)                 0.00    53.53     1.00     0.00    18.75 &   383.92 r
  data arrival time                                                                                        383.92

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.45     177.45
  clock reconvergence pessimism                                                                   0.00     177.45
  clock uncertainty                                                                              50.00     227.45
  fifo1/data_mem_reg_8__13_/clk (d04fyj03yd0b0)                                                            227.45 r
  library hold time                                                             1.00              2.55     230.01
  data required time                                                                                       230.01
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.01
  data arrival time                                                                                       -383.92
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              153.92


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_6__4_/d (d04fyj03yd0c0)                 0.00    31.58     1.00     0.00    14.98 &   380.50 r
  data arrival time                                                                                       380.50

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             174.93     174.93
  clock reconvergence pessimism                                                                  0.00     174.93
  clock uncertainty                                                                             50.00     224.93
  fifo1/data_mem_reg_6__4_/clk (d04fyj03yd0c0)                                                            224.93 r
  library hold time                                                            1.00              1.59     226.52
  data required time                                                                                      226.52
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.52
  data arrival time                                                                                      -380.50
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             153.98


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_26__44_/d (d04fyj03yd0c0)                -0.20    18.95     1.00    -0.11     1.49 &   379.15 r
  data arrival time                                                                                         379.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.35     173.35
  clock reconvergence pessimism                                                                    0.00     173.35
  clock uncertainty                                                                               50.00     223.35
  fifo1/data_mem_reg_26__44_/clk (d04fyj03yd0c0)                                                            223.35 r
  library hold time                                                              1.00              1.70     225.04
  data required time                                                                                        225.04
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.04
  data arrival time                                                                                        -379.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               154.10


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_25__4_/d (d04fyj03yd0c0)                 0.00    31.72     1.00     0.00    16.44 &   381.96 r
  data arrival time                                                                                        381.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.13     176.13
  clock reconvergence pessimism                                                                   0.00     176.13
  clock uncertainty                                                                              50.00     226.13
  fifo1/data_mem_reg_25__4_/clk (d04fyj03yd0c0)                                                            226.13 r
  library hold time                                                             1.00              1.63     227.76
  data required time                                                                                       227.76
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.76
  data arrival time                                                                                       -381.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              154.20


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_25__55_/d (d04fyj03yd0b0)                -0.24    13.35     1.00    -0.03     1.45 &   382.03 r
  data arrival time                                                                                         382.03

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.31     175.31
  clock reconvergence pessimism                                                                    0.00     175.31
  clock uncertainty                                                                               50.00     225.31
  fifo1/data_mem_reg_25__55_/clk (d04fyj03yd0b0)                                                            225.31 r
  library hold time                                                              1.00              2.50     227.82
  data required time                                                                                        227.82
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.82
  data arrival time                                                                                        -382.03
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               154.22


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_30__59_/d (d04fyj03yd0b0)                -0.32    38.88     1.00    -0.17    20.17 &   378.57 r
  data arrival time                                                                                         378.57

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.28     172.28
  clock reconvergence pessimism                                                                    0.00     172.28
  clock uncertainty                                                                               50.00     222.28
  fifo1/data_mem_reg_30__59_/clk (d04fyj03yd0b0)                                                            222.28 r
  library hold time                                                              1.00              1.91     224.19
  data required time                                                                                        224.19
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.19
  data arrival time                                                                                        -378.57
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               154.38


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_28__59_/d (d04fyj03yd0b0)                -0.32    38.89     1.00    -0.17    20.08 &   378.48 r
  data arrival time                                                                                         378.48

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.09     172.09
  clock reconvergence pessimism                                                                    0.00     172.09
  clock uncertainty                                                                               50.00     222.09
  fifo1/data_mem_reg_28__59_/clk (d04fyj03yd0b0)                                                            222.09 r
  library hold time                                                              1.00              1.87     223.96
  data required time                                                                                        223.96
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.96
  data arrival time                                                                                        -378.48
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               154.52


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[29] (in)                                                       12.12                       6.66 &   339.99 r
  din1[29] (net)                               2     1.65 
  place356/a (d04bfn00ynue3)                                 -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                           7.20     1.00              9.40 &   349.55 r
  n357 (net)                                   2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                           -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                    12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                            32    23.80 
  fifo1/data_mem_reg_6__29_/d (d04fyj03yd0b0)                -0.57    35.66     1.00    -0.06     5.68 &   380.90 r
  data arrival time                                                                                        380.90

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.39     174.39
  clock reconvergence pessimism                                                                   0.00     174.39
  clock uncertainty                                                                              50.00     224.39
  fifo1/data_mem_reg_6__29_/clk (d04fyj03yd0b0)                                                            224.39 r
  library hold time                                                             1.00              1.98     226.37
  data required time                                                                                       226.37
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.37
  data arrival time                                                                                       -380.90
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              154.54


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_0__6_/d (d04fyj03yd0c0)                -1.77    35.41     1.00    -0.18    19.34 &   382.06 r
  data arrival time                                                                                       382.06

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.95     175.95
  clock reconvergence pessimism                                                                  0.00     175.95
  clock uncertainty                                                                             50.00     225.95
  fifo1/data_mem_reg_0__6_/clk (d04fyj03yd0c0)                                                            225.95 r
  library hold time                                                            1.00              1.58     227.52
  data required time                                                                                      227.52
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.52
  data arrival time                                                                                      -382.06
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             154.54


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_18__29_/d (d04fyj03yd0b0)                -0.52    33.13     1.00    -0.05     4.42 &   379.65 r
  data arrival time                                                                                         379.65

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.02     173.02
  clock reconvergence pessimism                                                                    0.00     173.02
  clock uncertainty                                                                               50.00     223.02
  fifo1/data_mem_reg_18__29_/clk (d04fyj03yd0b0)                                                            223.02 r
  library hold time                                                              1.00              2.08     225.10
  data required time                                                                                        225.10
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.10
  data arrival time                                                                                        -379.65
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               154.55


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_13__23_/d (d04fyj03yd0b0)                -0.83    48.00     1.00    -0.09    23.81 &   387.19 r
  data arrival time                                                                                         387.19

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.41     180.41
  clock reconvergence pessimism                                                                    0.00     180.41
  clock uncertainty                                                                               50.00     230.41
  fifo1/data_mem_reg_13__23_/clk (d04fyj03yd0b0)                                                            230.41 r
  library hold time                                                              1.00              2.12     232.52
  data required time                                                                                        232.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.52
  data arrival time                                                                                        -387.19
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               154.66


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_26__46_/d (d04fyj03yd0b0)                -0.33    40.49     1.00    -0.17     9.09 &   381.97 r
  data arrival time                                                                                         381.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.28     175.28
  clock reconvergence pessimism                                                                    0.00     175.28
  clock uncertainty                                                                               50.00     225.28
  fifo1/data_mem_reg_26__46_/clk (d04fyj03yd0b0)                                                            225.28 r
  library hold time                                                              1.00              1.87     227.15
  data required time                                                                                        227.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.15
  data arrival time                                                                                        -381.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               154.82


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_6__9_/d (d04fyj03yd0c0)                -1.11    35.64     1.00    -0.11    16.20 &   381.44 r
  data arrival time                                                                                       381.44

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.04     175.04
  clock reconvergence pessimism                                                                  0.00     175.04
  clock uncertainty                                                                             50.00     225.04
  fifo1/data_mem_reg_6__9_/clk (d04fyj03yd0c0)                                                            225.04 r
  library hold time                                                            1.00              1.57     226.61
  data required time                                                                                      226.61
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.61
  data arrival time                                                                                      -381.44
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             154.83


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_9__54_/d (d04fyj03yd0b0)                -0.21    22.67     1.00    -0.11     3.53 &   373.13 r
  data arrival time                                                                                        373.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.95     165.95
  clock reconvergence pessimism                                                                   0.00     165.95
  clock uncertainty                                                                              50.00     215.95
  fifo1/data_mem_reg_9__54_/clk (d04fyj03yd0b0)                                                            215.95 r
  library hold time                                                             1.00              2.30     218.24
  data required time                                                                                       218.24
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.24
  data arrival time                                                                                       -373.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              154.89


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_20__59_/d (d04fyj03yd0b0)                -0.32    38.90     1.00    -0.17    20.10 &   378.50 r
  data arrival time                                                                                         378.50

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.60     171.60
  clock reconvergence pessimism                                                                    0.00     171.60
  clock uncertainty                                                                               50.00     221.60
  fifo1/data_mem_reg_20__59_/clk (d04fyj03yd0b0)                                                            221.60 r
  library hold time                                                              1.00              1.85     223.45
  data required time                                                                                        223.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.45
  data arrival time                                                                                        -378.50
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.04


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_27__61_/d (d04fyj03yd0b0)                 0.00    10.49     1.00     0.00     4.66 &   374.70 f
  data arrival time                                                                                         374.70

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.23     172.23
  clock reconvergence pessimism                                                                    0.00     172.23
  clock uncertainty                                                                               50.00     222.23
  fifo1/data_mem_reg_27__61_/clk (d04fyj03yd0b0)                                                            222.23 r
  library hold time                                                              1.00             -2.59     219.64
  data required time                                                                                        219.64
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.64
  data arrival time                                                                                        -374.70
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.06


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_9__59_/d (d04fyj03yd0b0)                -0.32    38.56     1.00    -0.16    17.94 &   376.34 r
  data arrival time                                                                                        376.34

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.42     169.42
  clock reconvergence pessimism                                                                   0.00     169.42
  clock uncertainty                                                                              50.00     219.42
  fifo1/data_mem_reg_9__59_/clk (d04fyj03yd0b0)                                                            219.42 r
  library hold time                                                             1.00              1.85     221.27
  data required time                                                                                       221.27
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.27
  data arrival time                                                                                       -376.34
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              155.07


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_26__47_/d (d04fyj03yd0c0)                 0.00     9.91     1.00     0.00     0.95 &   380.11 r
  data arrival time                                                                                         380.11

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.31     173.31
  clock reconvergence pessimism                                                                    0.00     173.31
  clock uncertainty                                                                               50.00     223.31
  fifo1/data_mem_reg_26__47_/clk (d04fyj03yd0c0)                                                            223.31 r
  library hold time                                                              1.00              1.73     225.04
  data required time                                                                                        225.04
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.04
  data arrival time                                                                                        -380.11
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.07


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_7__59_/d (d04fyj03yd0b0)                -0.30    36.06     1.00    -0.15    14.05 &   372.45 r
  data arrival time                                                                                        372.45

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.33     165.33
  clock reconvergence pessimism                                                                   0.00     165.33
  clock uncertainty                                                                              50.00     215.33
  fifo1/data_mem_reg_7__59_/clk (d04fyj03yd0b0)                                                            215.33 r
  library hold time                                                             1.00              1.92     217.25
  data required time                                                                                       217.25
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.25
  data arrival time                                                                                       -372.45
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              155.20


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_6__14_/d (d04fyj03yd0b0)                 0.00    38.99     1.00     0.00    15.69 &   383.62 r
  data arrival time                                                                                        383.62

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.53     176.53
  clock reconvergence pessimism                                                                   0.00     176.53
  clock uncertainty                                                                              50.00     226.53
  fifo1/data_mem_reg_6__14_/clk (d04fyj03yd0b0)                                                            226.53 r
  library hold time                                                             1.00              1.84     228.37
  data required time                                                                                       228.37
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.37
  data arrival time                                                                                       -383.62
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              155.25


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_18__61_/d (d04fyj03yd0b0)                 0.00    10.49     1.00     0.00     4.65 &   374.69 f
  data arrival time                                                                                         374.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.01     172.01
  clock reconvergence pessimism                                                                    0.00     172.01
  clock uncertainty                                                                               50.00     222.01
  fifo1/data_mem_reg_18__61_/clk (d04fyj03yd0b0)                                                            222.01 r
  library hold time                                                              1.00             -2.58     219.43
  data required time                                                                                        219.43
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.43
  data arrival time                                                                                        -374.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.27


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_8__4_/d (d04fyj03yd0c0)                 0.00    32.19     1.00     0.00    18.37 &   383.89 r
  data arrival time                                                                                       383.89

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.93     176.93
  clock reconvergence pessimism                                                                  0.00     176.93
  clock uncertainty                                                                             50.00     226.93
  fifo1/data_mem_reg_8__4_/clk (d04fyj03yd0c0)                                                            226.93 r
  library hold time                                                            1.00              1.68     228.61
  data required time                                                                                      228.61
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.61
  data arrival time                                                                                      -383.89
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             155.28


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_26__49_/d (d04fyj03yd0b0)                -0.41    37.22     1.00    -0.21     6.17 &   383.35 r
  data arrival time                                                                                         383.35

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.11     176.11
  clock reconvergence pessimism                                                                    0.00     176.11
  clock uncertainty                                                                               50.00     226.11
  fifo1/data_mem_reg_26__49_/clk (d04fyj03yd0b0)                                                            226.11 r
  library hold time                                                              1.00              1.95     228.06
  data required time                                                                                        228.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.06
  data arrival time                                                                                        -383.35
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.28


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_30__6_/d (d04fyj03yd0c0)                -1.64    33.62     1.00    -0.17    16.25 &   378.98 r
  data arrival time                                                                                        378.98

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.04     172.04
  clock reconvergence pessimism                                                                   0.00     172.04
  clock uncertainty                                                                              50.00     222.04
  fifo1/data_mem_reg_30__6_/clk (d04fyj03yd0c0)                                                            222.04 r
  library hold time                                                             1.00              1.63     223.66
  data required time                                                                                       223.66
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.66
  data arrival time                                                                                       -378.98
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              155.31


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_18__59_/d (d04fyj03yd0b0)                -0.32    38.93     1.00    -0.17    20.93 &   379.33 r
  data arrival time                                                                                         379.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.08     172.08
  clock reconvergence pessimism                                                                    0.00     172.08
  clock uncertainty                                                                               50.00     222.08
  fifo1/data_mem_reg_18__59_/clk (d04fyj03yd0b0)                                                            222.08 r
  library hold time                                                              1.00              1.86     223.94
  data required time                                                                                        223.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.94
  data arrival time                                                                                        -379.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.39


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_7__4_/d (d04fyj03yd0b0)                 0.00    32.16     1.00     0.00    18.02 &   383.54 r
  data arrival time                                                                                       383.54

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.96     175.96
  clock reconvergence pessimism                                                                  0.00     175.96
  clock uncertainty                                                                             50.00     225.96
  fifo1/data_mem_reg_7__4_/clk (d04fyj03yd0b0)                                                            225.96 r
  library hold time                                                            1.00              2.10     228.06
  data required time                                                                                      228.06
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.06
  data arrival time                                                                                      -383.54
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             155.48


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[29] (in)                                                       12.12                       6.66 &   339.99 r
  din1[29] (net)                               2     1.65 
  place356/a (d04bfn00ynue3)                                 -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                           7.20     1.00              9.40 &   349.55 r
  n357 (net)                                   2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                           -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                    12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                            32    23.80 
  fifo1/data_mem_reg_2__29_/d (d04fyj03yd0b0)                -0.74    45.70     1.00    -0.08    10.02 &   385.24 r
  data arrival time                                                                                        385.24

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.85     177.85
  clock reconvergence pessimism                                                                   0.00     177.85
  clock uncertainty                                                                              50.00     227.85
  fifo1/data_mem_reg_2__29_/clk (d04fyj03yd0b0)                                                            227.85 r
  library hold time                                                             1.00              1.90     229.74
  data required time                                                                                       229.74
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.74
  data arrival time                                                                                       -385.24
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              155.50


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_27__59_/d (d04fyj03yd0b0)                -0.32    38.96     1.00    -0.17    21.26 &   379.66 r
  data arrival time                                                                                         379.66

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.28     172.28
  clock reconvergence pessimism                                                                    0.00     172.28
  clock uncertainty                                                                               50.00     222.28
  fifo1/data_mem_reg_27__59_/clk (d04fyj03yd0b0)                                                            222.28 r
  library hold time                                                              1.00              1.86     224.14
  data required time                                                                                        224.14
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.14
  data arrival time                                                                                        -379.66
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.51


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                           -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                    11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                          16    12.28 
  fifo1/data_mem_reg_8__7_/d (d04fyj03yd0b0)                 0.00    20.15     1.00     0.00    10.05 &   385.65 r
  data arrival time                                                                                       385.65

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             177.67     177.67
  clock reconvergence pessimism                                                                  0.00     177.67
  clock uncertainty                                                                             50.00     227.67
  fifo1/data_mem_reg_8__7_/clk (d04fyj03yd0b0)                                                            227.67 r
  library hold time                                                            1.00              2.42     230.08
  data required time                                                                                      230.08
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      230.08
  data arrival time                                                                                      -385.65
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             155.57


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_24__7_/d (d04fyj03yd0c0)                 0.00    19.79     1.00     0.00     7.86 &   383.47 r
  data arrival time                                                                                        383.47

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.20     176.20
  clock reconvergence pessimism                                                                   0.00     176.20
  clock uncertainty                                                                              50.00     226.20
  fifo1/data_mem_reg_24__7_/clk (d04fyj03yd0c0)                                                            226.20 r
  library hold time                                                             1.00              1.67     227.87
  data required time                                                                                       227.87
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.87
  data arrival time                                                                                       -383.47
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              155.59


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_19__59_/d (d04fyj03yd0b0)                -0.32    38.61     1.00    -0.16    18.46 &   376.86 r
  data arrival time                                                                                         376.86

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.21     169.21
  clock reconvergence pessimism                                                                    0.00     169.21
  clock uncertainty                                                                               50.00     219.21
  fifo1/data_mem_reg_19__59_/clk (d04fyj03yd0b0)                                                            219.21 r
  library hold time                                                              1.00              1.92     221.12
  data required time                                                                                        221.12
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.12
  data arrival time                                                                                        -376.86
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               155.73


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_25__9_/d (d04fyj03yd0b0)                -1.11    35.65     1.00    -0.11    16.65 &   381.89 r
  data arrival time                                                                                        381.89

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.10     174.10
  clock reconvergence pessimism                                                                   0.00     174.10
  clock uncertainty                                                                              50.00     224.10
  fifo1/data_mem_reg_25__9_/clk (d04fyj03yd0b0)                                                            224.10 r
  library hold time                                                             1.00              1.97     226.07
  data required time                                                                                       226.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.07
  data arrival time                                                                                       -381.89
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              155.82


  Startpoint: test_si8 (input port clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                   0.00       0.00
  input external delay                                                                             333.33     333.33 f
  test_si8 (in)                                                          15.72                       8.56 &   341.89 f
  test_si8 (net)                                  2     6.01 
  init_mask_in0_seed5_reg_45_/si (d04fyj03yd0b0)                -2.01    19.66     1.00    -1.02     6.33 &   348.22 f
  data arrival time                                                                                           348.22

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.23     156.23
  clock reconvergence pessimism                                                                      0.00     156.23
  clock uncertainty                                                                                 50.00     206.23
  init_mask_in0_seed5_reg_45_/clk (d04fyj03yd0b0)                                                             206.23 r
  library hold time                                                                1.00            -14.08     192.15
  data required time                                                                                          192.15
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.15
  data arrival time                                                                                          -348.22
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 156.07


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_0__4_/d (d04fyj03yd0c0)                 0.00    32.18     1.00     0.00    18.29 &   383.81 r
  data arrival time                                                                                       383.81

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.95     175.95
  clock reconvergence pessimism                                                                  0.00     175.95
  clock uncertainty                                                                             50.00     225.95
  fifo1/data_mem_reg_0__4_/clk (d04fyj03yd0c0)                                                            225.95 r
  library hold time                                                            1.00              1.59     227.54
  data required time                                                                                      227.54
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.54
  data arrival time                                                                                      -383.81
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             156.28


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/data_mem_reg_1__61_/d (d04fyj03yd0b0)                -1.86    14.02     1.00    -0.69     5.83 &   358.80 f
  data arrival time                                                                                        358.80

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              155.50     155.50
  clock reconvergence pessimism                                                                   0.00     155.50
  clock uncertainty                                                                              50.00     205.50
  fifo1/data_mem_reg_1__61_/clk (d04fyj03yd0b0)                                                            205.50 r
  library hold time                                                             1.00             -3.03     202.46
  data required time                                                                                       202.46
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       202.46
  data arrival time                                                                                       -358.80
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              156.34


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_8__59_/d (d04fyj03yd0b0)                -0.30    36.02     1.00    -0.15    13.66 &   372.06 r
  data arrival time                                                                                        372.06

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.71     163.71
  clock reconvergence pessimism                                                                   0.00     163.71
  clock uncertainty                                                                              50.00     213.71
  fifo1/data_mem_reg_8__59_/clk (d04fyj03yd0b0)                                                            213.71 r
  library hold time                                                             1.00              1.99     215.71
  data required time                                                                                       215.71
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.71
  data arrival time                                                                                       -372.06
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              156.35


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_21__4_/d (d04fyj03yd0c0)                 0.00    31.72     1.00     0.00    16.26 &   381.78 r
  data arrival time                                                                                        381.78

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.60     173.60
  clock reconvergence pessimism                                                                   0.00     173.60
  clock uncertainty                                                                              50.00     223.60
  fifo1/data_mem_reg_21__4_/clk (d04fyj03yd0c0)                                                            223.60 r
  library hold time                                                             1.00              1.67     225.27
  data required time                                                                                       225.27
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.27
  data arrival time                                                                                       -381.78
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              156.51


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_21__9_/d (d04fyj03yd0b0)                -1.15    36.76     1.00    -0.12    15.51 &   380.75 r
  data arrival time                                                                                        380.75

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.20     172.20
  clock reconvergence pessimism                                                                   0.00     172.20
  clock uncertainty                                                                              50.00     222.20
  fifo1/data_mem_reg_21__9_/clk (d04fyj03yd0b0)                                                            222.20 r
  library hold time                                                             1.00              1.96     224.16
  data required time                                                                                       224.16
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.16
  data arrival time                                                                                       -380.75
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              156.59


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_23__23_/d (d04fyj03yd0b0)                -0.51    30.66     1.00    -0.05     7.70 &   371.08 r
  data arrival time                                                                                         371.08

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.35     162.35
  clock reconvergence pessimism                                                                    0.00     162.35
  clock uncertainty                                                                               50.00     212.35
  fifo1/data_mem_reg_23__23_/clk (d04fyj03yd0b0)                                                            212.35 r
  library hold time                                                              1.00              2.13     214.48
  data required time                                                                                        214.48
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.48
  data arrival time                                                                                        -371.08
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               156.60


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[19] (in)                                                       14.46                       8.20 &   341.53 r
  din1[19] (net)                               2     2.07 
  place399/a (d04bfn00ynud5)                                 -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                           9.97     1.00              9.87 &   351.53 r
  n400 (net)                                   2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                           -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                     6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                           32    24.86 
  fifo1/data_mem_reg_2__19_/d (d04fyj03yd0b0)                -0.27    19.54     1.00    -0.03     4.09 &   383.94 r
  data arrival time                                                                                        383.94

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.88     174.88
  clock reconvergence pessimism                                                                   0.00     174.88
  clock uncertainty                                                                              50.00     224.88
  fifo1/data_mem_reg_2__19_/clk (d04fyj03yd0b0)                                                            224.88 r
  library hold time                                                             1.00              2.41     227.29
  data required time                                                                                       227.29
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.29
  data arrival time                                                                                       -383.94
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              156.65


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_24__59_/d (d04fyj03yd0b0)                -0.30    36.12     1.00    -0.15    14.46 &   372.86 r
  data arrival time                                                                                         372.86

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.25     164.25
  clock reconvergence pessimism                                                                    0.00     164.25
  clock uncertainty                                                                               50.00     214.25
  fifo1/data_mem_reg_24__59_/clk (d04fyj03yd0b0)                                                            214.25 r
  library hold time                                                              1.00              1.94     216.18
  data required time                                                                                        216.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.18
  data arrival time                                                                                        -372.86
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               156.68


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_12__13_/d (d04fyj03yd0b0)                 0.00    52.56     1.00     0.00    16.81 &   381.98 r
  data arrival time                                                                                         381.98

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.71     172.71
  clock reconvergence pessimism                                                                    0.00     172.71
  clock uncertainty                                                                               50.00     222.71
  fifo1/data_mem_reg_12__13_/clk (d04fyj03yd0b0)                                                            222.71 r
  library hold time                                                              1.00              2.46     225.17
  data required time                                                                                        225.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.17
  data arrival time                                                                                        -381.98
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               156.81


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_27__29_/d (d04fyj03yd0b0)                -0.57    35.64     1.00    -0.06     5.30 &   380.53 r
  data arrival time                                                                                         380.53

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.64     171.64
  clock reconvergence pessimism                                                                    0.00     171.64
  clock uncertainty                                                                               50.00     221.64
  fifo1/data_mem_reg_27__29_/clk (d04fyj03yd0b0)                                                            221.64 r
  library hold time                                                              1.00              1.98     223.62
  data required time                                                                                        223.62
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.62
  data arrival time                                                                                        -380.53
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               156.90


  Startpoint: din1[22] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[22] (in)                                                       11.49                       6.23 &   339.56 r
  din1[22] (net)                               2     1.53 
  place375/a (d04bfn00ynue3)                                  0.00    11.50     1.00     0.00     0.22 &   339.78 r
  place375/o (d04bfn00ynue3)                                           6.64     1.00              9.13 &   348.91 r
  n376 (net)                                   2     7.39 
  place1941/a (d04bfn00yduo0)                                -1.50    18.60     1.00    -0.16     7.95 &   356.86 r
  place1941/o (d04bfn00yduo0)                                          5.31     1.00             11.95 &   368.81 r
  n2998 (net)                                 34    34.04 
  fifo1/data_mem_reg_2__22_/d (d04fyj03yd0b0)                -1.00   114.54     1.00    -0.51    24.63 &   393.45 r
  data arrival time                                                                                        393.45

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              179.59     179.59
  clock reconvergence pessimism                                                                   0.00     179.59
  clock uncertainty                                                                              50.00     229.59
  fifo1/data_mem_reg_2__22_/clk (d04fyj03yd0b0)                                                            229.59 r
  library hold time                                                             1.00              6.89     236.48
  data required time                                                                                       236.48
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       236.48
  data arrival time                                                                                       -393.45
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              156.97


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_26__59_/d (d04fyj03yd0b0)                -0.31    37.24     1.00    -0.16    13.96 &   372.36 r
  data arrival time                                                                                         372.36

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.48     163.48
  clock reconvergence pessimism                                                                    0.00     163.48
  clock uncertainty                                                                               50.00     213.48
  fifo1/data_mem_reg_26__59_/clk (d04fyj03yd0b0)                                                            213.48 r
  library hold time                                                              1.00              1.90     215.37
  data required time                                                                                        215.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.37
  data arrival time                                                                                        -372.36
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               156.99


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_16__6_/d (d04fyj03yd0c0)                -1.63    33.67     1.00    -0.17    14.90 &   377.62 r
  data arrival time                                                                                        377.62

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.06     169.06
  clock reconvergence pessimism                                                                   0.00     169.06
  clock uncertainty                                                                              50.00     219.06
  fifo1/data_mem_reg_16__6_/clk (d04fyj03yd0c0)                                                            219.06 r
  library hold time                                                             1.00              1.54     220.60
  data required time                                                                                       220.60
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.60
  data arrival time                                                                                       -377.62
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              157.03


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[10] (in)                                                       11.97                       6.51 &   339.84 r
  din1[10] (net)                               2     1.60 
  route11/a (d04bfn00ynud5)                                   0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                            6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                  1     4.97 
  place408/a (d04bfn00yduk0)                                 -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                           4.55     1.00              9.39 &   363.13 r
  n409 (net)                                   3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                           -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                    11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                           17    12.97 
  fifo1/data_mem_reg_2__10_/d (d04fyj03nd0b0)                -0.32    20.47     1.00    -0.04     7.36 &   385.77 r
  data arrival time                                                                                        385.77

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.63     175.63
  clock reconvergence pessimism                                                                   0.00     175.63
  clock uncertainty                                                                              50.00     225.63
  fifo1/data_mem_reg_2__10_/clk (d04fyj03nd0b0)                                                            225.63 r
  library hold time                                                             1.00              3.05     228.68
  data required time                                                                                       228.68
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.68
  data arrival time                                                                                       -385.77
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              157.09


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_25__61_/d (d04fyj03yd0b0)                 0.00    10.36     1.00     0.00     4.11 &   374.16 f
  data arrival time                                                                                         374.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.65     169.65
  clock reconvergence pessimism                                                                    0.00     169.65
  clock uncertainty                                                                               50.00     219.65
  fifo1/data_mem_reg_25__61_/clk (d04fyj03yd0b0)                                                            219.65 r
  library hold time                                                              1.00             -2.59     217.06
  data required time                                                                                        217.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.06
  data arrival time                                                                                        -374.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               157.10


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[46] (in)                                                       11.54                       6.20 &   339.53 r
  din1[46] (net)                               2     1.52 
  place326/a (d04bfn00ynud5)                                  0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                           9.46     1.00              9.43 &   349.14 r
  n327 (net)                                   2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                           -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                     4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                           32    24.17 
  fifo1/data_mem_reg_9__46_/d (d04fyj03yd0c0)                -0.12    15.96     1.00    -0.07     1.92 &   374.79 r
  data arrival time                                                                                        374.79

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.97     165.97
  clock reconvergence pessimism                                                                   0.00     165.97
  clock uncertainty                                                                              50.00     215.97
  fifo1/data_mem_reg_9__46_/clk (d04fyj03yd0c0)                                                            215.97 r
  library hold time                                                             1.00              1.70     217.67
  data required time                                                                                       217.67
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.67
  data arrival time                                                                                       -374.79
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              157.12


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[52] (in)                                                        13.87                       7.81 &   341.14 r
  din1[52] (net)                                2     1.96 
  place337/a (d04bfn00ynud5)                                  -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                           10.95     1.00              9.88 &   351.35 r
  n338 (net)                                    2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                            -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                      8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                             32    24.40 
  fifo1/data_mem_reg_26__52_/d (d04fyj03yd0b0)                 0.00    18.19     1.00     0.00     2.49 &   385.87 r
  data arrival time                                                                                         385.87

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.31     176.31
  clock reconvergence pessimism                                                                    0.00     176.31
  clock uncertainty                                                                               50.00     226.31
  fifo1/data_mem_reg_26__52_/clk (d04fyj03yd0b0)                                                            226.31 r
  library hold time                                                              1.00              2.44     228.74
  data required time                                                                                        228.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.74
  data arrival time                                                                                        -385.87
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               157.13


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_30__4_/d (d04fyj03yd0b0)                 0.00    31.95     1.00     0.00    15.80 &   381.32 r
  data arrival time                                                                                        381.32

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.11     172.11
  clock reconvergence pessimism                                                                   0.00     172.11
  clock uncertainty                                                                              50.00     222.11
  fifo1/data_mem_reg_30__4_/clk (d04fyj03yd0b0)                                                            222.11 r
  library hold time                                                             1.00              2.06     224.17
  data required time                                                                                       224.17
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.17
  data arrival time                                                                                       -381.32
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              157.15


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_1__54_/d (d04fyj03yd0b0)                -0.38    40.93     1.00    -0.20    11.60 &   381.20 r
  data arrival time                                                                                        381.20

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.23     172.23
  clock reconvergence pessimism                                                                   0.00     172.23
  clock uncertainty                                                                              50.00     222.23
  fifo1/data_mem_reg_1__54_/clk (d04fyj03yd0b0)                                                            222.23 r
  library hold time                                                             1.00              1.81     224.03
  data required time                                                                                       224.03
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.03
  data arrival time                                                                                       -381.20
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              157.17


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_20__24_/d (d04fyj03yd0b0)                -0.45    28.92     1.00    -0.05     6.31 &   389.59 r
  data arrival time                                                                                         389.59

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.19     180.19
  clock reconvergence pessimism                                                                    0.00     180.19
  clock uncertainty                                                                               50.00     230.19
  fifo1/data_mem_reg_20__24_/clk (d04fyj03yd0b0)                                                            230.19 r
  library hold time                                                              1.00              2.18     232.38
  data required time                                                                                        232.38
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.38
  data arrival time                                                                                        -389.59
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               157.21


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[17] (in)                                                       13.32                       7.44 &   340.77 r
  din1[17] (net)                               2     1.86 
  place395/a (d04bfn00ynud5)                                 -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                          10.04     1.00              9.68 &   350.78 r
  n396 (net)                                   2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                           -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                    10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                           9     8.74 
  fifo1/data_mem_reg_5__17_/d (d04fyj03yd0b0)                 0.00    15.78     1.00     0.00     3.18 &   379.12 r
  data arrival time                                                                                        379.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.38     169.38
  clock reconvergence pessimism                                                                   0.00     169.38
  clock uncertainty                                                                              50.00     219.38
  fifo1/data_mem_reg_5__17_/clk (d04fyj03yd0b0)                                                            219.38 r
  library hold time                                                             1.00              2.51     221.89
  data required time                                                                                       221.89
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.89
  data arrival time                                                                                       -379.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              157.24


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_11__10_/d (d04fyj03nd0b0)                -0.33    20.65     1.00    -0.04     8.06 &   386.47 r
  data arrival time                                                                                         386.47

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.13     176.13
  clock reconvergence pessimism                                                                    0.00     176.13
  clock uncertainty                                                                               50.00     226.13
  fifo1/data_mem_reg_11__10_/clk (d04fyj03nd0b0)                                                            226.13 r
  library hold time                                                              1.00              3.04     229.17
  data required time                                                                                        229.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        229.17
  data arrival time                                                                                        -386.47
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               157.30


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[10] (in)                                                       11.97                       6.51 &   339.84 r
  din1[10] (net)                               2     1.60 
  route11/a (d04bfn00ynud5)                                   0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                            6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                  1     4.97 
  place408/a (d04bfn00yduk0)                                 -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                           4.55     1.00              9.39 &   363.13 r
  n409 (net)                                   3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                           -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                    11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                           17    12.97 
  fifo1/data_mem_reg_6__10_/d (d04fyj03yd0c0)                -0.29    18.55     1.00    -0.03     4.88 &   383.29 r
  data arrival time                                                                                        383.29

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.14     174.14
  clock reconvergence pessimism                                                                   0.00     174.14
  clock uncertainty                                                                              50.00     224.14
  fifo1/data_mem_reg_6__10_/clk (d04fyj03yd0c0)                                                            224.14 r
  library hold time                                                             1.00              1.67     225.81
  data required time                                                                                       225.81
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.81
  data arrival time                                                                                       -383.29
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              157.47


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[0] (in)                                                       12.45                       6.84 &   340.17 r
  din1[0] (net)                               2     1.70 
  place419/a (d04bfn00ynud5)                                -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                          8.63     1.00              8.84 &   349.30 r
  n420 (net)                                  2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                           0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                    5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                          32    25.89 
  fifo1/data_mem_reg_8__0_/d (d04fyj03yd0b0)                -0.35    38.69     1.00    -0.18     8.29 &   385.01 r
  data arrival time                                                                                       385.01

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.59     175.59
  clock reconvergence pessimism                                                                  0.00     175.59
  clock uncertainty                                                                             50.00     225.59
  fifo1/data_mem_reg_8__0_/clk (d04fyj03yd0b0)                                                            225.59 r
  library hold time                                                            1.00              1.92     227.51
  data required time                                                                                      227.51
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.51
  data arrival time                                                                                      -385.01
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             157.49


  Startpoint: din1[15] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[15] (in)                                                        14.63                       8.31 &   341.64 r
  din1[15] (net)                                2     2.10 
  place391/a (d04bfn00ynud5)                                  -0.23    14.66     1.00    -0.03     0.42 &   342.07 r
  place391/o (d04bfn00ynud5)                                            9.12     1.00              9.77 &   351.83 r
  n392 (net)                                    2    11.21 
  fifo1/place160/a (d04bfn00yn0f0)                            -8.14    35.23     1.00    -4.17    17.03 &   368.86 r
  fifo1/place160/o (d04bfn00yn0f0)                                     15.51     1.00             13.94 &   382.80 r
  fifo1/n10403 (net)                           32    24.26 
  fifo1/data_mem_reg_20__15_/d (d04fyj03yd0b0)                -1.37    33.14     1.00    -0.14     3.87 &   386.68 r
  data arrival time                                                                                         386.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               177.02     177.02
  clock reconvergence pessimism                                                                    0.00     177.02
  clock uncertainty                                                                               50.00     227.02
  fifo1/data_mem_reg_20__15_/clk (d04fyj03yd0b0)                                                            227.02 r
  library hold time                                                              1.00              2.08     229.10
  data required time                                                                                        229.10
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        229.10
  data arrival time                                                                                        -386.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               157.58


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_8__6_/d (d04fyj03yd0b0)                -1.87    36.41     1.00    -0.19    23.80 &   386.53 r
  data arrival time                                                                                       386.53

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.91     176.91
  clock reconvergence pessimism                                                                  0.00     176.91
  clock uncertainty                                                                             50.00     226.91
  fifo1/data_mem_reg_8__6_/clk (d04fyj03yd0b0)                                                            226.91 r
  library hold time                                                            1.00              1.99     228.90
  data required time                                                                                      228.90
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.90
  data arrival time                                                                                      -386.53
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             157.63


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_20__20_/d (d04fyj03yd0b0)                -0.24    31.39     1.00    -0.13     3.83 &   388.31 r
  data arrival time                                                                                         388.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               178.45     178.45
  clock reconvergence pessimism                                                                    0.00     178.45
  clock uncertainty                                                                               50.00     228.45
  fifo1/data_mem_reg_20__20_/clk (d04fyj03yd0b0)                                                            228.45 r
  library hold time                                                              1.00              2.12     230.57
  data required time                                                                                        230.57
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        230.57
  data arrival time                                                                                        -388.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               157.74


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/data_mem_reg_31__62_/d (d04fky00wd0a5)                -0.52    11.71     1.00    -0.07     4.64 &   364.15 r
  data arrival time                                                                                         364.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               152.64     152.64
  clock reconvergence pessimism                                                                    0.00     152.64
  clock uncertainty                                                                               50.00     202.64
  fifo1/data_mem_reg_31__62_/clk (d04fky00wd0a5)                                                            202.64 r
  library hold time                                                              1.00              3.73     206.37
  data required time                                                                                        206.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        206.37
  data arrival time                                                                                        -364.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               157.78


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                           -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                    10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                          15    11.49 
  fifo1/data_mem_reg_2__7_/d (d04fyj03yd0b0)                -0.37    19.07     1.00    -0.04     8.15 &   384.24 r
  data arrival time                                                                                       384.24

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             173.83     173.83
  clock reconvergence pessimism                                                                  0.00     173.83
  clock uncertainty                                                                             50.00     223.83
  fifo1/data_mem_reg_2__7_/clk (d04fyj03yd0b0)                                                            223.83 r
  library hold time                                                            1.00              2.36     226.19
  data required time                                                                                      226.19
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.19
  data arrival time                                                                                      -384.24
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             158.05


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/data_mem_reg_15__17_/d (d04fyj03yd0b0)                 0.00    18.89     1.00     0.00     6.95 &   382.89 r
  data arrival time                                                                                         382.89

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.45     172.45
  clock reconvergence pessimism                                                                    0.00     172.45
  clock uncertainty                                                                               50.00     222.45
  fifo1/data_mem_reg_15__17_/clk (d04fyj03yd0b0)                                                            222.45 r
  library hold time                                                              1.00              2.36     224.80
  data required time                                                                                        224.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.80
  data arrival time                                                                                        -382.89
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.08


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_30__7_/d (d04fyj03yd0c0)                 0.00    18.00     1.00     0.00     4.37 &   379.97 r
  data arrival time                                                                                        379.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.05     170.05
  clock reconvergence pessimism                                                                   0.00     170.05
  clock uncertainty                                                                              50.00     220.05
  fifo1/data_mem_reg_30__7_/clk (d04fyj03yd0c0)                                                            220.05 r
  library hold time                                                             1.00              1.66     221.71
  data required time                                                                                       221.71
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.71
  data arrival time                                                                                       -379.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              158.26


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_7__6_/d (d04fyj03yd0b0)                -1.87    36.36     1.00    -0.19    23.50 &   386.23 r
  data arrival time                                                                                       386.23

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.90     175.90
  clock reconvergence pessimism                                                                  0.00     175.90
  clock uncertainty                                                                             50.00     225.90
  fifo1/data_mem_reg_7__6_/clk (d04fyj03yd0b0)                                                            225.90 r
  library hold time                                                            1.00              1.99     227.90
  data required time                                                                                      227.90
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.90
  data arrival time                                                                                      -386.23
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             158.33


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_18__6_/d (d04fyj03yd0c0)                -0.67    31.49     1.00    -0.07    12.26 &   374.99 r
  data arrival time                                                                                        374.99

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.99     164.99
  clock reconvergence pessimism                                                                   0.00     164.99
  clock uncertainty                                                                              50.00     214.99
  fifo1/data_mem_reg_18__6_/clk (d04fyj03yd0c0)                                                            214.99 r
  library hold time                                                             1.00              1.62     216.61
  data required time                                                                                       216.61
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.61
  data arrival time                                                                                       -374.99
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              158.38


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_16__54_/d (d04fyj03yd0c0)                -0.14    15.24     1.00    -0.07     2.09 &   371.69 r
  data arrival time                                                                                         371.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.63     161.63
  clock reconvergence pessimism                                                                    0.00     161.63
  clock uncertainty                                                                               50.00     211.63
  fifo1/data_mem_reg_16__54_/clk (d04fyj03yd0c0)                                                            211.63 r
  library hold time                                                              1.00              1.68     213.31
  data required time                                                                                        213.31
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.31
  data arrival time                                                                                        -371.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.38


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_23__61_/d (d04fyj03yd0b0)                 0.00    10.51     1.00     0.00     4.76 &   374.80 f
  data arrival time                                                                                         374.80

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.00     169.00
  clock reconvergence pessimism                                                                    0.00     169.00
  clock uncertainty                                                                               50.00     219.00
  fifo1/data_mem_reg_23__61_/clk (d04fyj03yd0b0)                                                            219.00 r
  library hold time                                                              1.00             -2.60     216.41
  data required time                                                                                        216.41
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.41
  data arrival time                                                                                        -374.80
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.40


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_25__59_/d (d04fyj03yd0b0)                -0.32    38.97     1.00    -0.17    21.40 &   379.80 r
  data arrival time                                                                                         379.80

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.49     169.49
  clock reconvergence pessimism                                                                    0.00     169.49
  clock uncertainty                                                                               50.00     219.49
  fifo1/data_mem_reg_25__59_/clk (d04fyj03yd0b0)                                                            219.49 r
  library hold time                                                              1.00              1.89     221.37
  data required time                                                                                        221.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.37
  data arrival time                                                                                        -379.80
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.42


  Startpoint: din1[22] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__22_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[22] (in)                                                        11.49                       6.23 &   339.56 r
  din1[22] (net)                                2     1.53 
  place375/a (d04bfn00ynue3)                                   0.00    11.50     1.00     0.00     0.22 &   339.78 r
  place375/o (d04bfn00ynue3)                                            6.64     1.00              9.13 &   348.91 r
  n376 (net)                                    2     7.39 
  place1941/a (d04bfn00yduo0)                                 -1.50    18.60     1.00    -0.16     7.95 &   356.86 r
  place1941/o (d04bfn00yduo0)                                           5.31     1.00             11.95 &   368.81 r
  n2998 (net)                                  34    34.04 
  fifo1/data_mem_reg_27__22_/d (d04fyj03yd0b0)                -0.91   104.35     1.00    -0.47    18.50 &   387.31 r
  data arrival time                                                                                         387.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.88     172.88
  clock reconvergence pessimism                                                                    0.00     172.88
  clock uncertainty                                                                               50.00     222.88
  fifo1/data_mem_reg_27__22_/clk (d04fyj03yd0b0)                                                            222.88 r
  library hold time                                                              1.00              5.91     228.79
  data required time                                                                                        228.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.79
  data arrival time                                                                                        -387.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.52


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_23__59_/d (d04fyj03yd0b0)                -0.32    38.94     1.00    -0.17    21.07 &   379.46 r
  data arrival time                                                                                         379.46

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.03     169.03
  clock reconvergence pessimism                                                                    0.00     169.03
  clock uncertainty                                                                               50.00     219.03
  fifo1/data_mem_reg_23__59_/clk (d04fyj03yd0b0)                                                            219.03 r
  library hold time                                                              1.00              1.87     220.90
  data required time                                                                                        220.90
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.90
  data arrival time                                                                                        -379.46
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.57


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_17__23_/d (d04fyj03yd0b0)                -0.59    35.19     1.00    -0.06     9.93 &   373.31 r
  data arrival time                                                                                         373.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.74     162.74
  clock reconvergence pessimism                                                                    0.00     162.74
  clock uncertainty                                                                               50.00     212.74
  fifo1/data_mem_reg_17__23_/clk (d04fyj03yd0b0)                                                            212.74 r
  library hold time                                                              1.00              1.99     214.73
  data required time                                                                                        214.73
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.73
  data arrival time                                                                                        -373.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.57


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                           -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                    11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                          16    12.28 
  fifo1/data_mem_reg_0__7_/d (d04fyj03yd0b0)                 0.00    19.84     1.00     0.00     8.32 &   383.92 r
  data arrival time                                                                                       383.92

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             172.83     172.83
  clock reconvergence pessimism                                                                  0.00     172.83
  clock uncertainty                                                                             50.00     222.83
  fifo1/data_mem_reg_0__7_/clk (d04fyj03yd0b0)                                                            222.83 r
  library hold time                                                            1.00              2.37     225.20
  data required time                                                                                      225.20
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      225.20
  data arrival time                                                                                      -383.92
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             158.72


  Startpoint: din1[48] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__48_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[48] (in)                                                        12.38                       6.79 &   340.13 r
  din1[48] (net)                                2     1.68 
  place328/a (d04bfn00ynud5)                                  -0.23    12.39     1.00    -0.03     0.26 &   340.38 r
  place328/o (d04bfn00ynud5)                                            7.05     1.00              9.61 &   350.00 r
  n329 (net)                                    2     5.33 
  place1790/a (d04inn00ynub3)                                  0.00     7.25     1.00     0.00     0.40 &   350.40 r
  place1790/o1 (d04inn00ynub3)                                          5.15     1.00              5.05 &   355.46 f
  n2828 (net)                                   1     1.83 
  place1791/a (d04inn00ynud0)                                 -0.23     5.22     1.00    -0.04     0.39 &   355.84 f
  place1791/o1 (d04inn00ynud0)                                          7.47     1.00              4.23 &   360.07 r
  n2829 (net)                                   1     8.48 
  fifo1/place134/a (d04bfn00yduk0)                            -5.59    31.27     1.00    -2.99    13.02 &   373.09 r
  fifo1/place134/o (d04bfn00yduk0)                                      5.33     1.00             11.21 &   384.30 r
  fifo1/n670 (net)                             32    24.83 
  fifo1/data_mem_reg_26__48_/d (d04fyj03yd0b0)                -0.39    24.85     1.00    -0.04     2.95 &   387.25 r
  data arrival time                                                                                         387.25

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.23     176.23
  clock reconvergence pessimism                                                                    0.00     176.23
  clock uncertainty                                                                               50.00     226.23
  fifo1/data_mem_reg_26__48_/clk (d04fyj03yd0b0)                                                            226.23 r
  library hold time                                                              1.00              2.27     228.49
  data required time                                                                                        228.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.49
  data arrival time                                                                                        -387.25
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.76


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/data_mem_reg_28__11_/d (d04fyj03yd0b0)                 0.00    27.91     1.00     0.00    15.93 &   366.41 r
  data arrival time                                                                                         366.41

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.34     155.34
  clock reconvergence pessimism                                                                    0.00     155.34
  clock uncertainty                                                                               50.00     205.34
  fifo1/data_mem_reg_28__11_/clk (d04fyj03yd0b0)                                                            205.34 r
  library hold time                                                              1.00              2.17     207.51
  data required time                                                                                        207.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        207.51
  data arrival time                                                                                        -366.41
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               158.90


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[17] (in)                                                       13.32                       7.44 &   340.77 r
  din1[17] (net)                               2     1.86 
  place395/a (d04bfn00ynud5)                                 -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                          10.04     1.00              9.68 &   350.78 r
  n396 (net)                                   2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                           -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                    10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                           9     8.74 
  fifo1/data_mem_reg_3__17_/d (d04fyj03yd0b0)                 0.00    17.50     1.00     0.00     5.17 &   381.12 r
  data arrival time                                                                                        381.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.64     169.64
  clock reconvergence pessimism                                                                   0.00     169.64
  clock uncertainty                                                                              50.00     219.64
  fifo1/data_mem_reg_3__17_/clk (d04fyj03yd0b0)                                                            219.64 r
  library hold time                                                             1.00              2.48     222.11
  data required time                                                                                       222.11
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.11
  data arrival time                                                                                       -381.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.00


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_11__7_/d (d04fyj03yd0b0)                -0.36    18.86     1.00    -0.04     7.92 &   384.01 r
  data arrival time                                                                                        384.01

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.50     172.50
  clock reconvergence pessimism                                                                   0.00     172.50
  clock uncertainty                                                                              50.00     222.50
  fifo1/data_mem_reg_11__7_/clk (d04fyj03yd0b0)                                                            222.50 r
  library hold time                                                             1.00              2.42     224.92
  data required time                                                                                       224.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.92
  data arrival time                                                                                       -384.01
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.09


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_27__14_/d (d04fyj03yd0b0)                 0.00    24.74     1.00     0.00     4.09 &   372.01 r
  data arrival time                                                                                         372.01

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.61     160.61
  clock reconvergence pessimism                                                                    0.00     160.61
  clock uncertainty                                                                               50.00     210.61
  fifo1/data_mem_reg_27__14_/clk (d04fyj03yd0b0)                                                            210.61 r
  library hold time                                                              1.00              2.28     212.89
  data required time                                                                                        212.89
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.89
  data arrival time                                                                                        -372.01
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               159.12


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_24__13_/d (d04fyj03yd0b0)                 0.00    56.41     1.00     0.00    22.75 &   387.93 r
  data arrival time                                                                                         387.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.95     175.95
  clock reconvergence pessimism                                                                    0.00     175.95
  clock uncertainty                                                                               50.00     225.95
  fifo1/data_mem_reg_24__13_/clk (d04fyj03yd0b0)                                                            225.95 r
  library hold time                                                              1.00              2.79     228.73
  data required time                                                                                        228.73
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.73
  data arrival time                                                                                        -387.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               159.19


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[62] (in)                                                       12.59                       6.95 &   340.28 r
  din1[62] (net)                               2     1.73 
  route42/a (d04bfn00ynud5)                                  -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                            5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                  2     3.98 
  place305/a (d04bfn00ynud5)                                  0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                           7.74     1.00              8.43 &   359.51 r
  n306 (net)                                   3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                           -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                     9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                           11     9.04 
  fifo1/data_mem_reg_4__62_/d (d04fyj03yd0b0)                -0.24    14.31     1.00    -0.03     4.36 &   378.63 r
  data arrival time                                                                                        378.63

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.85     166.85
  clock reconvergence pessimism                                                                   0.00     166.85
  clock uncertainty                                                                              50.00     216.85
  fifo1/data_mem_reg_4__62_/clk (d04fyj03yd0b0)                                                            216.85 r
  library hold time                                                             1.00              2.56     219.41
  data required time                                                                                       219.41
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.41
  data arrival time                                                                                       -378.63
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.22


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_1__44_/d (d04fyj03yd0c0)                -0.27    25.39     1.00    -0.14     3.29 &   380.96 r
  data arrival time                                                                                        380.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.05     170.05
  clock reconvergence pessimism                                                                   0.00     170.05
  clock uncertainty                                                                              50.00     220.05
  fifo1/data_mem_reg_1__44_/clk (d04fyj03yd0c0)                                                            220.05 r
  library hold time                                                             1.00              1.67     221.72
  data required time                                                                                       221.72
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.72
  data arrival time                                                                                       -380.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.23


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_20__21_/d (d04fyj03yd0b0)                 0.00    24.69     1.00     0.00     4.12 &   392.71 r
  data arrival time                                                                                         392.71

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.12     181.12
  clock reconvergence pessimism                                                                    0.00     181.12
  clock uncertainty                                                                               50.00     231.12
  fifo1/data_mem_reg_20__21_/clk (d04fyj03yd0b0)                                                            231.12 r
  library hold time                                                              1.00              2.29     233.41
  data required time                                                                                        233.41
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        233.41
  data arrival time                                                                                        -392.71
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               159.30


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[2] (in)                                                       11.12                       5.91 &   339.24 r
  din1[2] (net)                               2     1.45 
  place423/a (d04bfn00ynud5)                                 0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                          7.77     1.00              9.20 &   348.62 r
  n424 (net)                                  2     6.62 
  place1340/a (d04inn00ynuc5)                                0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                        8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                 1     4.53 
  place1354/a (d04inn00ynuf5)                               -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                        5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                 1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                          -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                    4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                           9     8.59 
  fifo1/data_mem_reg_0__2_/d (d04fyj03yd0b0)                 0.00    13.77     1.00     0.00     5.64 &   385.48 r
  data arrival time                                                                                       385.48

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             173.59     173.59
  clock reconvergence pessimism                                                                  0.00     173.59
  clock uncertainty                                                                             50.00     223.59
  fifo1/data_mem_reg_0__2_/clk (d04fyj03yd0b0)                                                            223.59 r
  library hold time                                                            1.00              2.52     226.10
  data required time                                                                                      226.10
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.10
  data arrival time                                                                                      -385.48
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             159.38


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[62] (in)                                                       12.59                       6.95 &   340.28 r
  din1[62] (net)                               2     1.73 
  route42/a (d04bfn00ynud5)                                  -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                            5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                  2     3.98 
  place305/a (d04bfn00ynud5)                                  0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                           7.74     1.00              8.43 &   359.51 r
  n306 (net)                                   3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                           -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                     9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                           11     9.04 
  fifo1/data_mem_reg_9__62_/d (d04fyj03yd0b0)                -0.25    15.11     1.00    -0.03     6.09 &   380.35 r
  data arrival time                                                                                        380.35

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.46     168.46
  clock reconvergence pessimism                                                                   0.00     168.46
  clock uncertainty                                                                              50.00     218.46
  fifo1/data_mem_reg_9__62_/clk (d04fyj03yd0b0)                                                            218.46 r
  library hold time                                                             1.00              2.47     220.93
  data required time                                                                                       220.93
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.93
  data arrival time                                                                                       -380.35
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.42


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_16__4_/d (d04fyj03yd0c0)                 0.00    31.58     1.00     0.00    14.77 &   380.29 r
  data arrival time                                                                                        380.29

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.08     169.08
  clock reconvergence pessimism                                                                   0.00     169.08
  clock uncertainty                                                                              50.00     219.08
  fifo1/data_mem_reg_16__4_/clk (d04fyj03yd0c0)                                                            219.08 r
  library hold time                                                             1.00              1.55     220.63
  data required time                                                                                       220.63
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.63
  data arrival time                                                                                       -380.29
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.66


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                           -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                    11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                          16    12.28 
  fifo1/data_mem_reg_3__7_/d (d04fyj03yd0b0)                 0.00    20.02     1.00     0.00     9.03 &   384.64 r
  data arrival time                                                                                       384.64

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             172.61     172.61
  clock reconvergence pessimism                                                                  0.00     172.61
  clock uncertainty                                                                             50.00     222.61
  fifo1/data_mem_reg_3__7_/clk (d04fyj03yd0b0)                                                            222.61 r
  library hold time                                                            1.00              2.35     224.96
  data required time                                                                                      224.96
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      224.96
  data arrival time                                                                                      -384.64
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             159.68


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_16__59_/d (d04fyj03yd0b0)                -0.31    37.25     1.00    -0.16    14.08 &   372.48 r
  data arrival time                                                                                         372.48

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.79     160.79
  clock reconvergence pessimism                                                                    0.00     160.79
  clock uncertainty                                                                               50.00     210.79
  fifo1/data_mem_reg_16__59_/clk (d04fyj03yd0b0)                                                            210.79 r
  library hold time                                                              1.00              1.93     212.72
  data required time                                                                                        212.72
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.72
  data arrival time                                                                                        -372.48
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               159.76


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_23__6_/d (d04fyj03yd0b0)                -0.67    31.50     1.00    -0.07    12.34 &   375.07 r
  data arrival time                                                                                        375.07

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.17     163.17
  clock reconvergence pessimism                                                                   0.00     163.17
  clock uncertainty                                                                              50.00     213.17
  fifo1/data_mem_reg_23__6_/clk (d04fyj03yd0b0)                                                            213.17 r
  library hold time                                                             1.00              2.06     215.24
  data required time                                                                                       215.24
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.24
  data arrival time                                                                                       -375.07
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.83


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_27__55_/d (d04fyj03yd0b0)                -0.28    15.27     1.00    -0.03     2.74 &   383.32 r
  data arrival time                                                                                         383.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.94     170.94
  clock reconvergence pessimism                                                                    0.00     170.94
  clock uncertainty                                                                               50.00     220.94
  fifo1/data_mem_reg_27__55_/clk (d04fyj03yd0b0)                                                            220.94 r
  library hold time                                                              1.00              2.50     223.45
  data required time                                                                                        223.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.45
  data arrival time                                                                                        -383.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               159.88


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_18__14_/d (d04fyj03yd0b0)                 0.00    31.01     1.00     0.00     7.14 &   375.07 r
  data arrival time                                                                                         375.07

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.07     163.07
  clock reconvergence pessimism                                                                    0.00     163.07
  clock uncertainty                                                                               50.00     213.07
  fifo1/data_mem_reg_18__14_/clk (d04fyj03yd0b0)                                                            213.07 r
  library hold time                                                              1.00              2.09     215.15
  data required time                                                                                        215.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.15
  data arrival time                                                                                        -375.07
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               159.91


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[16] (in)                                                        12.96                       7.21 &   340.54 r
  din1[16] (net)                                2     1.80 
  route16/a (d04bfn00ynud5)                                   -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                             5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                   1     3.33 
  place393/a (d04bfn00yduk0)                                   0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                            4.10     1.00              8.39 &   360.17 r
  n394 (net)                                    2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                             0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                      9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                            10     9.73 
  fifo1/data_mem_reg_20__16_/d (d04fyj03yd0b0)                 0.00    15.62     1.00     0.00     3.09 &   390.16 r
  data arrival time                                                                                         390.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               177.69     177.69
  clock reconvergence pessimism                                                                    0.00     177.69
  clock uncertainty                                                                               50.00     227.69
  fifo1/data_mem_reg_20__16_/clk (d04fyj03yd0b0)                                                            227.69 r
  library hold time                                                              1.00              2.54     230.23
  data required time                                                                                        230.23
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        230.23
  data arrival time                                                                                        -390.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               159.93


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_28__6_/d (d04fyj03yd0c0)                -1.64    33.61     1.00    -0.17    16.03 &   378.76 r
  data arrival time                                                                                        378.76

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.22     167.22
  clock reconvergence pessimism                                                                   0.00     167.22
  clock uncertainty                                                                              50.00     217.22
  fifo1/data_mem_reg_28__6_/clk (d04fyj03yd0c0)                                                            217.22 r
  library hold time                                                             1.00              1.56     218.78
  data required time                                                                                       218.78
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.78
  data arrival time                                                                                       -378.76
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              159.98


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/data_mem_reg_19__62_/d (d04fyj03yd0b0)                -0.26    15.19     1.00    -0.03     6.28 &   380.54 r
  data arrival time                                                                                         380.54

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.01     168.01
  clock reconvergence pessimism                                                                    0.00     168.01
  clock uncertainty                                                                               50.00     218.01
  fifo1/data_mem_reg_19__62_/clk (d04fyj03yd0b0)                                                            218.01 r
  library hold time                                                              1.00              2.54     220.55
  data required time                                                                                        220.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.55
  data arrival time                                                                                        -380.54
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.00


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_26__6_/d (d04fyj03yd0c0)                -0.70    32.62     1.00    -0.07    13.57 &   376.29 r
  data arrival time                                                                                        376.29

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.59     164.59
  clock reconvergence pessimism                                                                   0.00     164.59
  clock uncertainty                                                                              50.00     214.59
  fifo1/data_mem_reg_26__6_/clk (d04fyj03yd0c0)                                                            214.59 r
  library hold time                                                             1.00              1.68     216.27
  data required time                                                                                       216.27
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.27
  data arrival time                                                                                       -376.29
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              160.03


  Startpoint: din1[22] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__22_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[22] (in)                                                        11.49                       6.23 &   339.56 r
  din1[22] (net)                                2     1.53 
  place375/a (d04bfn00ynue3)                                   0.00    11.50     1.00     0.00     0.22 &   339.78 r
  place375/o (d04bfn00ynue3)                                            6.64     1.00              9.13 &   348.91 r
  n376 (net)                                    2     7.39 
  place1941/a (d04bfn00yduo0)                                 -1.50    18.60     1.00    -0.16     7.95 &   356.86 r
  place1941/o (d04bfn00yduo0)                                           5.31     1.00             11.95 &   368.81 r
  n2998 (net)                                  34    34.04 
  fifo1/data_mem_reg_25__22_/d (d04fyj03yd0c0)                -0.81    92.78     1.00    -0.42    13.86 &   382.68 r
  data arrival time                                                                                         382.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.50     167.50
  clock reconvergence pessimism                                                                    0.00     167.50
  clock uncertainty                                                                               50.00     217.50
  fifo1/data_mem_reg_25__22_/clk (d04fyj03yd0c0)                                                            217.50 r
  library hold time                                                              1.00              4.99     222.49
  data required time                                                                                        222.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.49
  data arrival time                                                                                        -382.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.19


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_20__19_/d (d04fyj03yd0b0)                -0.44    30.53     1.00    -0.05     8.61 &   388.46 r
  data arrival time                                                                                         388.46

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.10     176.10
  clock reconvergence pessimism                                                                    0.00     176.10
  clock uncertainty                                                                               50.00     226.10
  fifo1/data_mem_reg_20__19_/clk (d04fyj03yd0b0)                                                            226.10 r
  library hold time                                                              1.00              2.14     228.23
  data required time                                                                                        228.23
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.23
  data arrival time                                                                                        -388.46
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.22


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_12__11_/d (d04fyj03yd0b0)                 0.00    30.35     1.00     0.00     6.60 &   385.33 r
  data arrival time                                                                                         385.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.85     172.85
  clock reconvergence pessimism                                                                    0.00     172.85
  clock uncertainty                                                                               50.00     222.85
  fifo1/data_mem_reg_12__11_/clk (d04fyj03yd0b0)                                                            222.85 r
  library hold time                                                              1.00              2.11     224.97
  data required time                                                                                        224.97
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.97
  data arrival time                                                                                        -385.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.36


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_29__23_/d (d04fyj03yd0b0)                -0.74    43.47     1.00    -0.08    17.30 &   380.68 r
  data arrival time                                                                                         380.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.53     168.53
  clock reconvergence pessimism                                                                    0.00     168.53
  clock uncertainty                                                                               50.00     218.53
  fifo1/data_mem_reg_29__23_/clk (d04fyj03yd0b0)                                                            218.53 r
  library hold time                                                              1.00              1.78     220.31
  data required time                                                                                        220.31
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.31
  data arrival time                                                                                        -380.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.37


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_9__60_/d (d04fyj03yd0b0)                 0.00    10.77     1.00     0.00     1.90 &   381.94 r
  data arrival time                                                                                        381.94

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.94     168.94
  clock reconvergence pessimism                                                                   0.00     168.94
  clock uncertainty                                                                              50.00     218.94
  fifo1/data_mem_reg_9__60_/clk (d04fyj03yd0b0)                                                            218.94 r
  library hold time                                                             1.00              2.58     221.53
  data required time                                                                                       221.53
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.53
  data arrival time                                                                                       -381.94
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              160.41


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_21__7_/d (d04fyj03yd0b0)                -0.36    18.85     1.00    -0.04     7.79 &   383.88 r
  data arrival time                                                                                        383.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.94     170.94
  clock reconvergence pessimism                                                                   0.00     170.94
  clock uncertainty                                                                              50.00     220.94
  fifo1/data_mem_reg_21__7_/clk (d04fyj03yd0b0)                                                            220.94 r
  library hold time                                                             1.00              2.38     223.31
  data required time                                                                                       223.31
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.31
  data arrival time                                                                                       -383.88
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              160.57


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_21__10_/d (d04fyj03nd0b0)                -0.32    20.55     1.00    -0.04     7.75 &   386.16 r
  data arrival time                                                                                         386.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.49     172.49
  clock reconvergence pessimism                                                                    0.00     172.49
  clock uncertainty                                                                               50.00     222.49
  fifo1/data_mem_reg_21__10_/clk (d04fyj03nd0b0)                                                            222.49 r
  library hold time                                                              1.00              3.04     225.53
  data required time                                                                                        225.53
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.53
  data arrival time                                                                                        -386.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.62


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_26__23_/d (d04fyj03yd0b0)                -1.96    50.28     1.00    -0.20    32.95 &   396.33 r
  data arrival time                                                                                         396.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               183.13     183.13
  clock reconvergence pessimism                                                                    0.00     183.13
  clock uncertainty                                                                               50.00     233.13
  fifo1/data_mem_reg_26__23_/clk (d04fyj03yd0b0)                                                            233.13 r
  library hold time                                                              1.00              2.41     235.54
  data required time                                                                                        235.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        235.54
  data arrival time                                                                                        -396.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.79


  Startpoint: din1[1] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[1] (in)                                                        11.05                       5.92 &   339.26 r
  din1[1] (net)                                2     1.45 
  place421/a (d04bfn00ynue3)                                  0.00    11.06     1.00     0.00     0.18 &   339.43 r
  place421/o (d04bfn00ynue3)                                           7.16     1.00              9.36 &   348.79 r
  n422 (net)                                   2     8.22 
  fifo1/place168/a (d04bfn00yn0f0)                           -1.28    20.15     1.00    -0.14    11.14 &   359.93 r
  fifo1/place168/o (d04bfn00yn0f0)                                     9.94     1.00             12.23 &   372.16 r
  fifo1/n1143 (net)                           32    27.28 
  fifo1/data_mem_reg_20__1_/d (d04fyj03yd0c0)                -0.27    23.94     1.00    -0.15     1.77 &   373.93 r
  data arrival time                                                                                        373.93

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.39     161.39
  clock reconvergence pessimism                                                                   0.00     161.39
  clock uncertainty                                                                              50.00     211.39
  fifo1/data_mem_reg_20__1_/clk (d04fyj03yd0c0)                                                            211.39 r
  library hold time                                                             1.00              1.68     213.07
  data required time                                                                                       213.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.07
  data arrival time                                                                                       -373.93
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              160.85


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_9__44_/d (d04fyj03yd0b0)                -0.27    25.21     1.00    -0.14     3.16 &   380.82 r
  data arrival time                                                                                        380.82

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.76     167.76
  clock reconvergence pessimism                                                                   0.00     167.76
  clock uncertainty                                                                              50.00     217.76
  fifo1/data_mem_reg_9__44_/clk (d04fyj03yd0b0)                                                            217.76 r
  library hold time                                                             1.00              2.20     219.96
  data required time                                                                                       219.96
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.96
  data arrival time                                                                                       -380.82
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              160.86


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_25__8_/d (d04fyj03ld0b0)                -2.71    54.69     1.00    -0.30    24.71 &   388.12 r
  data arrival time                                                                                        388.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.06     175.06
  clock reconvergence pessimism                                                                   0.00     175.06
  clock uncertainty                                                                              50.00     225.06
  fifo1/data_mem_reg_25__8_/clk (d04fyj03ld0b0)                                                            225.06 r
  library hold time                                                             1.00              2.15     227.21
  data required time                                                                                       227.21
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.21
  data arrival time                                                                                       -388.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              160.91


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_5__59_/d (d04fyj03yd0b0)                -0.30    36.21     1.00    -0.15    15.11 &   373.51 r
  data arrival time                                                                                        373.51

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.64     160.64
  clock reconvergence pessimism                                                                   0.00     160.64
  clock uncertainty                                                                              50.00     210.64
  fifo1/data_mem_reg_5__59_/clk (d04fyj03yd0b0)                                                            210.64 r
  library hold time                                                             1.00              1.95     212.60
  data required time                                                                                       212.60
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.60
  data arrival time                                                                                       -373.51
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              160.91


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_20__54_/d (d04fyj03yd0b0)                -0.43    45.72     1.00    -0.22    17.82 &   387.42 r
  data arrival time                                                                                         387.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.64     174.64
  clock reconvergence pessimism                                                                    0.00     174.64
  clock uncertainty                                                                               50.00     224.64
  fifo1/data_mem_reg_20__54_/clk (d04fyj03yd0b0)                                                            224.64 r
  library hold time                                                              1.00              1.86     226.50
  data required time                                                                                        226.50
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.50
  data arrival time                                                                                        -387.42
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               160.93


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_19__54_/d (d04fyj03yd0b0)                -0.23    25.05     1.00    -0.12     4.12 &   373.72 r
  data arrival time                                                                                         373.72

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.45     160.45
  clock reconvergence pessimism                                                                    0.00     160.45
  clock uncertainty                                                                               50.00     210.45
  fifo1/data_mem_reg_19__54_/clk (d04fyj03yd0b0)                                                            210.45 r
  library hold time                                                              1.00              2.26     212.71
  data required time                                                                                        212.71
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.71
  data arrival time                                                                                        -373.72
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.01


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_21__54_/d (d04fyj03yd0b0)                -0.23    25.04     1.00    -0.12     4.07 &   373.67 r
  data arrival time                                                                                         373.67

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.31     160.31
  clock reconvergence pessimism                                                                    0.00     160.31
  clock uncertainty                                                                               50.00     210.31
  fifo1/data_mem_reg_21__54_/clk (d04fyj03yd0b0)                                                            210.31 r
  library hold time                                                              1.00              2.25     212.56
  data required time                                                                                        212.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.56
  data arrival time                                                                                        -373.67
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.10


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_7__13_/d (d04fyj03yd0b0)                 0.00    51.98     1.00     0.00    16.10 &   381.28 r
  data arrival time                                                                                        381.28

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.76     167.76
  clock reconvergence pessimism                                                                   0.00     167.76
  clock uncertainty                                                                              50.00     217.76
  fifo1/data_mem_reg_7__13_/clk (d04fyj03yd0b0)                                                            217.76 r
  library hold time                                                             1.00              2.39     220.15
  data required time                                                                                       220.15
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.15
  data arrival time                                                                                       -381.28
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              161.12


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_18__20_/d (d04fyj03yd0b0)                -0.13    17.78     1.00    -0.07     1.08 &   385.56 r
  data arrival time                                                                                         385.56

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.88     171.88
  clock reconvergence pessimism                                                                    0.00     171.88
  clock uncertainty                                                                               50.00     221.88
  fifo1/data_mem_reg_18__20_/clk (d04fyj03yd0b0)                                                            221.88 r
  library hold time                                                              1.00              2.47     224.35
  data required time                                                                                        224.35
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.35
  data arrival time                                                                                        -385.56
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.21


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_18__19_/d (d04fyj03yd0b0)                -0.26    19.36     1.00    -0.03     3.08 &   382.93 r
  data arrival time                                                                                         382.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.12     169.12
  clock reconvergence pessimism                                                                    0.00     169.12
  clock uncertainty                                                                               50.00     219.12
  fifo1/data_mem_reg_18__19_/clk (d04fyj03yd0b0)                                                            219.12 r
  library hold time                                                              1.00              2.37     221.49
  data required time                                                                                        221.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.49
  data arrival time                                                                                        -382.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.44


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/data_mem_reg_30__17_/d (d04fyj03yd0b0)                 0.00    18.05     1.00     0.00     5.84 &   381.78 r
  data arrival time                                                                                         381.78

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.97     167.97
  clock reconvergence pessimism                                                                    0.00     167.97
  clock uncertainty                                                                               50.00     217.97
  fifo1/data_mem_reg_30__17_/clk (d04fyj03yd0b0)                                                            217.97 r
  library hold time                                                              1.00              2.38     220.35
  data required time                                                                                        220.35
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.35
  data arrival time                                                                                        -381.78
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.44


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_24__9_/d (d04fyj03yd0b0)                -1.26    40.09     1.00    -0.13    25.62 &   390.87 r
  data arrival time                                                                                        390.87

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.55     177.55
  clock reconvergence pessimism                                                                   0.00     177.55
  clock uncertainty                                                                              50.00     227.55
  fifo1/data_mem_reg_24__9_/clk (d04fyj03yd0b0)                                                            227.55 r
  library hold time                                                             1.00              1.87     229.42
  data required time                                                                                       229.42
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.42
  data arrival time                                                                                       -390.87
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              161.44


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_27__6_/d (d04fyj03yd0c0)                -1.56    32.62     1.00    -0.16    13.73 &   376.46 r
  data arrival time                                                                                        376.46

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.27     163.27
  clock reconvergence pessimism                                                                   0.00     163.27
  clock uncertainty                                                                              50.00     213.27
  fifo1/data_mem_reg_27__6_/clk (d04fyj03yd0c0)                                                            213.27 r
  library hold time                                                             1.00              1.66     214.92
  data required time                                                                                       214.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.92
  data arrival time                                                                                       -376.46
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              161.54


  Startpoint: test_si15 (input port clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_111_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                    0.00       0.00
  input external delay                                                                                              333.33     333.33 f
  test_si15 (in)                                                                          15.19                       7.44 &   340.77 f
  test_si15 (net)                                                  2     5.78 
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/si (d04fyj03nd0c0)                -1.27    20.47     1.00    -0.15     8.62 &   349.39 f
  data arrival time                                                                                                            349.39

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  155.00     155.00
  clock reconvergence pessimism                                                                                       0.00     155.00
  clock uncertainty                                                                                                  50.00     205.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/clk (d04fyj03nd0c0)                                                             205.00 r
  library hold time                                                                                 1.00            -17.19     187.81
  data required time                                                                                                           187.81
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           187.81
  data arrival time                                                                                                           -349.39
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                  161.58


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_10__44_/d (d04fyj03yd0b0)                -0.33    31.05     1.00    -0.17     6.96 &   384.62 r
  data arrival time                                                                                         384.62

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.95     170.95
  clock reconvergence pessimism                                                                    0.00     170.95
  clock uncertainty                                                                               50.00     220.95
  fifo1/data_mem_reg_10__44_/clk (d04fyj03yd0b0)                                                            220.95 r
  library hold time                                                              1.00              2.09     223.03
  data required time                                                                                        223.03
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.03
  data arrival time                                                                                        -384.62
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.59


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_6__8_/d (d04fyj03nd0c0)                -2.78    54.99     1.00    -0.29    26.16 &   389.57 r
  data arrival time                                                                                       389.57

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.73     175.73
  clock reconvergence pessimism                                                                  0.00     175.73
  clock uncertainty                                                                             50.00     225.73
  fifo1/data_mem_reg_6__8_/clk (d04fyj03nd0c0)                                                            225.73 r
  library hold time                                                            1.00              2.14     227.87
  data required time                                                                                      227.87
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.87
  data arrival time                                                                                      -389.57
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             161.70


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_24__11_/d (d04fyj03yd0b0)                 0.00    33.58     1.00     0.00    10.12 &   388.85 r
  data arrival time                                                                                         388.85

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.12     175.12
  clock reconvergence pessimism                                                                    0.00     175.12
  clock uncertainty                                                                               50.00     225.12
  fifo1/data_mem_reg_24__11_/clk (d04fyj03yd0b0)                                                            225.12 r
  library hold time                                                              1.00              2.01     227.12
  data required time                                                                                        227.12
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.12
  data arrival time                                                                                        -388.85
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.73


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_13__4_/d (d04fyj03yd0b0)                 0.00    31.90     1.00     0.00    15.37 &   380.89 r
  data arrival time                                                                                        380.89

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.07     167.07
  clock reconvergence pessimism                                                                   0.00     167.07
  clock uncertainty                                                                              50.00     217.07
  fifo1/data_mem_reg_13__4_/clk (d04fyj03yd0b0)                                                            217.07 r
  library hold time                                                             1.00              2.08     219.15
  data required time                                                                                       219.15
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.15
  data arrival time                                                                                       -380.89
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              161.74


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_15__6_/d (d04fyj03yd0b0)                -1.64    33.80     1.00    -0.17    15.13 &   377.86 r
  data arrival time                                                                                        377.86

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.98     163.98
  clock reconvergence pessimism                                                                   0.00     163.98
  clock uncertainty                                                                              50.00     213.98
  fifo1/data_mem_reg_15__6_/clk (d04fyj03yd0b0)                                                            213.98 r
  library hold time                                                             1.00              2.05     216.03
  data required time                                                                                       216.03
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.03
  data arrival time                                                                                       -377.86
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              161.83


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[0] (in)                                                        12.45                       6.84 &   340.17 r
  din1[0] (net)                                2     1.70 
  place419/a (d04bfn00ynud5)                                 -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                           8.63     1.00              8.84 &   349.30 r
  n420 (net)                                   2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                            0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                     5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                           32    25.89 
  fifo1/data_mem_reg_26__0_/d (d04fyj03yd0b0)                -0.23    25.52     1.00    -0.12     3.32 &   380.03 r
  data arrival time                                                                                        380.03

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.91     165.91
  clock reconvergence pessimism                                                                   0.00     165.91
  clock uncertainty                                                                              50.00     215.91
  fifo1/data_mem_reg_26__0_/clk (d04fyj03yd0b0)                                                            215.91 r
  library hold time                                                             1.00              2.28     218.19
  data required time                                                                                       218.19
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.19
  data arrival time                                                                                       -380.03
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              161.85


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[49] (in)                                                       13.64                       7.71 &   341.04 r
  din1[49] (net)                               2     1.94 
  place330/a (d04bfn00ynue3)                                 -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                           8.41     1.00             10.48 &   351.91 r
  n331 (net)                                   2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                           -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                    14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                           32    23.84 
  fifo1/data_mem_reg_9__49_/d (d04fyj03yd0b0)                -0.31    28.65     1.00    -0.16     2.73 &   379.91 r
  data arrival time                                                                                        379.91

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.89     165.89
  clock reconvergence pessimism                                                                   0.00     165.89
  clock uncertainty                                                                              50.00     215.89
  fifo1/data_mem_reg_9__49_/clk (d04fyj03yd0b0)                                                            215.89 r
  library hold time                                                             1.00              2.14     218.03
  data required time                                                                                       218.03
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.03
  data arrival time                                                                                       -379.91
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              161.87


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_10__54_/d (d04fyj03yd0c0)                -0.41    43.18     1.00    -0.21    14.02 &   383.62 r
  data arrival time                                                                                         383.62

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.11     170.11
  clock reconvergence pessimism                                                                    0.00     170.11
  clock uncertainty                                                                               50.00     220.11
  fifo1/data_mem_reg_10__54_/clk (d04fyj03yd0c0)                                                            220.11 r
  library hold time                                                              1.00              1.61     221.73
  data required time                                                                                        221.73
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.73
  data arrival time                                                                                        -383.62
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               161.89


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_21__61_/d (d04fyj03yd0b0)                 0.00    23.37     1.00     0.00     9.27 &   379.32 f
  data arrival time                                                                                         379.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.51     171.51
  clock reconvergence pessimism                                                                    0.00     171.51
  clock uncertainty                                                                               50.00     221.51
  fifo1/data_mem_reg_21__61_/clk (d04fyj03yd0b0)                                                            221.51 r
  library hold time                                                              1.00             -4.33     217.18
  data required time                                                                                        217.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.18
  data arrival time                                                                                        -379.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.13


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_29__59_/d (d04fyj03yd0b0)                -0.31    37.24     1.00    -0.16    13.93 &   372.33 r
  data arrival time                                                                                         372.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.23     158.23
  clock reconvergence pessimism                                                                    0.00     158.23
  clock uncertainty                                                                               50.00     208.23
  fifo1/data_mem_reg_29__59_/clk (d04fyj03yd0b0)                                                            208.23 r
  library hold time                                                              1.00              1.94     210.18
  data required time                                                                                        210.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.18
  data arrival time                                                                                        -372.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.15


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_28__4_/d (d04fyj03yd0b0)                 0.00    31.97     1.00     0.00    15.95 &   381.47 r
  data arrival time                                                                                        381.47

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.28     167.28
  clock reconvergence pessimism                                                                   0.00     167.28
  clock uncertainty                                                                              50.00     217.28
  fifo1/data_mem_reg_28__4_/clk (d04fyj03yd0b0)                                                            217.28 r
  library hold time                                                             1.00              2.01     219.29
  data required time                                                                                       219.29
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.29
  data arrival time                                                                                       -381.47
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.19


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_12__9_/d (d04fyj03yd0b0)                -1.25    39.88     1.00    -0.13    24.20 &   389.44 r
  data arrival time                                                                                        389.44

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.33     175.33
  clock reconvergence pessimism                                                                   0.00     175.33
  clock uncertainty                                                                              50.00     225.33
  fifo1/data_mem_reg_12__9_/clk (d04fyj03yd0b0)                                                            225.33 r
  library hold time                                                             1.00              1.89     227.23
  data required time                                                                                       227.23
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.23
  data arrival time                                                                                       -389.44
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.21


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_29__4_/d (d04fyj03yd0b0)                 0.00    31.56     1.00     0.00    13.72 &   379.24 r
  data arrival time                                                                                        379.24

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.90     164.90
  clock reconvergence pessimism                                                                   0.00     164.90
  clock uncertainty                                                                              50.00     214.90
  fifo1/data_mem_reg_29__4_/clk (d04fyj03yd0b0)                                                            214.90 r
  library hold time                                                             1.00              2.08     216.98
  data required time                                                                                       216.98
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.98
  data arrival time                                                                                       -379.24
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.26


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_5__23_/d (d04fyj03yd0b0)                -1.96    50.26     1.00    -0.20    32.75 &   396.13 r
  data arrival time                                                                                        396.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              181.47     181.47
  clock reconvergence pessimism                                                                   0.00     181.47
  clock uncertainty                                                                              50.00     231.47
  fifo1/data_mem_reg_5__23_/clk (d04fyj03yd0b0)                                                            231.47 r
  library hold time                                                             1.00              2.34     233.81
  data required time                                                                                       233.81
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       233.81
  data arrival time                                                                                       -396.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.32


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_25__5_/d (d04fyj03yd0c0)                -0.81    58.16     1.00    -0.08    27.28 &   390.49 r
  data arrival time                                                                                        390.49

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.40     175.40
  clock reconvergence pessimism                                                                   0.00     175.40
  clock uncertainty                                                                              50.00     225.40
  fifo1/data_mem_reg_25__5_/clk (d04fyj03yd0c0)                                                            225.40 r
  library hold time                                                             1.00              2.77     228.16
  data required time                                                                                       228.16
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.16
  data arrival time                                                                                       -390.49
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.33


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_22__59_/d (d04fyj03yd0b0)                -0.30    36.27     1.00    -0.15    16.12 &   374.52 r
  data arrival time                                                                                         374.52

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.24     160.24
  clock reconvergence pessimism                                                                    0.00     160.24
  clock uncertainty                                                                               50.00     210.24
  fifo1/data_mem_reg_22__59_/clk (d04fyj03yd0b0)                                                            210.24 r
  library hold time                                                              1.00              1.94     212.18
  data required time                                                                                        212.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.18
  data arrival time                                                                                        -374.52
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.34


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_11__8_/d (d04fyj03yd0b0)                -2.84    55.01     1.00    -0.29    26.47 &   389.89 r
  data arrival time                                                                                        389.89

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.81     174.81
  clock reconvergence pessimism                                                                   0.00     174.81
  clock uncertainty                                                                              50.00     224.81
  fifo1/data_mem_reg_11__8_/clk (d04fyj03yd0b0)                                                            224.81 r
  library hold time                                                             1.00              2.70     227.51
  data required time                                                                                       227.51
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.51
  data arrival time                                                                                       -389.89
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.38


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_2__8_/d (d04fyj03yd0b0)                -2.84    55.01     1.00    -0.29    26.42 &   389.83 r
  data arrival time                                                                                       389.83

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             174.74     174.74
  clock reconvergence pessimism                                                                  0.00     174.74
  clock uncertainty                                                                             50.00     224.74
  fifo1/data_mem_reg_2__8_/clk (d04fyj03yd0b0)                                                            224.74 r
  library hold time                                                            1.00              2.69     227.43
  data required time                                                                                      227.43
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.43
  data arrival time                                                                                      -389.83
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             162.40


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_8__9_/d (d04fyj03yd0b0)                -1.26    39.98     1.00    -0.13    24.67 &   389.91 r
  data arrival time                                                                                       389.91

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.62     175.62
  clock reconvergence pessimism                                                                  0.00     175.62
  clock uncertainty                                                                             50.00     225.62
  fifo1/data_mem_reg_8__9_/clk (d04fyj03yd0b0)                                                            225.62 r
  library hold time                                                            1.00              1.89     227.50
  data required time                                                                                      227.50
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.50
  data arrival time                                                                                      -389.91
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             162.41


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_28__58_/d (d04fyj03yd0b0)                 0.00    14.40     1.00     0.00     4.83 &   387.17 r
  data arrival time                                                                                         387.17

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.19     172.19
  clock reconvergence pessimism                                                                    0.00     172.19
  clock uncertainty                                                                               50.00     222.19
  fifo1/data_mem_reg_28__58_/clk (d04fyj03yd0b0)                                                            222.19 r
  library hold time                                                              1.00              2.52     224.71
  data required time                                                                                        224.71
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.71
  data arrival time                                                                                        -387.17
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.46


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_30__58_/d (d04fyj03yd0b0)                 0.00    14.56     1.00     0.00     5.17 &   387.52 r
  data arrival time                                                                                         387.52

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.44     172.44
  clock reconvergence pessimism                                                                    0.00     172.44
  clock uncertainty                                                                               50.00     222.44
  fifo1/data_mem_reg_30__58_/clk (d04fyj03yd0b0)                                                            222.44 r
  library hold time                                                              1.00              2.54     224.99
  data required time                                                                                        224.99
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.99
  data arrival time                                                                                        -387.52
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.53


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[11] (in)                                                       13.49                       7.60 &   340.93 r
  din1[11] (net)                               2     1.90 
  route8/a (d04bfn00ynue3)                                   -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                             6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                  4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                             0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                     17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                           31    22.08 
  fifo1/data_mem_reg_7__11_/d (d04fyj03yd0b0)                 0.00    26.40     1.00     0.00     3.49 &   382.22 r
  data arrival time                                                                                        382.22

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.42     167.42
  clock reconvergence pessimism                                                                   0.00     167.42
  clock uncertainty                                                                              50.00     217.42
  fifo1/data_mem_reg_7__11_/clk (d04fyj03yd0b0)                                                            217.42 r
  library hold time                                                             1.00              2.24     219.65
  data required time                                                                                       219.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.65
  data arrival time                                                                                       -382.22
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.56


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_18__24_/d (d04fyj03yd0c0)                -0.40    26.50     1.00    -0.04     5.05 &   388.33 r
  data arrival time                                                                                         388.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.98     173.98
  clock reconvergence pessimism                                                                    0.00     173.98
  clock uncertainty                                                                               50.00     223.98
  fifo1/data_mem_reg_18__24_/clk (d04fyj03yd0c0)                                                            223.98 r
  library hold time                                                              1.00              1.71     225.69
  data required time                                                                                        225.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.69
  data arrival time                                                                                        -388.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.64


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_3__23_/d (d04fyj03yd0b0)                -1.96    50.25     1.00    -0.20    32.91 &   396.29 r
  data arrival time                                                                                        396.29

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              181.29     181.29
  clock reconvergence pessimism                                                                   0.00     181.29
  clock uncertainty                                                                              50.00     231.29
  fifo1/data_mem_reg_3__23_/clk (d04fyj03yd0b0)                                                            231.29 r
  library hold time                                                             1.00              2.36     233.64
  data required time                                                                                       233.64
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       233.64
  data arrival time                                                                                       -396.29
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.65


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_1__4_/d (d04fyj03yd0b0)                 0.00    31.74     1.00     0.00    14.33 &   379.85 r
  data arrival time                                                                                       379.85

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             165.01     165.01
  clock reconvergence pessimism                                                                  0.00     165.01
  clock uncertainty                                                                             50.00     215.01
  fifo1/data_mem_reg_1__4_/clk (d04fyj03yd0b0)                                                            215.01 r
  library hold time                                                            1.00              2.07     217.08
  data required time                                                                                      217.08
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      217.08
  data arrival time                                                                                      -379.85
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             162.77


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_1__47_/d (d04fyj03yd0b0)                 0.00    21.07     1.00     0.00     6.00 &   385.16 r
  data arrival time                                                                                        385.16

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.02     170.02
  clock reconvergence pessimism                                                                   0.00     170.02
  clock uncertainty                                                                              50.00     220.02
  fifo1/data_mem_reg_1__47_/clk (d04fyj03yd0b0)                                                            220.02 r
  library hold time                                                             1.00              2.36     222.38
  data required time                                                                                       222.38
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.38
  data arrival time                                                                                       -385.16
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.78


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_10__47_/d (d04fyj03yd0b0)                 0.00    20.78     1.00     0.00     7.15 &   386.31 r
  data arrival time                                                                                         386.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.17     171.17
  clock reconvergence pessimism                                                                    0.00     171.17
  clock uncertainty                                                                               50.00     221.17
  fifo1/data_mem_reg_10__47_/clk (d04fyj03yd0b0)                                                            221.17 r
  library hold time                                                              1.00              2.34     223.52
  data required time                                                                                        223.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.52
  data arrival time                                                                                        -386.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.79


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_18__7_/d (d04fyj03yd0b0)                -0.27    14.82     1.00    -0.03     2.25 &   378.34 r
  data arrival time                                                                                        378.34

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.01     163.01
  clock reconvergence pessimism                                                                   0.00     163.01
  clock uncertainty                                                                              50.00     213.01
  fifo1/data_mem_reg_18__7_/clk (d04fyj03yd0b0)                                                            213.01 r
  library hold time                                                             1.00              2.51     215.52
  data required time                                                                                       215.52
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.52
  data arrival time                                                                                       -378.34
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.81


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_20__46_/d (d04fyj03yd0c0)                -0.40    48.05     1.00    -0.20    16.56 &   389.43 r
  data arrival time                                                                                         389.43

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.64     174.64
  clock reconvergence pessimism                                                                    0.00     174.64
  clock uncertainty                                                                               50.00     224.64
  fifo1/data_mem_reg_20__46_/clk (d04fyj03yd0c0)                                                            224.64 r
  library hold time                                                              1.00              1.95     226.59
  data required time                                                                                        226.59
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.59
  data arrival time                                                                                        -389.43
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.84


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[1] (in)                                                        12.30                       7.29 &   340.63 r
  din0[1] (net)                                2     1.82 
  route19/a (d04inn00yn0b5)                                  -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                           8.55     1.00              7.34 &   348.22 f
  n551 (net)                                   1     3.99 
  route20/a (d04inn00ynuh5)                                   0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                           9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                  9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                            0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                    11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                           10     9.02 
  fifo0/data_mem_reg_22__1_/d (d04fyj03yd0b0)                -0.24    16.77     1.00    -0.03     3.99 &   386.95 r
  data arrival time                                                                                        386.95

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.60     171.60
  clock reconvergence pessimism                                                                   0.00     171.60
  clock uncertainty                                                                              50.00     221.60
  fifo0/data_mem_reg_22__1_/clk (d04fyj03yd0b0)                                                            221.60 r
  library hold time                                                             1.00              2.50     224.10
  data required time                                                                                       224.10
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.10
  data arrival time                                                                                       -386.95
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.85


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_26__45_/d (d04fyj03yd0b0)                 0.00    32.45     1.00     0.00     7.12 &   389.20 r
  data arrival time                                                                                         389.20

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.26     174.26
  clock reconvergence pessimism                                                                    0.00     174.26
  clock uncertainty                                                                               50.00     224.26
  fifo1/data_mem_reg_26__45_/clk (d04fyj03yd0b0)                                                            224.26 r
  library hold time                                                              1.00              2.07     226.33
  data required time                                                                                        226.33
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.33
  data arrival time                                                                                        -389.20
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               162.87


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[46] (in)                                                       11.54                       6.20 &   339.53 r
  din1[46] (net)                               2     1.52 
  place326/a (d04bfn00ynud5)                                  0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                           9.46     1.00              9.43 &   349.14 r
  n327 (net)                                   2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                           -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                     4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                           32    24.17 
  fifo1/data_mem_reg_1__46_/d (d04fyj03yd0b0)                -0.38    46.27     1.00    -0.20    13.93 &   386.80 r
  data arrival time                                                                                        386.80

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.09     172.09
  clock reconvergence pessimism                                                                   0.00     172.09
  clock uncertainty                                                                              50.00     222.09
  fifo1/data_mem_reg_1__46_/clk (d04fyj03yd0b0)                                                            222.09 r
  library hold time                                                             1.00              1.83     223.92
  data required time                                                                                       223.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.92
  data arrival time                                                                                       -386.80
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.88


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_14__4_/d (d04fyj03yd0b0)                 0.00    31.90     1.00     0.00    15.36 &   380.88 r
  data arrival time                                                                                        380.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.90     165.90
  clock reconvergence pessimism                                                                   0.00     165.90
  clock uncertainty                                                                              50.00     215.90
  fifo1/data_mem_reg_14__4_/clk (d04fyj03yd0b0)                                                            215.90 r
  library hold time                                                             1.00              2.10     218.00
  data required time                                                                                       218.00
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.00
  data arrival time                                                                                       -380.88
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.88


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_8__14_/d (d04fyj03yd0b0)                 0.00    41.10     1.00     0.00    24.45 &   392.37 r
  data arrival time                                                                                        392.37

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.63     177.63
  clock reconvergence pessimism                                                                   0.00     177.63
  clock uncertainty                                                                              50.00     227.63
  fifo1/data_mem_reg_8__14_/clk (d04fyj03yd0b0)                                                            227.63 r
  library hold time                                                             1.00              1.87     229.49
  data required time                                                                                       229.49
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.49
  data arrival time                                                                                       -392.37
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              162.88


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_3__59_/d (d04fyj03yd0b0)                -0.30    36.25     1.00    -0.15    15.82 &   374.21 r
  data arrival time                                                                                        374.21

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.24     159.24
  clock reconvergence pessimism                                                                   0.00     159.24
  clock uncertainty                                                                              50.00     209.24
  fifo1/data_mem_reg_3__59_/clk (d04fyj03yd0b0)                                                            209.24 r
  library hold time                                                             1.00              1.97     211.21
  data required time                                                                                       211.21
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.21
  data arrival time                                                                                       -374.21
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.00


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_27__60_/d (d04fyj03yd0b0)                 0.00    19.48     1.00     0.00     7.30 &   387.34 r
  data arrival time                                                                                         387.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.96     171.96
  clock reconvergence pessimism                                                                    0.00     171.96
  clock uncertainty                                                                               50.00     221.96
  fifo1/data_mem_reg_27__60_/clk (d04fyj03yd0b0)                                                            221.96 r
  library hold time                                                              1.00              2.38     224.34
  data required time                                                                                        224.34
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.34
  data arrival time                                                                                        -387.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.00


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_26__9_/d (d04fyj03yd0b0)                -1.11    35.39     1.00    -0.11    13.46 &   378.70 r
  data arrival time                                                                                        378.70

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.66     163.66
  clock reconvergence pessimism                                                                   0.00     163.66
  clock uncertainty                                                                              50.00     213.66
  fifo1/data_mem_reg_26__9_/clk (d04fyj03yd0b0)                                                            213.66 r
  library hold time                                                             1.00              1.99     215.65
  data required time                                                                                       215.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.65
  data arrival time                                                                                       -378.70
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.05


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[5] (in)                                                       12.86                       7.14 &   340.47 r
  din1[5] (net)                               2     1.78 
  route4/a (d04bfn00ynud5)                                  -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                            6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                 1     4.29 
  place403/a (d04bfn00yduo0)                                -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                          6.19     1.00             10.53 &   363.22 r
  n404 (net)                                 40    43.07 
  fifo1/data_mem_reg_2__5_/d (d04fyj03yd0b0)                -0.81    58.22     1.00    -0.08    28.80 &   392.02 r
  data arrival time                                                                                       392.02

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.05     176.05
  clock reconvergence pessimism                                                                  0.00     176.05
  clock uncertainty                                                                             50.00     226.05
  fifo1/data_mem_reg_2__5_/clk (d04fyj03yd0b0)                                                            226.05 r
  library hold time                                                            1.00              2.87     228.92
  data required time                                                                                      228.92
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.92
  data arrival time                                                                                      -392.02
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             163.10


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_4__54_/d (d04fyj03yd0b0)                -0.25    27.40     1.00    -0.13     4.53 &   374.13 r
  data arrival time                                                                                        374.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.87     158.87
  clock reconvergence pessimism                                                                   0.00     158.87
  clock uncertainty                                                                              50.00     208.87
  fifo1/data_mem_reg_4__54_/clk (d04fyj03yd0b0)                                                            208.87 r
  library hold time                                                             1.00              2.16     211.02
  data required time                                                                                       211.02
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.02
  data arrival time                                                                                       -374.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.11


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_7__60_/d (d04fyj03yd0b0)                 0.00     7.57     1.00     0.00     0.73 &   380.77 r
  data arrival time                                                                                        380.77

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.97     164.97
  clock reconvergence pessimism                                                                   0.00     164.97
  clock uncertainty                                                                              50.00     214.97
  fifo1/data_mem_reg_7__60_/clk (d04fyj03yd0b0)                                                            214.97 r
  library hold time                                                             1.00              2.67     217.63
  data required time                                                                                       217.63
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.63
  data arrival time                                                                                       -380.77
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.14


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_21__46_/d (d04fyj03yd0c0)                -0.16    20.12     1.00    -0.09     2.50 &   375.38 r
  data arrival time                                                                                         375.38

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.52     160.52
  clock reconvergence pessimism                                                                    0.00     160.52
  clock uncertainty                                                                               50.00     210.52
  fifo1/data_mem_reg_21__46_/clk (d04fyj03yd0c0)                                                            210.52 r
  library hold time                                                              1.00              1.70     212.22
  data required time                                                                                        212.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.22
  data arrival time                                                                                        -375.38
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.16


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_1__59_/d (d04fyj03yd0b0)                -0.29    35.56     1.00    -0.15    12.15 &   370.55 r
  data arrival time                                                                                        370.55

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              155.42     155.42
  clock reconvergence pessimism                                                                   0.00     155.42
  clock uncertainty                                                                              50.00     205.42
  fifo1/data_mem_reg_1__59_/clk (d04fyj03yd0b0)                                                            205.42 r
  library hold time                                                             1.00              1.95     207.37
  data required time                                                                                       207.37
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       207.37
  data arrival time                                                                                       -370.55
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.18


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[0] (in)                                                       12.45                       6.84 &   340.17 r
  din1[0] (net)                               2     1.70 
  place419/a (d04bfn00ynud5)                                -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                          8.63     1.00              8.84 &   349.30 r
  n420 (net)                                  2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                           0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                    5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                          32    25.89 
  fifo1/data_mem_reg_7__0_/d (d04fyj03yd0c0)                -0.42    46.34     1.00    -0.22    13.90 &   390.62 r
  data arrival time                                                                                       390.62

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.55     175.55
  clock reconvergence pessimism                                                                  0.00     175.55
  clock uncertainty                                                                             50.00     225.55
  fifo1/data_mem_reg_7__0_/clk (d04fyj03yd0c0)                                                            225.55 r
  library hold time                                                            1.00              1.86     227.41
  data required time                                                                                      227.41
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.41
  data arrival time                                                                                      -390.62
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             163.21


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_11__58_/d (d04fyj03yd0b0)                 0.00    11.64     1.00     0.00     1.61 &   383.95 r
  data arrival time                                                                                         383.95

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.13     168.13
  clock reconvergence pessimism                                                                    0.00     168.13
  clock uncertainty                                                                               50.00     218.13
  fifo1/data_mem_reg_11__58_/clk (d04fyj03yd0b0)                                                            218.13 r
  library hold time                                                              1.00              2.58     220.71
  data required time                                                                                        220.71
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.71
  data arrival time                                                                                        -383.95
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.24


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_18__10_/d (d04fyj03yd0b0)                -0.20    13.45     1.00    -0.02     1.47 &   379.88 r
  data arrival time                                                                                         379.88

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.02     164.02
  clock reconvergence pessimism                                                                    0.00     164.02
  clock uncertainty                                                                               50.00     214.02
  fifo1/data_mem_reg_18__10_/clk (d04fyj03yd0b0)                                                            214.02 r
  library hold time                                                              1.00              2.54     216.57
  data required time                                                                                        216.57
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.57
  data arrival time                                                                                        -379.88
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.31


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_12__8_/d (d04fyj03yd0b0)                -2.84    55.02     1.00    -0.29    27.19 &   390.60 r
  data arrival time                                                                                        390.60

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.57     174.57
  clock reconvergence pessimism                                                                   0.00     174.57
  clock uncertainty                                                                              50.00     224.57
  fifo1/data_mem_reg_12__8_/clk (d04fyj03yd0b0)                                                            224.57 r
  library hold time                                                             1.00              2.71     227.29
  data required time                                                                                       227.29
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.29
  data arrival time                                                                                       -390.60
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.31


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_2__59_/d (d04fyj03yd0b0)                -0.32    38.90     1.00    -0.17    20.24 &   378.63 r
  data arrival time                                                                                        378.63

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.35     163.35
  clock reconvergence pessimism                                                                   0.00     163.35
  clock uncertainty                                                                              50.00     213.35
  fifo1/data_mem_reg_2__59_/clk (d04fyj03yd0b0)                                                            213.35 r
  library hold time                                                             1.00              1.92     215.27
  data required time                                                                                       215.27
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.27
  data arrival time                                                                                       -378.63
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.36


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_9__47_/d (d04fyj03yd0b0)                 0.00    19.18     1.00     0.00     4.63 &   383.79 r
  data arrival time                                                                                        383.79

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.00     168.00
  clock reconvergence pessimism                                                                   0.00     168.00
  clock uncertainty                                                                              50.00     218.00
  fifo1/data_mem_reg_9__47_/clk (d04fyj03yd0b0)                                                            218.00 r
  library hold time                                                             1.00              2.36     220.36
  data required time                                                                                       220.36
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.36
  data arrival time                                                                                       -383.79
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.43


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_24__23_/d (d04fyj03yd0b0)                -1.96    50.25     1.00    -0.20    32.79 &   396.17 r
  data arrival time                                                                                         396.17

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.30     180.30
  clock reconvergence pessimism                                                                    0.00     180.30
  clock uncertainty                                                                               50.00     230.30
  fifo1/data_mem_reg_24__23_/clk (d04fyj03yd0b0)                                                            230.30 r
  library hold time                                                              1.00              2.41     232.70
  data required time                                                                                        232.70
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.70
  data arrival time                                                                                        -396.17
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.46


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_15__4_/d (d04fyj03yd0b0)                 0.00    31.67     1.00     0.00    14.10 &   379.62 r
  data arrival time                                                                                        379.62

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.01     164.01
  clock reconvergence pessimism                                                                   0.00     164.01
  clock uncertainty                                                                              50.00     214.01
  fifo1/data_mem_reg_15__4_/clk (d04fyj03yd0b0)                                                            214.01 r
  library hold time                                                             1.00              2.11     216.12
  data required time                                                                                       216.12
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.12
  data arrival time                                                                                       -379.62
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.50


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_14__6_/d (d04fyj03yd0b0)                -1.76    35.37     1.00    -0.18    18.45 &   381.17 r
  data arrival time                                                                                        381.17

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.64     165.64
  clock reconvergence pessimism                                                                   0.00     165.64
  clock uncertainty                                                                              50.00     215.64
  fifo1/data_mem_reg_14__6_/clk (d04fyj03yd0b0)                                                            215.64 r
  library hold time                                                             1.00              2.01     217.65
  data required time                                                                                       217.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.65
  data arrival time                                                                                       -381.17
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.52


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_0__9_/d (d04fyj03yd0b0)                -1.25    39.94     1.00    -0.13    23.84 &   389.08 r
  data arrival time                                                                                       389.08

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             173.64     173.64
  clock reconvergence pessimism                                                                  0.00     173.64
  clock uncertainty                                                                             50.00     223.64
  fifo1/data_mem_reg_0__9_/clk (d04fyj03yd0b0)                                                            223.64 r
  library hold time                                                            1.00              1.82     225.46
  data required time                                                                                      225.46
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      225.46
  data arrival time                                                                                      -389.08
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             163.62


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_20__6_/d (d04fyj03yd0c0)                -0.67    31.48     1.00    -0.07    12.12 &   374.85 r
  data arrival time                                                                                        374.85

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.60     159.60
  clock reconvergence pessimism                                                                   0.00     159.60
  clock uncertainty                                                                              50.00     209.60
  fifo1/data_mem_reg_20__6_/clk (d04fyj03yd0c0)                                                            209.60 r
  library hold time                                                             1.00              1.61     211.21
  data required time                                                                                       211.21
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.21
  data arrival time                                                                                       -374.85
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.64


  Startpoint: din1[15] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[15] (in)                                                       14.63                       8.31 &   341.64 r
  din1[15] (net)                               2     2.10 
  place391/a (d04bfn00ynud5)                                 -0.23    14.66     1.00    -0.03     0.42 &   342.07 r
  place391/o (d04bfn00ynud5)                                           9.12     1.00              9.77 &   351.83 r
  n392 (net)                                   2    11.21 
  fifo1/place160/a (d04bfn00yn0f0)                           -8.14    35.23     1.00    -4.17    17.03 &   368.86 r
  fifo1/place160/o (d04bfn00yn0f0)                                    15.51     1.00             13.94 &   382.80 r
  fifo1/n10403 (net)                          32    24.26 
  fifo1/data_mem_reg_6__15_/d (d04fyj03yd0b0)                -1.37    33.14     1.00    -0.14     3.88 &   386.69 r
  data arrival time                                                                                        386.69

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.76     170.76
  clock reconvergence pessimism                                                                   0.00     170.76
  clock uncertainty                                                                              50.00     220.76
  fifo1/data_mem_reg_6__15_/clk (d04fyj03yd0b0)                                                            220.76 r
  library hold time                                                             1.00              2.06     222.82
  data required time                                                                                       222.82
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.82
  data arrival time                                                                                       -386.69
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.86


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_20__58_/d (d04fyj03yd0b0)                 0.00    14.82     1.00     0.00     6.05 &   388.39 r
  data arrival time                                                                                         388.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.02     172.02
  clock reconvergence pessimism                                                                    0.00     172.02
  clock uncertainty                                                                               50.00     222.02
  fifo1/data_mem_reg_20__58_/clk (d04fyj03yd0b0)                                                            222.02 r
  library hold time                                                              1.00              2.49     224.51
  data required time                                                                                        224.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.51
  data arrival time                                                                                        -388.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.88


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_24__14_/d (d04fyj03yd0c0)                 0.00    41.14     1.00     0.00    23.59 &   391.51 r
  data arrival time                                                                                         391.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.00     176.00
  clock reconvergence pessimism                                                                    0.00     176.00
  clock uncertainty                                                                               50.00     226.00
  fifo1/data_mem_reg_24__14_/clk (d04fyj03yd0c0)                                                            226.00 r
  library hold time                                                              1.00              1.59     227.59
  data required time                                                                                        227.59
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.59
  data arrival time                                                                                        -391.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.92


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_27__24_/d (d04fyj03yd0c0)                -0.37    24.35     1.00    -0.04     4.26 &   387.54 r
  data arrival time                                                                                         387.54

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.94     171.94
  clock reconvergence pessimism                                                                    0.00     171.94
  clock uncertainty                                                                               50.00     221.94
  fifo1/data_mem_reg_27__24_/clk (d04fyj03yd0c0)                                                            221.94 r
  library hold time                                                              1.00              1.68     223.62
  data required time                                                                                        223.62
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.62
  data arrival time                                                                                        -387.54
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               163.92


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_23__7_/d (d04fyj03yd0b0)                -0.25    13.83     1.00    -0.03     1.53 &   377.62 r
  data arrival time                                                                                        377.62

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.11     161.11
  clock reconvergence pessimism                                                                   0.00     161.11
  clock uncertainty                                                                              50.00     211.11
  fifo1/data_mem_reg_23__7_/clk (d04fyj03yd0b0)                                                            211.11 r
  library hold time                                                             1.00              2.54     213.65
  data required time                                                                                       213.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.65
  data arrival time                                                                                       -377.62
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.96


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[24] (in)                                                       13.23                       7.39 &   340.72 r
  din1[24] (net)                               2     1.84 
  place377/a (d04bfn00ynud5)                                 -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                           6.31     1.00              8.93 &   349.92 r
  n378 (net)                                   2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                            -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                      6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                            1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                           -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                     5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                           32    24.00 
  fifo1/data_mem_reg_2__24_/d (d04fyj03yd0c0)                -0.56    35.54     1.00    -0.06    11.15 &   394.43 r
  data arrival time                                                                                        394.43

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              178.75     178.75
  clock reconvergence pessimism                                                                   0.00     178.75
  clock uncertainty                                                                              50.00     228.75
  fifo1/data_mem_reg_2__24_/clk (d04fyj03yd0c0)                                                            228.75 r
  library hold time                                                             1.00              1.68     230.43
  data required time                                                                                       230.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.43
  data arrival time                                                                                       -394.43
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              163.99


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[1] (in)                                                        12.30                       7.29 &   340.63 r
  din0[1] (net)                                2     1.82 
  route19/a (d04inn00yn0b5)                                  -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                           8.55     1.00              7.34 &   348.22 f
  n551 (net)                                   1     3.99 
  route20/a (d04inn00ynuh5)                                   0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                           9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                  9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                            0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                    11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                           10     9.02 
  fifo0/data_mem_reg_10__1_/d (d04fyj03yd0c0)                -0.25    17.16     1.00    -0.03     4.55 &   387.51 r
  data arrival time                                                                                        387.51

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.76     171.76
  clock reconvergence pessimism                                                                   0.00     171.76
  clock uncertainty                                                                              50.00     221.76
  fifo0/data_mem_reg_10__1_/clk (d04fyj03yd0c0)                                                            221.76 r
  library hold time                                                             1.00              1.69     223.45
  data required time                                                                                       223.45
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.45
  data arrival time                                                                                       -387.51
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.06


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_10__51_/d (d04fyj03yd0b0)                 0.00    24.03     1.00     0.00     4.74 &   385.75 r
  data arrival time                                                                                         385.75

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.43     169.43
  clock reconvergence pessimism                                                                    0.00     169.43
  clock uncertainty                                                                               50.00     219.43
  fifo1/data_mem_reg_10__51_/clk (d04fyj03yd0b0)                                                            219.43 r
  library hold time                                                              1.00              2.24     221.67
  data required time                                                                                        221.67
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.67
  data arrival time                                                                                        -385.75
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.08


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_30__11_/d (d04fyj03yd0b0)                 0.00    30.36     1.00     0.00     6.97 &   385.70 r
  data arrival time                                                                                         385.70

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.53     169.53
  clock reconvergence pessimism                                                                    0.00     169.53
  clock uncertainty                                                                               50.00     219.53
  fifo1/data_mem_reg_30__11_/clk (d04fyj03yd0b0)                                                            219.53 r
  library hold time                                                              1.00              2.07     221.60
  data required time                                                                                        221.60
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.60
  data arrival time                                                                                        -385.70
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.10


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[6] (in)                                                        12.64                       6.98 &   340.32 r
  din0[6] (net)                                2     1.74 
  place531/a (d04bfn00ynud5)                                  0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                           6.44     1.00              8.40 &   349.02 r
  n532 (net)                                   2     4.57 
  route35/a (d04bfn00yduk0)                                   0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                            4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                  1     9.91 
  place532/a (d04bfn00yduo0)                                 -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                           6.25     1.00             11.88 &   380.87 r
  n533 (net)                                  34    29.74 
  fifo0/data_mem_reg_10__6_/d (d04fyj03yd0b0)                 0.00    28.71     1.00     0.00     8.44 &   389.31 r
  data arrival time                                                                                        389.31

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.07     173.07
  clock reconvergence pessimism                                                                   0.00     173.07
  clock uncertainty                                                                              50.00     223.07
  fifo0/data_mem_reg_10__6_/clk (d04fyj03yd0b0)                                                            223.07 r
  library hold time                                                             1.00              2.13     225.19
  data required time                                                                                       225.19
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.19
  data arrival time                                                                                       -389.31
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.12


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_16__44_/d (d04fyj03yd0b0)                -0.20    18.95     1.00    -0.11     1.49 &   379.15 r
  data arrival time                                                                                         379.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.66     162.66
  clock reconvergence pessimism                                                                    0.00     162.66
  clock uncertainty                                                                               50.00     212.66
  fifo1/data_mem_reg_16__44_/clk (d04fyj03yd0b0)                                                            212.66 r
  library hold time                                                              1.00              2.36     215.03
  data required time                                                                                        215.03
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.03
  data arrival time                                                                                        -379.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.12


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_30__13_/d (d04fyj03yd0b0)                 0.00    55.86     1.00     0.00    21.50 &   386.68 r
  data arrival time                                                                                         386.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.76     169.76
  clock reconvergence pessimism                                                                    0.00     169.76
  clock uncertainty                                                                               50.00     219.76
  fifo1/data_mem_reg_30__13_/clk (d04fyj03yd0b0)                                                            219.76 r
  library hold time                                                              1.00              2.73     222.49
  data required time                                                                                        222.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.49
  data arrival time                                                                                        -386.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.19


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_19__46_/d (d04fyj03yd0b0)                -0.24    30.02     1.00    -0.13     4.51 &   377.39 r
  data arrival time                                                                                         377.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.02     161.02
  clock reconvergence pessimism                                                                    0.00     161.02
  clock uncertainty                                                                               50.00     211.02
  fifo1/data_mem_reg_19__46_/clk (d04fyj03yd0b0)                                                            211.02 r
  library hold time                                                              1.00              2.13     213.15
  data required time                                                                                        213.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.15
  data arrival time                                                                                        -377.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.23


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[0] (in)                                                       12.45                       6.84 &   340.17 r
  din1[0] (net)                               2     1.70 
  place419/a (d04bfn00ynud5)                                -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                          8.63     1.00              8.84 &   349.30 r
  n420 (net)                                  2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                           0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                    5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                          32    25.89 
  fifo1/data_mem_reg_0__0_/d (d04fyj03yd0c0)                -0.43    47.41     1.00    -0.22    15.22 &   391.94 r
  data arrival time                                                                                       391.94

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.77     175.77
  clock reconvergence pessimism                                                                  0.00     175.77
  clock uncertainty                                                                             50.00     225.77
  fifo1/data_mem_reg_0__0_/clk (d04fyj03yd0c0)                                                            225.77 r
  library hold time                                                            1.00              1.86     227.63
  data required time                                                                                      227.63
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.63
  data arrival time                                                                                      -391.94
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             164.31


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_10__55_/d (d04fyj03yd0b0)                -0.37    19.08     1.00    -0.04     7.66 &   388.24 r
  data arrival time                                                                                         388.24

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.50     171.50
  clock reconvergence pessimism                                                                    0.00     171.50
  clock uncertainty                                                                               50.00     221.50
  fifo1/data_mem_reg_10__55_/clk (d04fyj03yd0b0)                                                            221.50 r
  library hold time                                                              1.00              2.39     223.89
  data required time                                                                                        223.89
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.89
  data arrival time                                                                                        -388.24
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.35


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_12__5_/d (d04fyj03yd0b0)                -0.82    58.54     1.00    -0.08    29.80 &   393.02 r
  data arrival time                                                                                        393.02

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.76     175.76
  clock reconvergence pessimism                                                                   0.00     175.76
  clock uncertainty                                                                              50.00     225.76
  fifo1/data_mem_reg_12__5_/clk (d04fyj03yd0b0)                                                            225.76 r
  library hold time                                                             1.00              2.90     228.66
  data required time                                                                                       228.66
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.66
  data arrival time                                                                                       -393.02
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.36


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_4__60_/d (d04fyj03yd0b0)                 0.00    15.68     1.00     0.00     3.88 &   383.92 r
  data arrival time                                                                                        383.92

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.01     167.01
  clock reconvergence pessimism                                                                   0.00     167.01
  clock uncertainty                                                                              50.00     217.01
  fifo1/data_mem_reg_4__60_/clk (d04fyj03yd0b0)                                                            217.01 r
  library hold time                                                             1.00              2.52     219.53
  data required time                                                                                       219.53
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.53
  data arrival time                                                                                       -383.92
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.39


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_11__5_/d (d04fyj03yd0b0)                -0.82    58.54     1.00    -0.08    30.53 &   393.74 r
  data arrival time                                                                                        393.74

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.41     176.41
  clock reconvergence pessimism                                                                   0.00     176.41
  clock uncertainty                                                                              50.00     226.41
  fifo1/data_mem_reg_11__5_/clk (d04fyj03yd0b0)                                                            226.41 r
  library hold time                                                             1.00              2.90     229.31
  data required time                                                                                       229.31
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.31
  data arrival time                                                                                       -393.74
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.43


  Startpoint: din1[1] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[1] (in)                                                        11.05                       5.92 &   339.26 r
  din1[1] (net)                                2     1.45 
  place421/a (d04bfn00ynue3)                                  0.00    11.06     1.00     0.00     0.18 &   339.43 r
  place421/o (d04bfn00ynue3)                                           7.16     1.00              9.36 &   348.79 r
  n422 (net)                                   2     8.22 
  fifo1/place168/a (d04bfn00yn0f0)                           -1.28    20.15     1.00    -0.14    11.14 &   359.93 r
  fifo1/place168/o (d04bfn00yn0f0)                                     9.94     1.00             12.23 &   372.16 r
  fifo1/n1143 (net)                           32    27.28 
  fifo1/data_mem_reg_18__1_/d (d04fyj03yd0c0)                -0.46    39.26     1.00    -0.24     3.40 &   375.56 r
  data arrival time                                                                                        375.56

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.45     159.45
  clock reconvergence pessimism                                                                   0.00     159.45
  clock uncertainty                                                                              50.00     209.45
  fifo1/data_mem_reg_18__1_/clk (d04fyj03yd0c0)                                                            209.45 r
  library hold time                                                             1.00              1.63     211.09
  data required time                                                                                       211.09
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.09
  data arrival time                                                                                       -375.56
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.48


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[5] (in)                                                       12.86                       7.14 &   340.47 r
  din1[5] (net)                               2     1.78 
  route4/a (d04bfn00ynud5)                                  -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                            6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                 1     4.29 
  place403/a (d04bfn00yduo0)                                -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                          6.19     1.00             10.53 &   363.22 r
  n404 (net)                                 40    43.07 
  fifo1/data_mem_reg_6__5_/d (d04fyj03yd0b0)                -0.81    58.21     1.00    -0.08    28.54 &   391.75 r
  data arrival time                                                                                       391.75

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             174.46     174.46
  clock reconvergence pessimism                                                                  0.00     174.46
  clock uncertainty                                                                             50.00     224.46
  fifo1/data_mem_reg_6__5_/clk (d04fyj03yd0b0)                                                            224.46 r
  library hold time                                                            1.00              2.77     227.24
  data required time                                                                                      227.24
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.24
  data arrival time                                                                                      -391.75
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             164.52


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_17__29_/d (d04fyj03yd0c0)                -0.38    24.55     1.00    -0.04     2.21 &   377.44 r
  data arrival time                                                                                         377.44

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.26     161.26
  clock reconvergence pessimism                                                                    0.00     161.26
  clock uncertainty                                                                               50.00     211.26
  fifo1/data_mem_reg_17__29_/clk (d04fyj03yd0c0)                                                            211.26 r
  library hold time                                                              1.00              1.66     212.92
  data required time                                                                                        212.92
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.92
  data arrival time                                                                                        -377.44
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.52


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_1__23_/d (d04fyj03yd0b0)                -0.87    49.85     1.00    -0.09    28.77 &   392.15 r
  data arrival time                                                                                        392.15

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.42     175.42
  clock reconvergence pessimism                                                                   0.00     175.42
  clock uncertainty                                                                              50.00     225.42
  fifo1/data_mem_reg_1__23_/clk (d04fyj03yd0b0)                                                            225.42 r
  library hold time                                                             1.00              2.19     227.61
  data required time                                                                                       227.61
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.61
  data arrival time                                                                                       -392.15
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.54


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_26__61_/d (d04fyj03yd0b0)                 0.00    18.44     1.00     0.00     4.42 &   374.47 f
  data arrival time                                                                                         374.47

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.41     163.41
  clock reconvergence pessimism                                                                    0.00     163.41
  clock uncertainty                                                                               50.00     213.41
  fifo1/data_mem_reg_26__61_/clk (d04fyj03yd0b0)                                                            213.41 r
  library hold time                                                              1.00             -3.52     209.90
  data required time                                                                                        209.90
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.90
  data arrival time                                                                                        -374.47
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.57


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/data_mem_reg_26__62_/d (d04fyj03yd0b0)                -0.25    14.91     1.00    -0.03     5.48 &   379.75 r
  data arrival time                                                                                         379.75

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.62     162.62
  clock reconvergence pessimism                                                                    0.00     162.62
  clock uncertainty                                                                               50.00     212.62
  fifo1/data_mem_reg_26__62_/clk (d04fyj03yd0b0)                                                            212.62 r
  library hold time                                                              1.00              2.50     215.11
  data required time                                                                                        215.11
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.11
  data arrival time                                                                                        -379.75
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.64


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_27__58_/d (d04fyj03yd0b0)                 0.00    15.00     1.00     0.00     7.12 &   389.46 r
  data arrival time                                                                                         389.46

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.30     172.30
  clock reconvergence pessimism                                                                    0.00     172.30
  clock uncertainty                                                                               50.00     222.30
  fifo1/data_mem_reg_27__58_/clk (d04fyj03yd0b0)                                                            222.30 r
  library hold time                                                              1.00              2.50     224.80
  data required time                                                                                        224.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.80
  data arrival time                                                                                        -389.46
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.66


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[11] (in)                                                       13.49                       7.60 &   340.93 r
  din1[11] (net)                               2     1.90 
  route8/a (d04bfn00ynue3)                                   -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                             6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                  4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                             0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                     17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                           31    22.08 
  fifo1/data_mem_reg_6__11_/d (d04fyj03yd0b0)                 0.00    35.85     1.00     0.00    14.88 &   393.60 r
  data arrival time                                                                                        393.60

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.01     177.01
  clock reconvergence pessimism                                                                   0.00     177.01
  clock uncertainty                                                                              50.00     227.01
  fifo1/data_mem_reg_6__11_/clk (d04fyj03yd0b0)                                                            227.01 r
  library hold time                                                             1.00              1.92     228.92
  data required time                                                                                       228.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.92
  data arrival time                                                                                       -393.60
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.68


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_16__46_/d (d04fyj03yd0b0)                -0.27    33.07     1.00    -0.14     5.50 &   378.37 r
  data arrival time                                                                                         378.37

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.68     161.68
  clock reconvergence pessimism                                                                    0.00     161.68
  clock uncertainty                                                                               50.00     211.68
  fifo1/data_mem_reg_16__46_/clk (d04fyj03yd0b0)                                                            211.68 r
  library hold time                                                              1.00              2.01     213.69
  data required time                                                                                        213.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.69
  data arrival time                                                                                        -378.37
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.68


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_21__14_/d (d04fyj03yd0b0)                 0.00    40.54     1.00     0.00    19.47 &   387.39 r
  data arrival time                                                                                         387.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.86     170.86
  clock reconvergence pessimism                                                                    0.00     170.86
  clock uncertainty                                                                               50.00     220.86
  fifo1/data_mem_reg_21__14_/clk (d04fyj03yd0b0)                                                            220.86 r
  library hold time                                                              1.00              1.84     222.71
  data required time                                                                                        222.71
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.71
  data arrival time                                                                                        -387.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.68


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_17__6_/d (d04fyj03yd0c0)                -0.67    31.48     1.00    -0.07    12.08 &   374.81 r
  data arrival time                                                                                        374.81

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.42     158.42
  clock reconvergence pessimism                                                                   0.00     158.42
  clock uncertainty                                                                              50.00     208.42
  fifo1/data_mem_reg_17__6_/clk (d04fyj03yd0c0)                                                            208.42 r
  library hold time                                                             1.00              1.67     210.08
  data required time                                                                                       210.08
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.08
  data arrival time                                                                                       -374.81
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.73


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_31__4_/d (d04fky00ld0a5)                 0.00    31.55     1.00     0.00    13.60 &   379.12 r
  data arrival time                                                                                        379.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.55     162.55
  clock reconvergence pessimism                                                                   0.00     162.55
  clock uncertainty                                                                              50.00     212.55
  fifo1/data_mem_reg_31__4_/clk (d04fky00ld0a5)                                                            212.55 r
  library hold time                                                             1.00              1.77     214.33
  data required time                                                                                       214.33
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.33
  data arrival time                                                                                       -379.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.80


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_26__4_/d (d04fyj03yd0c0)                 0.00    31.66     1.00     0.00    15.58 &   381.10 r
  data arrival time                                                                                        381.10

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.60     164.60
  clock reconvergence pessimism                                                                   0.00     164.60
  clock uncertainty                                                                              50.00     214.60
  fifo1/data_mem_reg_26__4_/clk (d04fyj03yd0c0)                                                            214.60 r
  library hold time                                                             1.00              1.68     216.29
  data required time                                                                                       216.29
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.29
  data arrival time                                                                                       -381.10
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.81


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_18__58_/d (d04fyj03yd0b0)                 0.00    14.98     1.00     0.00     7.04 &   389.38 r
  data arrival time                                                                                         389.38

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.07     172.07
  clock reconvergence pessimism                                                                    0.00     172.07
  clock uncertainty                                                                               50.00     222.07
  fifo1/data_mem_reg_18__58_/clk (d04fyj03yd0b0)                                                            222.07 r
  library hold time                                                              1.00              2.50     224.56
  data required time                                                                                        224.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.56
  data arrival time                                                                                        -389.38
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.82


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_29__61_/d (d04fyj03yd0b0)                 0.00     7.61     1.00     0.00     0.77 &   370.82 f
  data arrival time                                                                                         370.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.18     158.18
  clock reconvergence pessimism                                                                    0.00     158.18
  clock uncertainty                                                                               50.00     208.18
  fifo1/data_mem_reg_29__61_/clk (d04fyj03yd0b0)                                                            208.18 r
  library hold time                                                              1.00             -2.22     205.96
  data required time                                                                                        205.96
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        205.96
  data arrival time                                                                                        -370.82
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.86


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_19__61_/d (d04fyj03yd0b0)                 0.00    23.24     1.00     0.00     9.64 &   379.69 f
  data arrival time                                                                                         379.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.11     169.11
  clock reconvergence pessimism                                                                    0.00     169.11
  clock uncertainty                                                                               50.00     219.11
  fifo1/data_mem_reg_19__61_/clk (d04fyj03yd0b0)                                                            219.11 r
  library hold time                                                              1.00             -4.27     214.84
  data required time                                                                                        214.84
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.84
  data arrival time                                                                                        -379.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.86


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_29__6_/d (d04fyj03yd0b0)                -1.77    35.41     1.00    -0.18    18.98 &   381.70 r
  data arrival time                                                                                        381.70

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.86     164.86
  clock reconvergence pessimism                                                                   0.00     164.86
  clock uncertainty                                                                              50.00     214.86
  fifo1/data_mem_reg_29__6_/clk (d04fyj03yd0b0)                                                            214.86 r
  library hold time                                                             1.00              1.98     216.84
  data required time                                                                                       216.84
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.84
  data arrival time                                                                                       -381.70
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.86


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[17] (in)                                                       13.32                       7.44 &   340.77 r
  din1[17] (net)                               2     1.86 
  place395/a (d04bfn00ynud5)                                 -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                          10.04     1.00              9.68 &   350.78 r
  n396 (net)                                   2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                           -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                    10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                           9     8.74 
  fifo1/data_mem_reg_0__17_/d (d04fyj03yd0b0)                 0.00    17.21     1.00     0.00     4.80 &   380.74 r
  data arrival time                                                                                        380.74

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.33     163.33
  clock reconvergence pessimism                                                                   0.00     163.33
  clock uncertainty                                                                              50.00     213.33
  fifo1/data_mem_reg_0__17_/clk (d04fyj03yd0b0)                                                            213.33 r
  library hold time                                                             1.00              2.49     215.82
  data required time                                                                                       215.82
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.82
  data arrival time                                                                                       -380.74
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.92


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_0__59_/d (d04fyj03yd0b0)                -0.30    36.14     1.00    -0.15    14.57 &   372.97 r
  data arrival time                                                                                        372.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              156.10     156.10
  clock reconvergence pessimism                                                                   0.00     156.10
  clock uncertainty                                                                              50.00     206.10
  fifo1/data_mem_reg_0__59_/clk (d04fyj03yd0b0)                                                            206.10 r
  library hold time                                                             1.00              1.94     208.04
  data required time                                                                                       208.04
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.04
  data arrival time                                                                                       -372.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              164.93


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_20__47_/d (d04fyj03yd0b0)                 0.00    27.54     1.00     0.00    14.52 &   393.68 r
  data arrival time                                                                                         393.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.57     176.57
  clock reconvergence pessimism                                                                    0.00     176.57
  clock uncertainty                                                                               50.00     226.57
  fifo1/data_mem_reg_20__47_/clk (d04fyj03yd0b0)                                                            226.57 r
  library hold time                                                              1.00              2.17     228.74
  data required time                                                                                        228.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.74
  data arrival time                                                                                        -393.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.94


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_24__12_/d (d04fyj03yd0b0)                 0.00    28.42     1.00     0.00     9.84 &   391.03 r
  data arrival time                                                                                         391.03

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.95     173.95
  clock reconvergence pessimism                                                                    0.00     173.95
  clock uncertainty                                                                               50.00     223.95
  fifo1/data_mem_reg_24__12_/clk (d04fyj03yd0b0)                                                            223.95 r
  library hold time                                                              1.00              2.12     226.07
  data required time                                                                                        226.07
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.07
  data arrival time                                                                                        -391.03
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.96


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_21__44_/d (d04fyj03yd0c0)                -0.20    18.90     1.00    -0.11     0.84 &   378.50 r
  data arrival time                                                                                         378.50

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.83     161.83
  clock reconvergence pessimism                                                                    0.00     161.83
  clock uncertainty                                                                               50.00     211.83
  fifo1/data_mem_reg_21__44_/clk (d04fyj03yd0c0)                                                            211.83 r
  library hold time                                                              1.00              1.70     213.52
  data required time                                                                                        213.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.52
  data arrival time                                                                                        -378.50
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.98


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[26] (in)                                                        11.85                       6.99 &   340.33 r
  din1[26] (net)                                2     1.74 
  route1219/a (d04inn00yn0b5)                                 -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                         10.43     1.00              6.84 &   347.05 f
  n382 (net)                                    1     5.25 
  route1220/a (d04inn00ynuf5)                                 -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                          9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                  3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                            -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                     14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                            32    23.22 
  fifo1/data_mem_reg_20__26_/d (d04fyj03yd0b0)                -0.60    39.46     1.00    -0.06     8.55 &   396.43 r
  data arrival time                                                                                         396.43

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               179.53     179.53
  clock reconvergence pessimism                                                                    0.00     179.53
  clock uncertainty                                                                               50.00     229.53
  fifo1/data_mem_reg_20__26_/clk (d04fyj03yd0b0)                                                            229.53 r
  library hold time                                                              1.00              1.91     231.43
  data required time                                                                                        231.43
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        231.43
  data arrival time                                                                                        -396.43
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               164.99


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                            -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                      5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                           29    21.40 
  fifo1/data_mem_reg_9__61_/d (d04fyj03yd0b0)                 0.00    23.29     1.00     0.00     9.87 &   379.92 f
  data arrival time                                                                                        379.92

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.30     169.30
  clock reconvergence pessimism                                                                   0.00     169.30
  clock uncertainty                                                                              50.00     219.30
  fifo1/data_mem_reg_9__61_/clk (d04fyj03yd0b0)                                                            219.30 r
  library hold time                                                             1.00             -4.37     214.92
  data required time                                                                                       214.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.92
  data arrival time                                                                                       -379.92
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.00


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_12__14_/d (d04fyj03yd0c0)                 0.00    41.01     1.00     0.00    21.42 &   389.35 r
  data arrival time                                                                                         389.35

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.56     172.56
  clock reconvergence pessimism                                                                    0.00     172.56
  clock uncertainty                                                                               50.00     222.56
  fifo1/data_mem_reg_12__14_/clk (d04fyj03yd0c0)                                                            222.56 r
  library hold time                                                              1.00              1.62     224.17
  data required time                                                                                        224.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.17
  data arrival time                                                                                        -389.35
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.17


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_15__61_/d (d04fyj03yd0b0)                 0.00    10.14     1.00     0.00     3.55 &   373.59 f
  data arrival time                                                                                         373.59

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.94     160.94
  clock reconvergence pessimism                                                                    0.00     160.94
  clock uncertainty                                                                               50.00     210.94
  fifo1/data_mem_reg_15__61_/clk (d04fyj03yd0b0)                                                            210.94 r
  library hold time                                                              1.00             -2.56     208.38
  data required time                                                                                        208.38
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        208.38
  data arrival time                                                                                        -373.59
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.22


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_30__63_/d (d04fyj03yd0c0)                -4.50    68.92     1.00    -0.94    32.03 &   393.79 r
  data arrival time                                                                                         393.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.89     174.89
  clock reconvergence pessimism                                                                    0.00     174.89
  clock uncertainty                                                                               50.00     224.89
  fifo1/data_mem_reg_30__63_/clk (d04fyj03yd0c0)                                                            224.89 r
  library hold time                                                              1.00              3.67     228.56
  data required time                                                                                        228.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.56
  data arrival time                                                                                        -393.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.22


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/data_mem_reg_15__62_/d (d04fyj03yd0b0)                -0.23    13.84     1.00    -0.03     4.12 &   378.38 r
  data arrival time                                                                                         378.38

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.57     160.57
  clock reconvergence pessimism                                                                    0.00     160.57
  clock uncertainty                                                                               50.00     210.57
  fifo1/data_mem_reg_15__62_/clk (d04fyj03yd0b0)                                                            210.57 r
  library hold time                                                              1.00              2.55     213.12
  data required time                                                                                        213.12
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.12
  data arrival time                                                                                        -378.38
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.26


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_18__4_/d (d04fyj03yd0c0)                 0.00    31.73     1.00     0.00    16.52 &   382.04 r
  data arrival time                                                                                        382.04

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.11     165.11
  clock reconvergence pessimism                                                                   0.00     165.11
  clock uncertainty                                                                              50.00     215.11
  fifo1/data_mem_reg_18__4_/clk (d04fyj03yd0c0)                                                            215.11 r
  library hold time                                                             1.00              1.62     216.73
  data required time                                                                                       216.73
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.73
  data arrival time                                                                                       -382.04
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.31


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/data_mem_reg_20__25_/d (d04fyj03yd0b0)                -0.31    19.68     1.00    -0.03     8.59 &   398.34 r
  data arrival time                                                                                         398.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.58     180.58
  clock reconvergence pessimism                                                                    0.00     180.58
  clock uncertainty                                                                               50.00     230.58
  fifo1/data_mem_reg_20__25_/clk (d04fyj03yd0b0)                                                            230.58 r
  library hold time                                                              1.00              2.42     233.00
  data required time                                                                                        233.00
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        233.00
  data arrival time                                                                                        -398.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.34


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_6__13_/d (d04fyj03yd0b0)                 0.00    58.82     1.00     0.00    29.97 &   395.15 r
  data arrival time                                                                                        395.15

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.86     176.86
  clock reconvergence pessimism                                                                   0.00     176.86
  clock uncertainty                                                                              50.00     226.86
  fifo1/data_mem_reg_6__13_/clk (d04fyj03yd0b0)                                                            226.86 r
  library hold time                                                             1.00              2.92     229.78
  data required time                                                                                       229.78
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.78
  data arrival time                                                                                       -395.15
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.37


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_11__14_/d (d04fyj03yd0c0)                 0.00    41.10     1.00     0.00    22.28 &   390.21 r
  data arrival time                                                                                         390.21

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.15     173.15
  clock reconvergence pessimism                                                                    0.00     173.15
  clock uncertainty                                                                               50.00     223.15
  fifo1/data_mem_reg_11__14_/clk (d04fyj03yd0c0)                                                            223.15 r
  library hold time                                                              1.00              1.64     224.79
  data required time                                                                                        224.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.79
  data arrival time                                                                                        -390.21
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.42


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                           -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                    11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                          16    12.28 
  fifo1/data_mem_reg_7__7_/d (d04fyj03yd0b0)                 0.00    20.14     1.00     0.00    10.01 &   385.61 r
  data arrival time                                                                                       385.61

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             167.80     167.80
  clock reconvergence pessimism                                                                  0.00     167.80
  clock uncertainty                                                                             50.00     217.80
  fifo1/data_mem_reg_7__7_/clk (d04fyj03yd0b0)                                                            217.80 r
  library hold time                                                            1.00              2.40     220.19
  data required time                                                                                      220.19
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      220.19
  data arrival time                                                                                      -385.61
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             165.42


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_21__58_/d (d04fyj03yd0b0)                 0.00    15.20     1.00     0.00     7.19 &   389.53 r
  data arrival time                                                                                         389.53

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.56     171.56
  clock reconvergence pessimism                                                                    0.00     171.56
  clock uncertainty                                                                               50.00     221.56
  fifo1/data_mem_reg_21__58_/clk (d04fyj03yd0b0)                                                            221.56 r
  library hold time                                                              1.00              2.54     224.11
  data required time                                                                                        224.11
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.11
  data arrival time                                                                                        -389.53
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.43


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_10__59_/d (d04fyj03yd0b0)                -0.30    36.28     1.00    -0.15    16.18 &   374.57 r
  data arrival time                                                                                         374.57

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.16     157.16
  clock reconvergence pessimism                                                                    0.00     157.16
  clock uncertainty                                                                               50.00     207.16
  fifo1/data_mem_reg_10__59_/clk (d04fyj03yd0b0)                                                            207.16 r
  library hold time                                                              1.00              1.97     209.13
  data required time                                                                                        209.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.13
  data arrival time                                                                                        -374.57
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.45


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_14__23_/d (d04fyj03yd0b0)                -0.71    41.78     1.00    -0.07    15.71 &   379.08 r
  data arrival time                                                                                         379.08

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.77     161.77
  clock reconvergence pessimism                                                                    0.00     161.77
  clock uncertainty                                                                               50.00     211.77
  fifo1/data_mem_reg_14__23_/clk (d04fyj03yd0b0)                                                            211.77 r
  library hold time                                                              1.00              1.82     213.59
  data required time                                                                                        213.59
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.59
  data arrival time                                                                                        -379.08
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.50


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_25__47_/d (d04fyj03yd0b0)                 0.00    27.54     1.00     0.00    14.70 &   393.85 r
  data arrival time                                                                                         393.85

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.17     176.17
  clock reconvergence pessimism                                                                    0.00     176.17
  clock uncertainty                                                                               50.00     226.17
  fifo1/data_mem_reg_25__47_/clk (d04fyj03yd0b0)                                                            226.17 r
  library hold time                                                              1.00              2.15     228.33
  data required time                                                                                        228.33
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.33
  data arrival time                                                                                        -393.85
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.53


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_26__51_/d (d04fyj03yd0b0)                 0.00    32.57     1.00     0.00    13.17 &   394.18 r
  data arrival time                                                                                         394.18

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.58     176.58
  clock reconvergence pessimism                                                                    0.00     176.58
  clock uncertainty                                                                               50.00     226.58
  fifo1/data_mem_reg_26__51_/clk (d04fyj03yd0b0)                                                            226.58 r
  library hold time                                                              1.00              2.07     228.65
  data required time                                                                                        228.65
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.65
  data arrival time                                                                                        -394.18
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.53


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_2__14_/d (d04fyj03yd0c0)                 0.00    41.12     1.00     0.00    22.77 &   390.70 r
  data arrival time                                                                                        390.70

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.59     173.59
  clock reconvergence pessimism                                                                   0.00     173.59
  clock uncertainty                                                                              50.00     223.59
  fifo1/data_mem_reg_2__14_/clk (d04fyj03yd0c0)                                                            223.59 r
  library hold time                                                             1.00              1.56     225.14
  data required time                                                                                       225.14
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.14
  data arrival time                                                                                       -390.70
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.55


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_20__49_/d (d04fyj03yd0b0)                -0.52    46.96     1.00    -0.27    14.69 &   391.86 r
  data arrival time                                                                                         391.86

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.24     174.24
  clock reconvergence pessimism                                                                    0.00     174.24
  clock uncertainty                                                                               50.00     224.24
  fifo1/data_mem_reg_20__49_/clk (d04fyj03yd0b0)                                                            224.24 r
  library hold time                                                              1.00              2.03     226.27
  data required time                                                                                        226.27
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.27
  data arrival time                                                                                        -391.86
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.59


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_15__59_/d (d04fyj03yd0b0)                -0.32    38.89     1.00    -0.17    20.08 &   378.48 r
  data arrival time                                                                                         378.48

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.97     160.97
  clock reconvergence pessimism                                                                    0.00     160.97
  clock uncertainty                                                                               50.00     210.97
  fifo1/data_mem_reg_15__59_/clk (d04fyj03yd0b0)                                                            210.97 r
  library hold time                                                              1.00              1.89     212.86
  data required time                                                                                        212.86
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.86
  data arrival time                                                                                        -378.48
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.62


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_13__6_/d (d04fyj03yd0b0)                -1.85    36.28     1.00    -0.19    22.00 &   384.73 r
  data arrival time                                                                                        384.73

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.03     167.03
  clock reconvergence pessimism                                                                   0.00     167.03
  clock uncertainty                                                                              50.00     217.03
  fifo1/data_mem_reg_13__6_/clk (d04fyj03yd0b0)                                                            217.03 r
  library hold time                                                             1.00              1.97     219.00
  data required time                                                                                       219.00
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.00
  data arrival time                                                                                       -384.73
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.73


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_21__8_/d (d04fyj03yd0b0)                -2.84    55.01     1.00    -0.29    26.31 &   389.73 r
  data arrival time                                                                                        389.73

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.29     171.29
  clock reconvergence pessimism                                                                   0.00     171.29
  clock uncertainty                                                                              50.00     221.29
  fifo1/data_mem_reg_21__8_/clk (d04fyj03yd0b0)                                                            221.29 r
  library hold time                                                             1.00              2.69     223.98
  data required time                                                                                       223.98
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.98
  data arrival time                                                                                       -389.73
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.74


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_25__29_/d (d04fyj03yd0b0)                -0.70    43.46     1.00    -0.07     8.61 &   383.83 r
  data arrival time                                                                                         383.83

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.25     166.25
  clock reconvergence pessimism                                                                    0.00     166.25
  clock uncertainty                                                                               50.00     216.25
  fifo1/data_mem_reg_25__29_/clk (d04fyj03yd0b0)                                                            216.25 r
  library hold time                                                              1.00              1.80     218.05
  data required time                                                                                        218.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.05
  data arrival time                                                                                        -383.83
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.78


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[12] (in)                                                       15.53                       8.92 &   342.25 r
  din1[12] (net)                               2     2.27 
  place411/a (d04bfn00ynud5)                                 -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                           7.41     1.00              8.77 &   351.27 r
  n412 (net)                                   2     5.80 
  place1809/a (d04bfn00ynud5)                                -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                          6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                  1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                            0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                     5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                           32    22.74 
  fifo1/data_mem_reg_8__12_/d (d04fyj03yd0b0)                 0.00    28.49     1.00     0.00    10.66 &   391.86 r
  data arrival time                                                                                        391.86

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.89     173.89
  clock reconvergence pessimism                                                                   0.00     173.89
  clock uncertainty                                                                              50.00     223.89
  fifo1/data_mem_reg_8__12_/clk (d04fyj03yd0b0)                                                            223.89 r
  library hold time                                                             1.00              2.16     226.05
  data required time                                                                                       226.05
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.05
  data arrival time                                                                                       -391.86
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.81


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_7__9_/d (d04fyj03yd0b0)                -1.26    40.01     1.00    -0.13    24.96 &   390.20 r
  data arrival time                                                                                       390.20

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             172.51     172.51
  clock reconvergence pessimism                                                                  0.00     172.51
  clock uncertainty                                                                             50.00     222.51
  fifo1/data_mem_reg_7__9_/clk (d04fyj03yd0b0)                                                            222.51 r
  library hold time                                                            1.00              1.87     224.38
  data required time                                                                                      224.38
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      224.38
  data arrival time                                                                                      -390.20
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             165.82


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_23__10_/d (d04fyj03yd0c0)                -0.20    13.44     1.00    -0.02     1.34 &   379.75 r
  data arrival time                                                                                         379.75

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.17     162.17
  clock reconvergence pessimism                                                                    0.00     162.17
  clock uncertainty                                                                               50.00     212.17
  fifo1/data_mem_reg_23__10_/clk (d04fyj03yd0c0)                                                            212.17 r
  library hold time                                                              1.00              1.72     213.89
  data required time                                                                                        213.89
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.89
  data arrival time                                                                                        -379.75
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.86


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[33] (in)                                                       12.94                       7.19 &   340.52 r
  din1[33] (net)                               2     1.79 
  place364/a (d04bfn00ynud5)                                 -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                           6.12     1.00              8.75 &   349.52 r
  n365 (net)                                   1     4.61 
  place365/a (d04bfn00yduo0)                                  0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                           5.06     1.00             10.57 &   364.64 r
  n366 (net)                                   9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                           -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                    11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                           10     9.13 
  fifo1/data_mem_reg_5__33_/d (d04fyj03yd0b0)                 0.00    18.74     1.00     0.00     7.51 &   396.57 r
  data arrival time                                                                                        396.57

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              178.33     178.33
  clock reconvergence pessimism                                                                   0.00     178.33
  clock uncertainty                                                                              50.00     228.33
  fifo1/data_mem_reg_5__33_/clk (d04fyj03yd0b0)                                                            228.33 r
  library hold time                                                             1.00              2.37     230.70
  data required time                                                                                       230.70
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.70
  data arrival time                                                                                       -396.57
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.87


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_22__54_/d (d04fyj03yd0b0)                -0.35    37.50     1.00    -0.18     8.91 &   378.51 r
  data arrival time                                                                                         378.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.73     160.73
  clock reconvergence pessimism                                                                    0.00     160.73
  clock uncertainty                                                                               50.00     210.73
  fifo1/data_mem_reg_22__54_/clk (d04fyj03yd0b0)                                                            210.73 r
  library hold time                                                              1.00              1.89     212.62
  data required time                                                                                        212.62
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.62
  data arrival time                                                                                        -378.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.89


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_13__59_/d (d04fyj03yd0b0)                -0.32    38.61     1.00    -0.16    18.42 &   376.81 r
  data arrival time                                                                                         376.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.03     159.03
  clock reconvergence pessimism                                                                    0.00     159.03
  clock uncertainty                                                                               50.00     209.03
  fifo1/data_mem_reg_13__59_/clk (d04fyj03yd0b0)                                                            209.03 r
  library hold time                                                              1.00              1.87     210.90
  data required time                                                                                        210.90
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.90
  data arrival time                                                                                        -376.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               165.91


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_20__7_/d (d04fyj03yd0b0)                -0.31    16.62     1.00    -0.03     3.85 &   379.94 r
  data arrival time                                                                                        379.94

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.55     161.55
  clock reconvergence pessimism                                                                   0.00     161.55
  clock uncertainty                                                                              50.00     211.55
  fifo1/data_mem_reg_20__7_/clk (d04fyj03yd0b0)                                                            211.55 r
  library hold time                                                             1.00              2.46     214.01
  data required time                                                                                       214.01
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.01
  data arrival time                                                                                       -379.94
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.92


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_31__6_/d (d04fky00ld0a5)                -1.65    34.95     1.00    -0.18    17.28 &   380.01 r
  data arrival time                                                                                        380.01

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.46     162.46
  clock reconvergence pessimism                                                                   0.00     162.46
  clock uncertainty                                                                              50.00     212.46
  fifo1/data_mem_reg_31__6_/clk (d04fky00ld0a5)                                                            212.46 r
  library hold time                                                             1.00              1.60     214.05
  data required time                                                                                       214.05
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.05
  data arrival time                                                                                       -380.01
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.95


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_16__7_/d (d04fyj03yd0b0)                -0.37    19.18     1.00    -0.04     8.69 &   384.78 r
  data arrival time                                                                                        384.78

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.43     166.43
  clock reconvergence pessimism                                                                   0.00     166.43
  clock uncertainty                                                                              50.00     216.43
  fifo1/data_mem_reg_16__7_/clk (d04fyj03yd0b0)                                                            216.43 r
  library hold time                                                             1.00              2.35     218.79
  data required time                                                                                       218.79
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.79
  data arrival time                                                                                       -384.78
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              165.99


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_25__58_/d (d04fyj03yd0b0)                 0.00    14.82     1.00     0.00     6.11 &   388.45 r
  data arrival time                                                                                         388.45

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.74     169.74
  clock reconvergence pessimism                                                                    0.00     169.74
  clock uncertainty                                                                               50.00     219.74
  fifo1/data_mem_reg_25__58_/clk (d04fyj03yd0b0)                                                            219.74 r
  library hold time                                                              1.00              2.52     222.26
  data required time                                                                                        222.26
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.26
  data arrival time                                                                                        -388.45
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.19


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_30__14_/d (d04fyj03yd0b0)                 0.00    40.77     1.00     0.00    20.25 &   388.18 r
  data arrival time                                                                                         388.18

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.11     170.11
  clock reconvergence pessimism                                                                    0.00     170.11
  clock uncertainty                                                                               50.00     220.11
  fifo1/data_mem_reg_30__14_/clk (d04fyj03yd0b0)                                                            220.11 r
  library hold time                                                              1.00              1.82     221.93
  data required time                                                                                        221.93
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.93
  data arrival time                                                                                        -388.18
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.25


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_21__5_/d (d04fyj03yd0b0)                -0.81    58.22     1.00    -0.08    28.86 &   392.07 r
  data arrival time                                                                                        392.07

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.93     172.93
  clock reconvergence pessimism                                                                   0.00     172.93
  clock uncertainty                                                                              50.00     222.93
  fifo1/data_mem_reg_21__5_/clk (d04fyj03yd0b0)                                                            222.93 r
  library hold time                                                             1.00              2.88     225.80
  data required time                                                                                       225.80
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.80
  data arrival time                                                                                       -392.07
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.27


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[16] (in)                                                        12.96                       7.21 &   340.54 r
  din1[16] (net)                                2     1.80 
  route16/a (d04bfn00ynud5)                                   -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                             5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                   1     3.33 
  place393/a (d04bfn00yduk0)                                   0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                            4.10     1.00              8.39 &   360.17 r
  n394 (net)                                    2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                             0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                      9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                            10     9.73 
  fifo1/data_mem_reg_13__16_/d (d04fyj03yd0b0)                 0.00    20.24     1.00     0.00     8.58 &   395.65 r
  data arrival time                                                                                         395.65

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.96     176.96
  clock reconvergence pessimism                                                                    0.00     176.96
  clock uncertainty                                                                               50.00     226.96
  fifo1/data_mem_reg_13__16_/clk (d04fyj03yd0b0)                                                            226.96 r
  library hold time                                                              1.00              2.40     229.37
  data required time                                                                                        229.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        229.37
  data arrival time                                                                                        -395.65
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.28


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/data_mem_reg_16__62_/d (d04fyj03yd0b0)                -0.24    14.55     1.00    -0.03     4.73 &   378.99 r
  data arrival time                                                                                         378.99

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.22     160.22
  clock reconvergence pessimism                                                                    0.00     160.22
  clock uncertainty                                                                               50.00     210.22
  fifo1/data_mem_reg_16__62_/clk (d04fyj03yd0b0)                                                            210.22 r
  library hold time                                                              1.00              2.48     212.70
  data required time                                                                                        212.70
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.70
  data arrival time                                                                                        -378.99
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.30


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_5__44_/d (d04fyj03yd0b0)                -0.35    32.47     1.00    -0.18     8.54 &   386.21 r
  data arrival time                                                                                        386.21

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.82     167.82
  clock reconvergence pessimism                                                                   0.00     167.82
  clock uncertainty                                                                              50.00     217.82
  fifo1/data_mem_reg_5__44_/clk (d04fyj03yd0b0)                                                            217.82 r
  library hold time                                                             1.00              2.05     219.86
  data required time                                                                                       219.86
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.86
  data arrival time                                                                                       -386.21
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.34


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_14__61_/d (d04fyj03yd0b0)                 0.00    11.91     1.00     0.00     1.89 &   371.93 f
  data arrival time                                                                                         371.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.36     158.36
  clock reconvergence pessimism                                                                    0.00     158.36
  clock uncertainty                                                                               50.00     208.36
  fifo1/data_mem_reg_14__61_/clk (d04fyj03yd0b0)                                                            208.36 r
  library hold time                                                              1.00             -2.80     205.55
  data required time                                                                                        205.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        205.55
  data arrival time                                                                                        -371.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.38


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_11__61_/d (d04fyj03yd0b0)                 0.00    23.81     1.00     0.00     9.89 &   379.94 f
  data arrival time                                                                                         379.94

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.98     167.98
  clock reconvergence pessimism                                                                    0.00     167.98
  clock uncertainty                                                                               50.00     217.98
  fifo1/data_mem_reg_11__61_/clk (d04fyj03yd0b0)                                                            217.98 r
  library hold time                                                              1.00             -4.47     213.52
  data required time                                                                                        213.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.52
  data arrival time                                                                                        -379.94
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.42


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_18__9_/d (d04fyj03yd0b0)                -1.11    35.65     1.00    -0.11    16.35 &   381.59 r
  data arrival time                                                                                        381.59

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.10     163.10
  clock reconvergence pessimism                                                                   0.00     163.10
  clock uncertainty                                                                              50.00     213.10
  fifo1/data_mem_reg_18__9_/clk (d04fyj03yd0b0)                                                            213.10 r
  library hold time                                                             1.00              1.96     215.06
  data required time                                                                                       215.06
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.06
  data arrival time                                                                                       -381.59
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.53


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[51] (in)                                                       12.48                       6.84 &   340.18 r
  din1[51] (net)                               2     1.69 
  place335/a (d04bfn00ynud5)                                 -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                          12.54     1.00             10.20 &   350.57 r
  n336 (net)                                   2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                           -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                     6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                            32    23.96 
  fifo1/data_mem_reg_1__51_/d (d04fyj03yd0b0)                 0.00    31.18     1.00     0.00    10.86 &   391.87 r
  data arrival time                                                                                        391.87

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.27     173.27
  clock reconvergence pessimism                                                                   0.00     173.27
  clock uncertainty                                                                              50.00     223.27
  fifo1/data_mem_reg_1__51_/clk (d04fyj03yd0b0)                                                            223.27 r
  library hold time                                                             1.00              2.06     225.33
  data required time                                                                                       225.33
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.33
  data arrival time                                                                                       -391.87
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.54


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_24__5_/d (d04fyj03yd0b0)                -0.84    59.47     1.00    -0.09    34.31 &   397.53 r
  data arrival time                                                                                        397.53

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.94     177.94
  clock reconvergence pessimism                                                                   0.00     177.94
  clock uncertainty                                                                              50.00     227.94
  fifo1/data_mem_reg_24__5_/clk (d04fyj03yd0b0)                                                            227.94 r
  library hold time                                                             1.00              3.04     230.98
  data required time                                                                                       230.98
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.98
  data arrival time                                                                                       -397.53
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.55


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/data_mem_reg_12__62_/d (d04fyj03yd0b0)                -0.22    13.56     1.00    -0.02     3.59 &   377.86 r
  data arrival time                                                                                         377.86

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.75     158.75
  clock reconvergence pessimism                                                                    0.00     158.75
  clock uncertainty                                                                               50.00     208.75
  fifo1/data_mem_reg_12__62_/clk (d04fyj03yd0b0)                                                            208.75 r
  library hold time                                                              1.00              2.54     211.29
  data required time                                                                                        211.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.29
  data arrival time                                                                                        -377.86
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.56


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_22__7_/d (d04fyj03yd0c0)                 0.00    20.12     1.00     0.00     9.73 &   385.34 r
  data arrival time                                                                                        385.34

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.05     167.05
  clock reconvergence pessimism                                                                   0.00     167.05
  clock uncertainty                                                                              50.00     217.05
  fifo1/data_mem_reg_22__7_/clk (d04fyj03yd0c0)                                                            217.05 r
  library hold time                                                             1.00              1.72     218.77
  data required time                                                                                       218.77
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.77
  data arrival time                                                                                       -385.34
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.56


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_7__23_/d (d04fyj03yd0b0)                -1.96    50.26     1.00    -0.20    31.98 &   395.36 r
  data arrival time                                                                                        395.36

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.40     176.40
  clock reconvergence pessimism                                                                   0.00     176.40
  clock uncertainty                                                                              50.00     226.40
  fifo1/data_mem_reg_7__23_/clk (d04fyj03yd0b0)                                                            226.40 r
  library hold time                                                             1.00              2.40     228.80
  data required time                                                                                       228.80
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.80
  data arrival time                                                                                       -395.36
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.57


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[2] (in)                                                        11.12                       5.91 &   339.24 r
  din1[2] (net)                                2     1.45 
  place423/a (d04bfn00ynud5)                                  0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                           7.77     1.00              9.20 &   348.62 r
  n424 (net)                                   2     6.62 
  place1340/a (d04inn00ynuc5)                                 0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                         8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                  1     4.53 
  place1354/a (d04inn00ynuf5)                                -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                         5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                  1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                           -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                     4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                            9     8.59 
  fifo1/data_mem_reg_16__2_/d (d04fyj03yd0b0)                 0.00    13.37     1.00     0.00     5.21 &   385.05 r
  data arrival time                                                                                        385.05

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.96     165.96
  clock reconvergence pessimism                                                                   0.00     165.96
  clock uncertainty                                                                              50.00     215.96
  fifo1/data_mem_reg_16__2_/clk (d04fyj03yd0b0)                                                            215.96 r
  library hold time                                                             1.00              2.51     218.47
  data required time                                                                                       218.47
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.47
  data arrival time                                                                                       -385.05
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.58


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_27__10_/d (d04fyj03nd0c0)                -0.23    15.29     1.00    -0.03     2.15 &   380.56 r
  data arrival time                                                                                         380.56

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.41     161.41
  clock reconvergence pessimism                                                                    0.00     161.41
  clock uncertainty                                                                               50.00     211.41
  fifo1/data_mem_reg_27__10_/clk (d04fyj03nd0c0)                                                            211.41 r
  library hold time                                                              1.00              2.53     213.94
  data required time                                                                                        213.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.94
  data arrival time                                                                                        -380.56
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.62


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_21__47_/d (d04fyj03yd0b0)                 0.00    14.29     1.00     0.00     2.29 &   381.44 r
  data arrival time                                                                                         381.44

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.27     162.27
  clock reconvergence pessimism                                                                    0.00     162.27
  clock uncertainty                                                                               50.00     212.27
  fifo1/data_mem_reg_21__47_/clk (d04fyj03yd0b0)                                                            212.27 r
  library hold time                                                              1.00              2.52     214.80
  data required time                                                                                        214.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.80
  data arrival time                                                                                        -381.44
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.65


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_4__44_/d (d04fyj03yd0b0)                -0.20    18.94     1.00    -0.11     1.44 &   379.10 r
  data arrival time                                                                                        379.10

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.02     160.02
  clock reconvergence pessimism                                                                   0.00     160.02
  clock uncertainty                                                                              50.00     210.02
  fifo1/data_mem_reg_4__44_/clk (d04fyj03yd0b0)                                                            210.02 r
  library hold time                                                             1.00              2.36     212.38
  data required time                                                                                       212.38
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.38
  data arrival time                                                                                       -379.10
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.72


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_5__47_/d (d04fyj03yd0b0)                 0.00    20.84     1.00     0.00     7.70 &   386.86 r
  data arrival time                                                                                        386.86

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.77     167.77
  clock reconvergence pessimism                                                                   0.00     167.77
  clock uncertainty                                                                              50.00     217.77
  fifo1/data_mem_reg_5__47_/clk (d04fyj03yd0b0)                                                            217.77 r
  library hold time                                                             1.00              2.36     220.12
  data required time                                                                                       220.12
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.12
  data arrival time                                                                                       -386.86
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.74


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[11] (in)                                                       13.49                       7.60 &   340.93 r
  din1[11] (net)                               2     1.90 
  route8/a (d04bfn00ynue3)                                   -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                             6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                  4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                             0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                     17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                           31    22.08 
  fifo1/data_mem_reg_3__11_/d (d04fyj03yd0b0)                 0.00    35.19     1.00     0.00    12.80 &   391.52 r
  data arrival time                                                                                        391.52

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.84     172.84
  clock reconvergence pessimism                                                                   0.00     172.84
  clock uncertainty                                                                              50.00     222.84
  fifo1/data_mem_reg_3__11_/clk (d04fyj03yd0b0)                                                            222.84 r
  library hold time                                                             1.00              1.94     224.78
  data required time                                                                                       224.78
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.78
  data arrival time                                                                                       -391.52
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.74


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_3__47_/d (d04fyj03yd0b0)                 0.00    20.86     1.00     0.00     7.81 &   386.96 r
  data arrival time                                                                                        386.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.76     167.76
  clock reconvergence pessimism                                                                   0.00     167.76
  clock uncertainty                                                                              50.00     217.76
  fifo1/data_mem_reg_3__47_/clk (d04fyj03yd0b0)                                                            217.76 r
  library hold time                                                             1.00              2.35     220.11
  data required time                                                                                       220.11
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.11
  data arrival time                                                                                       -386.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.85


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_20__14_/d (d04fyj03yd0b0)                 0.00    36.29     1.00     0.00    12.45 &   380.38 r
  data arrival time                                                                                         380.38

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.54     161.54
  clock reconvergence pessimism                                                                    0.00     161.54
  clock uncertainty                                                                               50.00     211.54
  fifo1/data_mem_reg_20__14_/clk (d04fyj03yd0b0)                                                            211.54 r
  library hold time                                                              1.00              1.97     213.50
  data required time                                                                                        213.50
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.50
  data arrival time                                                                                        -380.38
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.87


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[25] (in)                                                       11.39                       6.10 &   339.44 r
  din1[25] (net)                               2     1.50 
  route12/a (d04bfn00ynud5)                                   0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                            5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                  1     4.04 
  place379/a (d04bfn00yduk0)                                 -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                           3.93     1.00              8.33 &   359.05 r
  n380 (net)                                   3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                           -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                     5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                           13    11.72 
  fifo1/data_mem_reg_2__25_/d (d04fyj03yd0b0)                -0.30    19.42     1.00    -0.03     8.67 &   398.42 r
  data arrival time                                                                                        398.42

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              179.09     179.09
  clock reconvergence pessimism                                                                   0.00     179.09
  clock uncertainty                                                                              50.00     229.09
  fifo1/data_mem_reg_2__25_/clk (d04fyj03yd0b0)                                                            229.09 r
  library hold time                                                             1.00              2.44     231.53
  data required time                                                                                       231.53
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       231.53
  data arrival time                                                                                       -398.42
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.89


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_30__9_/d (d04fyj03yd0b0)                -1.25    39.92     1.00    -0.13    24.66 &   389.90 r
  data arrival time                                                                                        389.90

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.14     171.14
  clock reconvergence pessimism                                                                   0.00     171.14
  clock uncertainty                                                                              50.00     221.14
  fifo1/data_mem_reg_30__9_/clk (d04fyj03yd0b0)                                                            221.14 r
  library hold time                                                             1.00              1.86     223.00
  data required time                                                                                       223.00
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.00
  data arrival time                                                                                       -389.90
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.90


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_27__4_/d (d04fyj03yd0c0)                 0.00    31.72     1.00     0.00    16.33 &   381.85 r
  data arrival time                                                                                        381.85

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.29     163.29
  clock reconvergence pessimism                                                                   0.00     163.29
  clock uncertainty                                                                              50.00     213.29
  fifo1/data_mem_reg_27__4_/clk (d04fyj03yd0c0)                                                            213.29 r
  library hold time                                                             1.00              1.66     214.95
  data required time                                                                                       214.95
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.95
  data arrival time                                                                                       -381.85
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.90


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_8__44_/d (d04fyj03yd0b0)                -0.30    28.19     1.00    -0.16     4.89 &   382.55 r
  data arrival time                                                                                        382.55

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.53     163.53
  clock reconvergence pessimism                                                                   0.00     163.53
  clock uncertainty                                                                              50.00     213.53
  fifo1/data_mem_reg_8__44_/clk (d04fyj03yd0b0)                                                            213.53 r
  library hold time                                                             1.00              2.12     215.65
  data required time                                                                                       215.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.65
  data arrival time                                                                                       -382.55
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.91


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_3__9_/d (d04fyj03yd0b0)                -1.26    39.99     1.00    -0.13    24.80 &   390.04 r
  data arrival time                                                                                       390.04

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             171.29     171.29
  clock reconvergence pessimism                                                                  0.00     171.29
  clock uncertainty                                                                             50.00     221.29
  fifo1/data_mem_reg_3__9_/clk (d04fyj03yd0b0)                                                            221.29 r
  library hold time                                                            1.00              1.82     223.12
  data required time                                                                                      223.12
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      223.12
  data arrival time                                                                                      -390.04
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             166.93


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_30__60_/d (d04fyj03yd0b0)                 0.00    21.80     1.00     0.00    11.19 &   391.23 r
  data arrival time                                                                                         391.23

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.91     171.91
  clock reconvergence pessimism                                                                    0.00     171.91
  clock uncertainty                                                                               50.00     221.91
  fifo1/data_mem_reg_30__60_/clk (d04fyj03yd0b0)                                                            221.91 r
  library hold time                                                              1.00              2.36     224.27
  data required time                                                                                        224.27
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.27
  data arrival time                                                                                        -391.23
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               166.96


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_30__8_/d (d04fyj03yd0b0)                -2.84    55.02     1.00    -0.29    27.06 &   390.47 r
  data arrival time                                                                                        390.47

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.79     170.79
  clock reconvergence pessimism                                                                   0.00     170.79
  clock uncertainty                                                                              50.00     220.79
  fifo1/data_mem_reg_30__8_/clk (d04fyj03yd0b0)                                                            220.79 r
  library hold time                                                             1.00              2.70     223.50
  data required time                                                                                       223.50
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.50
  data arrival time                                                                                       -390.47
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              166.97


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_4__58_/d (d04fyj03yd0b0)                 0.00    15.63     1.00     0.00     4.74 &   387.08 r
  data arrival time                                                                                        387.08

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.55     167.55
  clock reconvergence pessimism                                                                   0.00     167.55
  clock uncertainty                                                                              50.00     217.55
  fifo1/data_mem_reg_4__58_/clk (d04fyj03yd0b0)                                                            217.55 r
  library hold time                                                             1.00              2.52     220.07
  data required time                                                                                       220.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.07
  data arrival time                                                                                       -387.08
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.01


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_9__6_/d (d04fyj03ld0b0)                -1.56    33.58     1.00    -0.17    15.47 &   378.20 r
  data arrival time                                                                                       378.20

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             158.26     158.26
  clock reconvergence pessimism                                                                  0.00     158.26
  clock uncertainty                                                                             50.00     208.26
  fifo1/data_mem_reg_9__6_/clk (d04fyj03ld0b0)                                                            208.26 r
  library hold time                                                            1.00              2.91     211.17
  data required time                                                                                      211.17
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      211.17
  data arrival time                                                                                      -378.20
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             167.03


  Startpoint: din1[43] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__43_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[43] (in)                                                        12.85                       7.13 &   340.47 r
  din1[43] (net)                                2     1.78 
  place351/a (d04bfn00ynud5)                                  -0.28    12.87     1.00    -0.03     0.31 &   340.78 r
  place351/o (d04bfn00ynud5)                                            6.11     1.00              9.17 &   349.94 r
  n352 (net)                                    1     4.47 
  place352/a (d04bfn00yduo0)                                   0.00     8.91     1.00     0.00     3.21 &   353.16 r
  place352/o (d04bfn00yduo0)                                            4.69     1.00             10.07 &   363.22 r
  n353 (net)                                    9    22.57 
  fifo1/place145/a (d04bfn00lduk0)                            -0.26    19.74     1.00    -0.03     9.00 &   372.22 r
  fifo1/place145/o (d04bfn00lduk0)                                      6.38     1.00             13.53 &   385.75 r
  fifo1/n741 (net)                             32    25.08 
  fifo1/data_mem_reg_30__43_/d (d04fyj03yd0b0)                 0.00    33.72     1.00     0.00     5.76 &   391.51 r
  data arrival time                                                                                         391.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.47     172.47
  clock reconvergence pessimism                                                                    0.00     172.47
  clock uncertainty                                                                               50.00     222.47
  fifo1/data_mem_reg_30__43_/clk (d04fyj03yd0b0)                                                            222.47 r
  library hold time                                                              1.00              1.99     224.45
  data required time                                                                                        224.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.45
  data arrival time                                                                                        -391.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.06


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[55] (in)                                                       16.97                       9.89 &   343.23 r
  din1[55] (net)                               2     2.55 
  place313/a (d04bfn00ynue3)                                 -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                           7.15     1.00              9.63 &   352.90 r
  n314 (net)                                   2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                            0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                    11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                           10     9.11 
  fifo1/data_mem_reg_5__55_/d (d04fyj03yd0b0)                -0.36    18.53     1.00    -0.04     6.55 &   387.13 r
  data arrival time                                                                                        387.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.63     167.63
  clock reconvergence pessimism                                                                   0.00     167.63
  clock uncertainty                                                                              50.00     217.63
  fifo1/data_mem_reg_5__55_/clk (d04fyj03yd0b0)                                                            217.63 r
  library hold time                                                             1.00              2.42     220.05
  data required time                                                                                       220.05
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.05
  data arrival time                                                                                       -387.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.08


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_23__4_/d (d04fyj03yd0c0)                 0.00    31.72     1.00     0.00    16.33 &   381.85 r
  data arrival time                                                                                        381.85

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.15     163.15
  clock reconvergence pessimism                                                                   0.00     163.15
  clock uncertainty                                                                              50.00     213.15
  fifo1/data_mem_reg_23__4_/clk (d04fyj03yd0c0)                                                            213.15 r
  library hold time                                                             1.00              1.62     214.77
  data required time                                                                                       214.77
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.77
  data arrival time                                                                                       -381.85
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.08


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_19__58_/d (d04fyj03yd0b0)                 0.00    15.10     1.00     0.00     6.57 &   388.91 r
  data arrival time                                                                                         388.91

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.21     169.21
  clock reconvergence pessimism                                                                    0.00     169.21
  clock uncertainty                                                                               50.00     219.21
  fifo1/data_mem_reg_19__58_/clk (d04fyj03yd0b0)                                                            219.21 r
  library hold time                                                              1.00              2.53     221.75
  data required time                                                                                        221.75
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.75
  data arrival time                                                                                        -388.91
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.16


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_30__62_/d (d04fyj03yd0b0)                 0.00    12.04     1.00     0.00     2.23 &   392.00 r
  data arrival time                                                                                         392.00

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.11     172.11
  clock reconvergence pessimism                                                                    0.00     172.11
  clock uncertainty                                                                               50.00     222.11
  fifo1/data_mem_reg_30__62_/clk (d04fyj03yd0b0)                                                            222.11 r
  library hold time                                                              1.00              2.61     224.73
  data required time                                                                                        224.73
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.73
  data arrival time                                                                                        -392.00
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.28


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[12] (in)                                                       15.53                       8.92 &   342.25 r
  din1[12] (net)                               2     2.27 
  place411/a (d04bfn00ynud5)                                 -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                           7.41     1.00              8.77 &   351.27 r
  n412 (net)                                   2     5.80 
  place1809/a (d04bfn00ynud5)                                -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                          6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                  1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                            0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                     5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                           32    22.74 
  fifo1/data_mem_reg_0__12_/d (d04fyj03yd0b0)                 0.00    28.48     1.00     0.00    10.44 &   391.64 r
  data arrival time                                                                                        391.64

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.15     172.15
  clock reconvergence pessimism                                                                   0.00     172.15
  clock uncertainty                                                                              50.00     222.15
  fifo1/data_mem_reg_0__12_/clk (d04fyj03yd0b0)                                                            222.15 r
  library hold time                                                             1.00              2.15     224.30
  data required time                                                                                       224.30
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.30
  data arrival time                                                                                       -391.64
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.34


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_28__62_/d (d04fyj03yd0b0)                 0.00    11.94     1.00     0.00     1.95 &   391.73 r
  data arrival time                                                                                         391.73

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.76     171.76
  clock reconvergence pessimism                                                                    0.00     171.76
  clock uncertainty                                                                               50.00     221.76
  fifo1/data_mem_reg_28__62_/clk (d04fyj03yd0b0)                                                            221.76 r
  library hold time                                                              1.00              2.59     224.35
  data required time                                                                                        224.35
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.35
  data arrival time                                                                                        -391.73
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.38


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[50] (in)                                                        11.79                       6.39 &   339.73 r
  din1[50] (net)                                2     1.57 
  route13/a (d04bfn00ynud5)                                   -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                             4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                   2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                             0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                      8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                              2    10.94 
  fifo1/route10/a (d04bfn00yn0d0)                             -0.15     9.29     1.00    -0.02     1.11 &   360.82 r
  fifo1/route10/o (d04bfn00yn0d0)                                      12.17     1.00             12.39 &   373.21 r
  fifo1/n6208 (net)                             1     7.80 
  fifo1/data_mem_reg_14__50_/d (d04fyj03ld0b0)                 0.00    22.80     1.00     0.00    12.62 &   385.84 r
  data arrival time                                                                                         385.84

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.78     164.78
  clock reconvergence pessimism                                                                    0.00     164.78
  clock uncertainty                                                                               50.00     214.78
  fifo1/data_mem_reg_14__50_/clk (d04fyj03ld0b0)                                                            214.78 r
  library hold time                                                              1.00              3.68     218.45
  data required time                                                                                        218.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.45
  data arrival time                                                                                        -385.84
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.38


  Startpoint: din1[40] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__40_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[40] (in)                                                       13.29                       7.43 &   340.76 r
  din1[40] (net)                               2     1.85 
  route1240/a (d04bfn00ynud5)                                -1.06    13.31     1.00    -0.46    -0.14 &   340.63 r
  route1240/o (d04bfn00ynud5)                                          6.64     1.00              8.88 &   349.51 r
  n11101 (net)                                 1     5.64 
  place345/a (d04bfn00yduk0)                                  0.00    14.36     1.00     0.00     6.36 &   355.87 r
  place345/o (d04bfn00yduk0)                                           4.13     1.00              9.63 &   365.50 r
  n346 (net)                                   2     9.39 
  fifo1/place142/a (d04bfn00ynue3)                            0.00    18.47     1.00     0.00     9.13 &   374.63 r
  fifo1/place142/o (d04bfn00ynue3)                                     6.68     1.00              9.71 &   384.34 r
  fifo1/n728 (net)                             3     8.12 
  fifo1/data_mem_reg_5__40_/d (d04fyj03yd0c0)                -1.59    22.96     1.00    -0.17     9.70 &   394.04 r
  data arrival time                                                                                        394.04

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.96     174.96
  clock reconvergence pessimism                                                                   0.00     174.96
  clock uncertainty                                                                              50.00     224.96
  fifo1/data_mem_reg_5__40_/clk (d04fyj03yd0c0)                                                            224.96 r
  library hold time                                                             1.00              1.67     226.63
  data required time                                                                                       226.63
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.63
  data arrival time                                                                                       -394.04
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.41


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_22__60_/d (d04fyj03yd0b0)                 0.00     7.50     1.00     0.00     0.58 &   380.62 r
  data arrival time                                                                                         380.62

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.54     160.54
  clock reconvergence pessimism                                                                    0.00     160.54
  clock uncertainty                                                                               50.00     210.54
  fifo1/data_mem_reg_22__60_/clk (d04fyj03yd0b0)                                                            210.54 r
  library hold time                                                              1.00              2.64     213.18
  data required time                                                                                        213.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.18
  data arrival time                                                                                        -380.62
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.44


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_19__44_/d (d04fyj03yd0c0)                -0.26    24.56     1.00    -0.14     2.86 &   380.52 r
  data arrival time                                                                                         380.52

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.39     161.39
  clock reconvergence pessimism                                                                    0.00     161.39
  clock uncertainty                                                                               50.00     211.39
  fifo1/data_mem_reg_19__44_/clk (d04fyj03yd0c0)                                                            211.39 r
  library hold time                                                              1.00              1.68     213.08
  data required time                                                                                        213.08
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.08
  data arrival time                                                                                        -380.52
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.44


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[3] (in)                                                        15.73                       9.08 &   342.41 r
  din0[3] (net)                                2     2.32 
  place554/a (d04bfn00ynue3)                                  0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                           7.19     1.00              9.77 &   352.73 r
  n555 (net)                                   2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                           -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                    14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                           32    22.71 
  fifo0/data_mem_reg_22__3_/d (d04fyj03yd0b0)                 0.00    39.62     1.00     0.00    10.21 &   391.37 r
  data arrival time                                                                                        391.37

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.02     172.02
  clock reconvergence pessimism                                                                   0.00     172.02
  clock uncertainty                                                                              50.00     222.02
  fifo0/data_mem_reg_22__3_/clk (d04fyj03yd0b0)                                                            222.02 r
  library hold time                                                             1.00              1.91     223.93
  data required time                                                                                       223.93
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.93
  data arrival time                                                                                       -391.37
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.45


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[20] (in)                                                       13.35                       7.47 &   340.80 r
  din1[20] (net)                               2     1.86 
  route1237/a (d04bfn00ynud5)                                -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                          6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                 1     5.17 
  place401/a (d04bfn00yduk0)                                 -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                           5.48     1.00             10.14 &   365.90 r
  n402 (net)                                   9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                           -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                    12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                           32    22.96 
  fifo1/data_mem_reg_6__20_/d (d04fyj03yd0b0)                -0.31    39.80     1.00    -0.16     7.52 &   392.00 r
  data arrival time                                                                                        392.00

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.66     172.66
  clock reconvergence pessimism                                                                   0.00     172.66
  clock uncertainty                                                                              50.00     222.66
  fifo1/data_mem_reg_6__20_/clk (d04fyj03yd0b0)                                                            222.66 r
  library hold time                                                             1.00              1.87     224.54
  data required time                                                                                       224.54
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.54
  data arrival time                                                                                       -392.00
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.46


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_27__62_/d (d04fyj03yd0b0)                 0.00    12.06     1.00     0.00     2.30 &   392.08 r
  data arrival time                                                                                         392.08

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.00     172.00
  clock reconvergence pessimism                                                                    0.00     172.00
  clock uncertainty                                                                               50.00     222.00
  fifo1/data_mem_reg_27__62_/clk (d04fyj03yd0b0)                                                            222.00 r
  library hold time                                                              1.00              2.58     224.58
  data required time                                                                                        224.58
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.58
  data arrival time                                                                                        -392.08
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.50


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_14__59_/d (d04fyj03yd0b0)                -0.32    38.85     1.00    -0.16    19.25 &   377.65 r
  data arrival time                                                                                         377.65

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.27     158.27
  clock reconvergence pessimism                                                                    0.00     158.27
  clock uncertainty                                                                               50.00     208.27
  fifo1/data_mem_reg_14__59_/clk (d04fyj03yd0b0)                                                            208.27 r
  library hold time                                                              1.00              1.88     210.15
  data required time                                                                                        210.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.15
  data arrival time                                                                                        -377.65
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.50


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_3__14_/d (d04fyj03yd0c0)                 0.00    41.12     1.00     0.00    23.65 &   391.57 r
  data arrival time                                                                                        391.57

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.51     172.51
  clock reconvergence pessimism                                                                   0.00     172.51
  clock uncertainty                                                                              50.00     222.51
  fifo1/data_mem_reg_3__14_/clk (d04fyj03yd0c0)                                                            222.51 r
  library hold time                                                             1.00              1.54     224.05
  data required time                                                                                       224.05
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.05
  data arrival time                                                                                       -391.57
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.52


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_0__14_/d (d04fyj03yd0b0)                 0.00    41.09     1.00     0.00    24.20 &   392.13 r
  data arrival time                                                                                        392.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.79     172.79
  clock reconvergence pessimism                                                                   0.00     172.79
  clock uncertainty                                                                              50.00     222.79
  fifo1/data_mem_reg_0__14_/clk (d04fyj03yd0b0)                                                            222.79 r
  library hold time                                                             1.00              1.81     224.60
  data required time                                                                                       224.60
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.60
  data arrival time                                                                                       -392.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.53


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[42] (in)                                                        12.76                       7.05 &   340.39 r
  din1[42] (net)                                2     1.75 
  route1224/a (d04bfn00ynud5)                                 -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                           6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                  1     5.30 
  place349/a (d04bfn00yduk0)                                   0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                            5.19     1.00              9.53 &   363.96 r
  n350 (net)                                    3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                            -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                      6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                             32    24.23 
  fifo1/data_mem_reg_28__42_/d (d04fyj03yd0b0)                -0.11     8.89     1.00    -0.01     0.86 &   390.27 r
  data arrival time                                                                                         390.27

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.05     170.05
  clock reconvergence pessimism                                                                    0.00     170.05
  clock uncertainty                                                                               50.00     220.05
  fifo1/data_mem_reg_28__42_/clk (d04fyj03yd0b0)                                                            220.05 r
  library hold time                                                              1.00              2.69     222.74
  data required time                                                                                        222.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.74
  data arrival time                                                                                        -390.27
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.53


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_28__60_/d (d04fyj03yd0b0)                 0.00    21.90     1.00     0.00    11.49 &   391.53 r
  data arrival time                                                                                         391.53

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.67     171.67
  clock reconvergence pessimism                                                                    0.00     171.67
  clock uncertainty                                                                               50.00     221.67
  fifo1/data_mem_reg_28__60_/clk (d04fyj03yd0b0)                                                            221.67 r
  library hold time                                                              1.00              2.33     224.00
  data required time                                                                                        224.00
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.00
  data arrival time                                                                                        -391.53
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.53


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_16__23_/d (d04fyj03yd0b0)                -1.96    50.27     1.00    -0.20    33.11 &   396.49 r
  data arrival time                                                                                         396.49

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.53     176.53
  clock reconvergence pessimism                                                                    0.00     176.53
  clock uncertainty                                                                               50.00     226.53
  fifo1/data_mem_reg_16__23_/clk (d04fyj03yd0b0)                                                            226.53 r
  library hold time                                                              1.00              2.41     228.94
  data required time                                                                                        228.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.94
  data arrival time                                                                                        -396.49
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.55


  Startpoint: din1[15] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[15] (in)                                                       14.63                       8.31 &   341.64 r
  din1[15] (net)                               2     2.10 
  place391/a (d04bfn00ynud5)                                 -0.23    14.66     1.00    -0.03     0.42 &   342.07 r
  place391/o (d04bfn00ynud5)                                           9.12     1.00              9.77 &   351.83 r
  n392 (net)                                   2    11.21 
  fifo1/place160/a (d04bfn00yn0f0)                           -8.14    35.23     1.00    -4.17    17.03 &   368.86 r
  fifo1/place160/o (d04bfn00yn0f0)                                    15.51     1.00             13.94 &   382.80 r
  fifo1/n10403 (net)                          32    24.26 
  fifo1/data_mem_reg_2__15_/d (d04fyj03yd0b0)                -1.96    45.40     1.00    -0.20    11.36 &   394.16 r
  data arrival time                                                                                        394.16

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.71     174.71
  clock reconvergence pessimism                                                                   0.00     174.71
  clock uncertainty                                                                              50.00     224.71
  fifo1/data_mem_reg_2__15_/clk (d04fyj03yd0b0)                                                            224.71 r
  library hold time                                                             1.00              1.91     226.61
  data required time                                                                                       226.61
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.61
  data arrival time                                                                                       -394.16
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.55


  Startpoint: din0[39] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[39] (in)                                                        18.85                      11.12 &   344.46 r
  din0[39] (net)                                2     2.90 
  place467/a (d04bfn00ynue3)                                  -2.65    18.94     1.00    -1.89    -0.98 &   343.48 r
  place467/o (d04bfn00ynue3)                                            6.99     1.00              9.57 &   353.05 r
  n468 (net)                                    2    11.92 
  fifo0/place160/a (d04bfn00ynud5)                            -2.28    39.99     1.00    -0.23    22.53 &   375.58 r
  fifo0/place160/o (d04bfn00ynud5)                                      7.67     1.00             10.88 &   386.46 r
  fifo0/n616 (net)                              6     4.97 
  fifo0/data_mem_reg_22__39_/d (d04fyj03yd0b0)                 0.00     8.78     1.00     0.00     0.93 &   387.39 r
  data arrival time                                                                                         387.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.09     167.09
  clock reconvergence pessimism                                                                    0.00     167.09
  clock uncertainty                                                                               50.00     217.09
  fifo0/data_mem_reg_22__39_/clk (d04fyj03yd0b0)                                                            217.09 r
  library hold time                                                              1.00              2.72     219.80
  data required time                                                                                        219.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.80
  data arrival time                                                                                        -387.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.59


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[17] (in)                                                       13.32                       7.44 &   340.77 r
  din1[17] (net)                               2     1.86 
  place395/a (d04bfn00ynud5)                                 -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                          10.04     1.00              9.68 &   350.78 r
  n396 (net)                                   2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                           -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                    10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                           9     8.74 
  fifo1/data_mem_reg_1__17_/d (d04fyj03yd0b0)                 0.00    19.25     1.00     0.00     7.49 &   383.43 r
  data arrival time                                                                                        383.43

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.33     163.33
  clock reconvergence pessimism                                                                   0.00     163.33
  clock uncertainty                                                                              50.00     213.33
  fifo1/data_mem_reg_1__17_/clk (d04fyj03yd0b0)                                                            213.33 r
  library hold time                                                             1.00              2.43     215.77
  data required time                                                                                       215.77
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.77
  data arrival time                                                                                       -383.43
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.66


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_9__58_/d (d04fyj03yd0b0)                 0.00    15.20     1.00     0.00     7.16 &   389.50 r
  data arrival time                                                                                        389.50

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.37     169.37
  clock reconvergence pessimism                                                                   0.00     169.37
  clock uncertainty                                                                              50.00     219.37
  fifo1/data_mem_reg_9__58_/clk (d04fyj03yd0b0)                                                            219.37 r
  library hold time                                                             1.00              2.46     221.84
  data required time                                                                                       221.84
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.84
  data arrival time                                                                                       -389.50
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.67


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/data_mem_reg_13__62_/d (d04fyj03yd0b0)                -0.22    13.46     1.00    -0.02     3.41 &   377.68 r
  data arrival time                                                                                         377.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.44     157.44
  clock reconvergence pessimism                                                                    0.00     157.44
  clock uncertainty                                                                               50.00     207.44
  fifo1/data_mem_reg_13__62_/clk (d04fyj03yd0b0)                                                            207.44 r
  library hold time                                                              1.00              2.55     209.99
  data required time                                                                                        209.99
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.99
  data arrival time                                                                                        -377.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.69


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_23__58_/d (d04fyj03yd0b0)                 0.00    14.97     1.00     0.00     6.92 &   389.26 r
  data arrival time                                                                                         389.26

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.06     169.06
  clock reconvergence pessimism                                                                    0.00     169.06
  clock uncertainty                                                                               50.00     219.06
  fifo1/data_mem_reg_23__58_/clk (d04fyj03yd0b0)                                                            219.06 r
  library hold time                                                              1.00              2.50     221.56
  data required time                                                                                        221.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.56
  data arrival time                                                                                        -389.26
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.70


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[2] (in)                                                       11.12                       5.91 &   339.24 r
  din1[2] (net)                               2     1.45 
  place423/a (d04bfn00ynud5)                                 0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                          7.77     1.00              9.20 &   348.62 r
  n424 (net)                                  2     6.62 
  place1340/a (d04inn00ynuc5)                                0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                        8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                 1     4.53 
  place1354/a (d04inn00ynuf5)                               -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                        5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                 1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                          -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                    4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                           9     8.59 
  fifo1/data_mem_reg_1__2_/d (d04fyj03yd0b0)                 0.00    11.01     1.00     0.00     3.30 &   383.14 r
  data arrival time                                                                                       383.14

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             162.89     162.89
  clock reconvergence pessimism                                                                  0.00     162.89
  clock uncertainty                                                                             50.00     212.89
  fifo1/data_mem_reg_1__2_/clk (d04fyj03yd0b0)                                                            212.89 r
  library hold time                                                            1.00              2.56     215.44
  data required time                                                                                      215.44
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      215.44
  data arrival time                                                                                      -383.14
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             167.70


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[16] (in)                                                       12.96                       7.21 &   340.54 r
  din1[16] (net)                               2     1.80 
  route16/a (d04bfn00ynud5)                                  -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                            5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                  1     3.33 
  place393/a (d04bfn00yduk0)                                  0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                           4.10     1.00              8.39 &   360.17 r
  n394 (net)                                   2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                            0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                     9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                           10     9.73 
  fifo1/data_mem_reg_2__16_/d (d04fyj03yd0b0)                 0.00    19.40     1.00     0.00     8.05 &   395.12 r
  data arrival time                                                                                        395.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.00     175.00
  clock reconvergence pessimism                                                                   0.00     175.00
  clock uncertainty                                                                              50.00     225.00
  fifo1/data_mem_reg_2__16_/clk (d04fyj03yd0b0)                                                            225.00 r
  library hold time                                                             1.00              2.42     227.41
  data required time                                                                                       227.41
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.41
  data arrival time                                                                                       -395.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.71


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_16__9_/d (d04fyj03yd0b0)                -1.25    39.43     1.00    -0.13    20.72 &   385.96 r
  data arrival time                                                                                        385.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.35     166.35
  clock reconvergence pessimism                                                                   0.00     166.35
  clock uncertainty                                                                              50.00     216.35
  fifo1/data_mem_reg_16__9_/clk (d04fyj03yd0b0)                                                            216.35 r
  library hold time                                                             1.00              1.81     218.16
  data required time                                                                                       218.16
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.16
  data arrival time                                                                                       -385.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.79


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_24__24_/d (d04fyj03yd0b0)                -0.64    39.70     1.00    -0.07    16.10 &   399.38 r
  data arrival time                                                                                         399.38

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               179.68     179.68
  clock reconvergence pessimism                                                                    0.00     179.68
  clock uncertainty                                                                               50.00     229.68
  fifo1/data_mem_reg_24__24_/clk (d04fyj03yd0b0)                                                            229.68 r
  library hold time                                                              1.00              1.89     231.58
  data required time                                                                                        231.58
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        231.58
  data arrival time                                                                                        -399.38
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.80


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[3] (in)                                                       15.73                       9.08 &   342.41 r
  din0[3] (net)                               2     2.32 
  place554/a (d04bfn00ynue3)                                 0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                          7.19     1.00              9.77 &   352.73 r
  n555 (net)                                  2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                          -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                   14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                          32    22.71 
  fifo0/data_mem_reg_1__3_/d (d04fyj03yd0b0)                 0.00    21.50     1.00     0.00     1.68 &   382.83 r
  data arrival time                                                                                       382.83

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             162.74     162.74
  clock reconvergence pessimism                                                                  0.00     162.74
  clock uncertainty                                                                             50.00     212.74
  fifo0/data_mem_reg_1__3_/clk (d04fyj03yd0b0)                                                            212.74 r
  library hold time                                                            1.00              2.28     215.02
  data required time                                                                                      215.02
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      215.02
  data arrival time                                                                                      -382.83
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             167.81


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_27__20_/d (d04fyj03yd0b0)                -0.29    37.20     1.00    -0.15     6.11 &   390.58 r
  data arrival time                                                                                         390.58

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.81     170.81
  clock reconvergence pessimism                                                                    0.00     170.81
  clock uncertainty                                                                               50.00     220.81
  fifo1/data_mem_reg_27__20_/clk (d04fyj03yd0b0)                                                            220.81 r
  library hold time                                                              1.00              1.94     222.74
  data required time                                                                                        222.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.74
  data arrival time                                                                                        -390.58
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               167.84


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[16] (in)                                                       12.96                       7.21 &   340.54 r
  din1[16] (net)                               2     1.80 
  route16/a (d04bfn00ynud5)                                  -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                            5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                  1     3.33 
  place393/a (d04bfn00yduk0)                                  0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                           4.10     1.00              8.39 &   360.17 r
  n394 (net)                                   2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                            0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                     9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                           10     9.73 
  fifo1/data_mem_reg_6__16_/d (d04fyj03yd0b0)                 0.00    17.63     1.00     0.00     5.14 &   392.21 r
  data arrival time                                                                                        392.21

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.89     171.89
  clock reconvergence pessimism                                                                   0.00     171.89
  clock uncertainty                                                                              50.00     221.89
  fifo1/data_mem_reg_6__16_/clk (d04fyj03yd0b0)                                                            221.89 r
  library hold time                                                             1.00              2.46     224.35
  data required time                                                                                       224.35
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.35
  data arrival time                                                                                       -392.21
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.86


  Startpoint: test_si12 (input port clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_si12 (in)                                                                         17.23                       6.79 &   340.12 f
  test_si12 (net)                                                 2     6.79 
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/si (d04fyj03yd0c0)                -2.04    27.17     1.00    -0.40    13.34 &   353.46 f
  data arrival time                                                                                                           353.46

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 150.80     150.80
  clock reconvergence pessimism                                                                                      0.00     150.80
  clock uncertainty                                                                                                 50.00     200.80
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/clk (d04fyj03yd0c0)                                                             200.80 r
  library hold time                                                                                1.00            -15.26     185.55
  data required time                                                                                                          185.55
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          185.55
  data arrival time                                                                                                          -353.46
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 167.91


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_1__6_/d (d04fyj03yd0b0)                -1.85    36.29     1.00    -0.19    22.08 &   384.80 r
  data arrival time                                                                                       384.80

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             164.91     164.91
  clock reconvergence pessimism                                                                  0.00     164.91
  clock uncertainty                                                                             50.00     214.91
  fifo1/data_mem_reg_1__6_/clk (d04fyj03yd0b0)                                                            214.91 r
  library hold time                                                            1.00              1.96     216.87
  data required time                                                                                      216.87
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      216.87
  data arrival time                                                                                      -384.80
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             167.93


  Startpoint: din0[39] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[39] (in)                                                       18.85                      11.12 &   344.46 r
  din0[39] (net)                               2     2.90 
  place467/a (d04bfn00ynue3)                                 -2.65    18.94     1.00    -1.89    -0.98 &   343.48 r
  place467/o (d04bfn00ynue3)                                           6.99     1.00              9.57 &   353.05 r
  n468 (net)                                   2    11.92 
  fifo0/place160/a (d04bfn00ynud5)                           -2.28    39.99     1.00    -0.23    22.53 &   375.58 r
  fifo0/place160/o (d04bfn00ynud5)                                     7.67     1.00             10.88 &   386.46 r
  fifo0/n616 (net)                             6     4.97 
  fifo0/data_mem_reg_8__39_/d (d04fyj03yd0b0)                 0.00     9.56     1.00     0.00     2.44 &   388.90 r
  data arrival time                                                                                        388.90

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.25     168.25
  clock reconvergence pessimism                                                                   0.00     168.25
  clock uncertainty                                                                              50.00     218.25
  fifo0/data_mem_reg_8__39_/clk (d04fyj03yd0b0)                                                            218.25 r
  library hold time                                                             1.00              2.69     220.94
  data required time                                                                                       220.94
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.94
  data arrival time                                                                                       -388.90
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              167.96


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_26__36_/d (d04fyj03yd0b0)                -1.80    43.35     1.00    -0.18    21.12 &   390.45 r
  data arrival time                                                                                         390.45

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.68     170.68
  clock reconvergence pessimism                                                                    0.00     170.68
  clock uncertainty                                                                               50.00     220.68
  fifo0/data_mem_reg_26__36_/clk (d04fyj03yd0b0)                                                            220.68 r
  library hold time                                                              1.00              1.73     222.41
  data required time                                                                                        222.41
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.41
  data arrival time                                                                                        -390.45
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.03


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_15__55_/d (d04fyj03yd0b0)                -0.32    17.01     1.00    -0.04     4.44 &   385.02 r
  data arrival time                                                                                         385.02

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.46     164.46
  clock reconvergence pessimism                                                                    0.00     164.46
  clock uncertainty                                                                               50.00     214.46
  fifo1/data_mem_reg_15__55_/clk (d04fyj03yd0b0)                                                            214.46 r
  library hold time                                                              1.00              2.44     216.90
  data required time                                                                                        216.90
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.90
  data arrival time                                                                                        -385.02
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.11


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_12__59_/d (d04fyj03yd0b0)                -0.32    38.62     1.00    -0.16    18.65 &   377.05 r
  data arrival time                                                                                         377.05

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.02     157.02
  clock reconvergence pessimism                                                                    0.00     157.02
  clock uncertainty                                                                               50.00     207.02
  fifo1/data_mem_reg_12__59_/clk (d04fyj03yd0b0)                                                            207.02 r
  library hold time                                                              1.00              1.90     208.92
  data required time                                                                                        208.92
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        208.92
  data arrival time                                                                                        -377.05
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.13


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_23__14_/d (d04fyj03yd0b0)                 0.00    37.41     1.00     0.00    13.32 &   381.24 r
  data arrival time                                                                                         381.24

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.18     161.18
  clock reconvergence pessimism                                                                    0.00     161.18
  clock uncertainty                                                                               50.00     211.18
  fifo1/data_mem_reg_23__14_/clk (d04fyj03yd0b0)                                                            211.18 r
  library hold time                                                              1.00              1.91     213.09
  data required time                                                                                        213.09
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.09
  data arrival time                                                                                        -381.24
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.15


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_14__19_/d (d04fyj03yd0b0)                -0.27    19.56     1.00    -0.03     4.18 &   384.02 r
  data arrival time                                                                                         384.02

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.42     163.42
  clock reconvergence pessimism                                                                    0.00     163.42
  clock uncertainty                                                                               50.00     213.42
  fifo1/data_mem_reg_14__19_/clk (d04fyj03yd0b0)                                                            213.42 r
  library hold time                                                              1.00              2.39     215.81
  data required time                                                                                        215.81
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.81
  data arrival time                                                                                        -384.02
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.22


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[62] (in)                                                       12.59                       6.95 &   340.28 r
  din1[62] (net)                               2     1.73 
  route42/a (d04bfn00ynud5)                                  -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                            5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                  2     3.98 
  place305/a (d04bfn00ynud5)                                  0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                           7.74     1.00              8.43 &   359.51 r
  n306 (net)                                   3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                           -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                     9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                           11     9.04 
  fifo1/data_mem_reg_1__62_/d (d04fyj03yd0b0)                -0.18    11.81     1.00    -0.02     1.49 &   375.76 r
  data arrival time                                                                                        375.76

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              155.00     155.00
  clock reconvergence pessimism                                                                   0.00     155.00
  clock uncertainty                                                                              50.00     205.00
  fifo1/data_mem_reg_1__62_/clk (d04fyj03yd0b0)                                                            205.00 r
  library hold time                                                             1.00              2.54     207.54
  data required time                                                                                       207.54
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       207.54
  data arrival time                                                                                       -375.76
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.22


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_15__24_/d (d04fyj03yd0c0)                -0.60    37.82     1.00    -0.06    13.59 &   396.87 r
  data arrival time                                                                                         396.87

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.94     176.94
  clock reconvergence pessimism                                                                    0.00     176.94
  clock uncertainty                                                                               50.00     226.94
  fifo1/data_mem_reg_15__24_/clk (d04fyj03yd0c0)                                                            226.94 r
  library hold time                                                              1.00              1.66     228.60
  data required time                                                                                        228.60
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.60
  data arrival time                                                                                        -396.87
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.27


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[12] (in)                                                       15.53                       8.92 &   342.25 r
  din1[12] (net)                               2     2.27 
  place411/a (d04bfn00ynud5)                                 -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                           7.41     1.00              8.77 &   351.27 r
  n412 (net)                                   2     5.80 
  place1809/a (d04bfn00ynud5)                                -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                          6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                  1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                            0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                     5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                           32    22.74 
  fifo1/data_mem_reg_3__12_/d (d04fyj03yd0b0)                 0.00    28.49     1.00     0.00    10.65 &   391.84 r
  data arrival time                                                                                        391.84

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.41     171.41
  clock reconvergence pessimism                                                                   0.00     171.41
  clock uncertainty                                                                              50.00     221.41
  fifo1/data_mem_reg_3__12_/clk (d04fyj03yd0b0)                                                            221.41 r
  library hold time                                                             1.00              2.13     223.54
  data required time                                                                                       223.54
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.54
  data arrival time                                                                                       -391.84
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.30


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[16] (in)                                                        12.96                       7.21 &   340.54 r
  din1[16] (net)                                2     1.80 
  route16/a (d04bfn00ynud5)                                   -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                             5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                   1     3.33 
  place393/a (d04bfn00yduk0)                                   0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                            4.10     1.00              8.39 &   360.17 r
  n394 (net)                                    2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                             0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                      9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                            10     9.73 
  fifo1/data_mem_reg_27__16_/d (d04fyj03yd0b0)                 0.00    17.14     1.00     0.00     4.75 &   391.81 r
  data arrival time                                                                                         391.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.04     171.04
  clock reconvergence pessimism                                                                    0.00     171.04
  clock uncertainty                                                                               50.00     221.04
  fifo1/data_mem_reg_27__16_/clk (d04fyj03yd0b0)                                                            221.04 r
  library hold time                                                              1.00              2.44     223.48
  data required time                                                                                        223.48
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.48
  data arrival time                                                                                        -391.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.34


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_4__47_/d (d04fyj03yd0b0)                 0.00    13.38     1.00     0.00     1.93 &   381.09 r
  data arrival time                                                                                        381.09

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.24     160.24
  clock reconvergence pessimism                                                                   0.00     160.24
  clock uncertainty                                                                              50.00     210.24
  fifo1/data_mem_reg_4__47_/clk (d04fyj03yd0b0)                                                            210.24 r
  library hold time                                                             1.00              2.51     212.75
  data required time                                                                                       212.75
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.75
  data arrival time                                                                                       -381.09
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.34


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_19__49_/d (d04fyj03yd0b0)                -0.35    31.58     1.00    -0.18     3.69 &   380.87 r
  data arrival time                                                                                         380.87

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.33     160.33
  clock reconvergence pessimism                                                                    0.00     160.33
  clock uncertainty                                                                               50.00     210.33
  fifo1/data_mem_reg_19__49_/clk (d04fyj03yd0b0)                                                            210.33 r
  library hold time                                                              1.00              2.09     212.42
  data required time                                                                                        212.42
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.42
  data arrival time                                                                                        -380.87
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.45


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_30__5_/d (d04fyj03yd0b0)                -0.82    58.53     1.00    -0.08    29.64 &   392.86 r
  data arrival time                                                                                        392.86

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.50     171.50
  clock reconvergence pessimism                                                                   0.00     171.50
  clock uncertainty                                                                              50.00     221.50
  fifo1/data_mem_reg_30__5_/clk (d04fyj03yd0b0)                                                            221.50 r
  library hold time                                                             1.00              2.90     224.40
  data required time                                                                                       224.40
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.40
  data arrival time                                                                                       -392.86
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.45


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_5__36_/d (d04fyj03yd0b0)                -1.81    43.39     1.00    -0.19    21.59 &   390.91 r
  data arrival time                                                                                        390.91

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.70     170.70
  clock reconvergence pessimism                                                                   0.00     170.70
  clock uncertainty                                                                              50.00     220.70
  fifo0/data_mem_reg_5__36_/clk (d04fyj03yd0b0)                                                            220.70 r
  library hold time                                                             1.00              1.69     222.39
  data required time                                                                                       222.39
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.39
  data arrival time                                                                                       -390.91
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.52


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_30__29_/d (d04fyj03yd0c0)                -0.88    53.07     1.00    -0.09    17.56 &   392.79 r
  data arrival time                                                                                         392.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.79     171.79
  clock reconvergence pessimism                                                                    0.00     171.79
  clock uncertainty                                                                               50.00     221.79
  fifo1/data_mem_reg_30__29_/clk (d04fyj03yd0c0)                                                            221.79 r
  library hold time                                                              1.00              2.46     224.25
  data required time                                                                                        224.25
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.25
  data arrival time                                                                                        -392.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.53


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_23__9_/d (d04fyj03yd0c0)                -1.11    35.65     1.00    -0.11    16.55 &   381.79 r
  data arrival time                                                                                        381.79

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.58     161.58
  clock reconvergence pessimism                                                                   0.00     161.58
  clock uncertainty                                                                              50.00     211.58
  fifo1/data_mem_reg_23__9_/clk (d04fyj03yd0c0)                                                            211.58 r
  library hold time                                                             1.00              1.61     213.18
  data required time                                                                                       213.18
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.18
  data arrival time                                                                                       -381.79
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.61


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_3__44_/d (d04fyj03yd0b0)                -0.37    34.79     1.00    -0.19    10.65 &   388.31 r
  data arrival time                                                                                        388.31

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.69     167.69
  clock reconvergence pessimism                                                                   0.00     167.69
  clock uncertainty                                                                              50.00     217.69
  fifo1/data_mem_reg_3__44_/clk (d04fyj03yd0b0)                                                            217.69 r
  library hold time                                                             1.00              1.99     219.68
  data required time                                                                                       219.68
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.68
  data arrival time                                                                                       -388.31
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.63


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/data_mem_reg_12__30_/d (d04fyj03yd0b0)                 0.00    11.31     1.00     0.00     1.08 &   386.15 r
  data arrival time                                                                                         386.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.90     164.90
  clock reconvergence pessimism                                                                    0.00     164.90
  clock uncertainty                                                                               50.00     214.90
  fifo1/data_mem_reg_12__30_/clk (d04fyj03yd0b0)                                                            214.90 r
  library hold time                                                              1.00              2.60     217.49
  data required time                                                                                        217.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.49
  data arrival time                                                                                        -386.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.66


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_26__7_/d (d04fyj03yd0b0)                -0.37    19.26     1.00    -0.04     9.14 &   385.23 r
  data arrival time                                                                                        385.23

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.17     164.17
  clock reconvergence pessimism                                                                   0.00     164.17
  clock uncertainty                                                                              50.00     214.17
  fifo1/data_mem_reg_26__7_/clk (d04fyj03yd0b0)                                                            214.17 r
  library hold time                                                             1.00              2.40     216.57
  data required time                                                                                       216.57
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.57
  data arrival time                                                                                       -385.23
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.66


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_23__45_/d (d04fyj03yd0b0)                 0.00    24.52     1.00     0.00     3.96 &   386.04 r
  data arrival time                                                                                         386.04

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.07     165.07
  clock reconvergence pessimism                                                                    0.00     165.07
  clock uncertainty                                                                               50.00     215.07
  fifo1/data_mem_reg_23__45_/clk (d04fyj03yd0b0)                                                            215.07 r
  library hold time                                                              1.00              2.21     217.29
  data required time                                                                                        217.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.29
  data arrival time                                                                                        -386.04
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.75


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_18__63_/d (d04fyj03yd0c0)                -4.50    68.90     1.00    -0.95    31.88 &   393.64 r
  data arrival time                                                                                         393.64

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.21     171.21
  clock reconvergence pessimism                                                                    0.00     171.21
  clock uncertainty                                                                               50.00     221.21
  fifo1/data_mem_reg_18__63_/clk (d04fyj03yd0c0)                                                            221.21 r
  library hold time                                                              1.00              3.68     224.88
  data required time                                                                                        224.88
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.88
  data arrival time                                                                                        -393.64
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.76


  Startpoint: din1[43] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__43_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[43] (in)                                                        12.85                       7.13 &   340.47 r
  din1[43] (net)                                2     1.78 
  place351/a (d04bfn00ynud5)                                  -0.28    12.87     1.00    -0.03     0.31 &   340.78 r
  place351/o (d04bfn00ynud5)                                            6.11     1.00              9.17 &   349.94 r
  n352 (net)                                    1     4.47 
  place352/a (d04bfn00yduo0)                                   0.00     8.91     1.00     0.00     3.21 &   353.16 r
  place352/o (d04bfn00yduo0)                                            4.69     1.00             10.07 &   363.22 r
  n353 (net)                                    9    22.57 
  fifo1/place145/a (d04bfn00lduk0)                            -0.26    19.74     1.00    -0.03     9.00 &   372.22 r
  fifo1/place145/o (d04bfn00lduk0)                                      6.38     1.00             13.53 &   385.75 r
  fifo1/n741 (net)                             32    25.08 
  fifo1/data_mem_reg_22__43_/d (d04fyj03yd0b0)                 0.00    42.43     1.00     0.00    11.64 &   397.39 r
  data arrival time                                                                                         397.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.71     176.71
  clock reconvergence pessimism                                                                    0.00     176.71
  clock uncertainty                                                                               50.00     226.71
  fifo1/data_mem_reg_22__43_/clk (d04fyj03yd0b0)                                                            226.71 r
  library hold time                                                              1.00              1.83     228.54
  data required time                                                                                        228.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.54
  data arrival time                                                                                        -397.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.85


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route643/a (d04bfn00ynud5)                            -0.26    15.19     1.00    -0.03     6.29 &   380.55 r
  fifo1/route643/o (d04bfn00ynud5)                                      9.46     1.00             10.43 &   390.98 r
  fifo1/n6846 (net)                            10     7.76 
  fifo1/data_mem_reg_21__62_/d (d04fyj03yd0b0)                -0.21    10.39     1.00    -0.03     0.96 &   391.95 r
  data arrival time                                                                                         391.95

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.43     170.43
  clock reconvergence pessimism                                                                    0.00     170.43
  clock uncertainty                                                                               50.00     220.43
  fifo1/data_mem_reg_21__62_/clk (d04fyj03yd0b0)                                                            220.43 r
  library hold time                                                              1.00              2.65     223.08
  data required time                                                                                        223.08
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.08
  data arrival time                                                                                        -391.95
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.86


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_22__13_/d (d04fyj03yd0b0)                 0.00    56.98     1.00     0.00    23.60 &   388.78 r
  data arrival time                                                                                         388.78

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.08     167.08
  clock reconvergence pessimism                                                                    0.00     167.08
  clock uncertainty                                                                               50.00     217.08
  fifo1/data_mem_reg_22__13_/clk (d04fyj03yd0b0)                                                            217.08 r
  library hold time                                                              1.00              2.82     219.90
  data required time                                                                                        219.90
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.90
  data arrival time                                                                                        -388.78
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.88


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[1] (in)                                                        12.30                       7.29 &   340.63 r
  din0[1] (net)                                2     1.82 
  route19/a (d04inn00yn0b5)                                  -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                           8.55     1.00              7.34 &   348.22 f
  n551 (net)                                   1     3.99 
  route20/a (d04inn00ynuh5)                                   0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                           9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                  9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                            0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                    11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                           10     9.02 
  fifo0/data_mem_reg_13__1_/d (d04fyj03yd0c0)                -0.27    18.12     1.00    -0.03     6.91 &   389.87 r
  data arrival time                                                                                        389.87

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.20     169.20
  clock reconvergence pessimism                                                                   0.00     169.20
  clock uncertainty                                                                              50.00     219.20
  fifo0/data_mem_reg_13__1_/clk (d04fyj03yd0c0)                                                            219.20 r
  library hold time                                                             1.00              1.73     220.93
  data required time                                                                                       220.93
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.93
  data arrival time                                                                                       -389.87
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.93


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[3] (in)                                                        15.73                       9.08 &   342.41 r
  din0[3] (net)                                2     2.32 
  place554/a (d04bfn00ynue3)                                  0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                           7.19     1.00              9.77 &   352.73 r
  n555 (net)                                   2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                           -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                    14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                           32    22.71 
  fifo0/data_mem_reg_10__3_/d (d04fyj03yd0b0)                 0.00    41.19     1.00     0.00    11.92 &   393.08 r
  data arrival time                                                                                        393.08

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.34     172.34
  clock reconvergence pessimism                                                                   0.00     172.34
  clock uncertainty                                                                              50.00     222.34
  fifo0/data_mem_reg_10__3_/clk (d04fyj03yd0b0)                                                            222.34 r
  library hold time                                                             1.00              1.80     224.14
  data required time                                                                                       224.14
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.14
  data arrival time                                                                                       -393.08
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              168.94


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_11__12_/d (d04fyj03yd0c0)                 0.00    30.03     1.00     0.00    11.08 &   392.27 r
  data arrival time                                                                                         392.27

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.69     171.69
  clock reconvergence pessimism                                                                    0.00     171.69
  clock uncertainty                                                                               50.00     221.69
  fifo1/data_mem_reg_11__12_/clk (d04fyj03yd0c0)                                                            221.69 r
  library hold time                                                              1.00              1.63     223.32
  data required time                                                                                        223.32
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.32
  data arrival time                                                                                        -392.27
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.95


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_16__36_/d (d04fyj03yd0b0)                -1.80    43.37     1.00    -0.19    21.31 &   390.63 r
  data arrival time                                                                                         390.63

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.88     169.88
  clock reconvergence pessimism                                                                    0.00     169.88
  clock uncertainty                                                                               50.00     219.88
  fifo0/data_mem_reg_16__36_/clk (d04fyj03yd0b0)                                                            219.88 r
  library hold time                                                              1.00              1.80     221.68
  data required time                                                                                        221.68
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.68
  data arrival time                                                                                        -390.63
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.95


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_18__62_/d (d04fyj03yd0b0)                 0.00    12.20     1.00     0.00     3.69 &   393.46 r
  data arrival time                                                                                         393.46

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.93     171.93
  clock reconvergence pessimism                                                                    0.00     171.93
  clock uncertainty                                                                               50.00     221.93
  fifo1/data_mem_reg_18__62_/clk (d04fyj03yd0b0)                                                            221.93 r
  library hold time                                                              1.00              2.57     224.51
  data required time                                                                                        224.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.51
  data arrival time                                                                                        -393.46
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               168.96


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[21] (in)                                                       12.65                       7.01 &   340.34 r
  din1[21] (net)                               2     1.74 
  route1241/a (d04bfn00ynud5)                                 0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                          4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                 1     2.80 
  place372/a (d04bfn00ynue3)                                  0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                           7.55     1.00              8.63 &   360.09 r
  n373 (net)                                   2    10.46 
  place373/a (d04bfn00nduk0)                                 -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                           7.22     1.00             13.84 &   388.59 r
  n374 (net)                                  33    26.80 
  fifo1/data_mem_reg_2__21_/d (d04fyj03yd0b0)                 0.00    33.21     1.00     0.00    12.00 &   400.60 r
  data arrival time                                                                                        400.60

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              179.40     179.40
  clock reconvergence pessimism                                                                   0.00     179.40
  clock uncertainty                                                                              50.00     229.40
  fifo1/data_mem_reg_2__21_/clk (d04fyj03yd0b0)                                                            229.40 r
  library hold time                                                             1.00              2.07     231.48
  data required time                                                                                       231.48
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       231.48
  data arrival time                                                                                       -400.60
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.12


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_10__13_/d (d04fyj03yd0b0)                 0.00    53.50     1.00     0.00    18.42 &   383.60 r
  data arrival time                                                                                         383.60

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.02     162.02
  clock reconvergence pessimism                                                                    0.00     162.02
  clock uncertainty                                                                               50.00     212.02
  fifo1/data_mem_reg_10__13_/clk (d04fyj03yd0b0)                                                            212.02 r
  library hold time                                                              1.00              2.45     214.47
  data required time                                                                                        214.47
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.47
  data arrival time                                                                                        -383.60
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.13


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/data_mem_reg_27__25_/d (d04fyj03yd0b0)                -0.23    15.40     1.00    -0.03     4.31 &   394.06 r
  data arrival time                                                                                         394.06

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.42     172.42
  clock reconvergence pessimism                                                                    0.00     172.42
  clock uncertainty                                                                               50.00     222.42
  fifo1/data_mem_reg_27__25_/clk (d04fyj03yd0b0)                                                            222.42 r
  library hold time                                                              1.00              2.50     224.92
  data required time                                                                                        224.92
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.92
  data arrival time                                                                                        -394.06
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.14


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_30__12_/d (d04fyj03yd0c0)                 0.00    27.23     1.00     0.00     8.10 &   389.29 r
  data arrival time                                                                                         389.29

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.53     168.53
  clock reconvergence pessimism                                                                    0.00     168.53
  clock uncertainty                                                                               50.00     218.53
  fifo1/data_mem_reg_30__12_/clk (d04fyj03yd0c0)                                                            218.53 r
  library hold time                                                              1.00              1.62     220.15
  data required time                                                                                        220.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.15
  data arrival time                                                                                        -389.29
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.15


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_15__45_/d (d04fyj03yd0b0)                 0.00    16.94     1.00     0.00     2.41 &   384.49 r
  data arrival time                                                                                         384.49

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.93     162.93
  clock reconvergence pessimism                                                                    0.00     162.93
  clock uncertainty                                                                               50.00     212.93
  fifo1/data_mem_reg_15__45_/clk (d04fyj03yd0b0)                                                            212.93 r
  library hold time                                                              1.00              2.41     215.34
  data required time                                                                                        215.34
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.34
  data arrival time                                                                                        -384.49
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.15


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_26__60_/d (d04fyj03yd0b0)                 0.00    16.84     1.00     0.00     4.63 &   384.67 r
  data arrival time                                                                                         384.67

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.07     163.07
  clock reconvergence pessimism                                                                    0.00     163.07
  clock uncertainty                                                                               50.00     213.07
  fifo1/data_mem_reg_26__60_/clk (d04fyj03yd0b0)                                                            213.07 r
  library hold time                                                              1.00              2.44     215.51
  data required time                                                                                        215.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.51
  data arrival time                                                                                        -384.67
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.16


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[24] (in)                                                       13.23                       7.39 &   340.72 r
  din1[24] (net)                               2     1.84 
  place377/a (d04bfn00ynud5)                                 -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                           6.31     1.00              8.93 &   349.92 r
  n378 (net)                                   2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                            -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                      6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                            1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                           -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                     5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                           32    24.00 
  fifo1/data_mem_reg_6__24_/d (d04fyj03yd0c0)                -0.59    37.00     1.00    -0.06    12.61 &   395.89 r
  data arrival time                                                                                        395.89

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.10     175.10
  clock reconvergence pessimism                                                                   0.00     175.10
  clock uncertainty                                                                              50.00     225.10
  fifo1/data_mem_reg_6__24_/clk (d04fyj03yd0c0)                                                            225.10 r
  library hold time                                                             1.00              1.62     226.72
  data required time                                                                                       226.72
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.72
  data arrival time                                                                                       -395.89
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.18


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/data_mem_reg_15__25_/d (d04fyj03yd0b0)                -0.32    20.34     1.00    -0.03     9.66 &   399.40 r
  data arrival time                                                                                         399.40

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               177.80     177.80
  clock reconvergence pessimism                                                                    0.00     177.80
  clock uncertainty                                                                               50.00     227.80
  fifo1/data_mem_reg_15__25_/clk (d04fyj03yd0b0)                                                            227.80 r
  library hold time                                                              1.00              2.40     230.20
  data required time                                                                                        230.20
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        230.20
  data arrival time                                                                                        -399.40
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.20


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_24__8_/d (d04fyj03yd0b0)                -2.92    57.17     1.00    -0.30    35.14 &   398.55 r
  data arrival time                                                                                        398.55

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.39     176.39
  clock reconvergence pessimism                                                                   0.00     176.39
  clock uncertainty                                                                              50.00     226.39
  fifo1/data_mem_reg_24__8_/clk (d04fyj03yd0b0)                                                            226.39 r
  library hold time                                                             1.00              2.96     229.34
  data required time                                                                                       229.34
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.34
  data arrival time                                                                                       -398.55
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.21


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[1] (in)                                                       12.30                       7.29 &   340.63 r
  din0[1] (net)                               2     1.82 
  route19/a (d04inn00yn0b5)                                 -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                          8.55     1.00              7.34 &   348.22 f
  n551 (net)                                  1     3.99 
  route20/a (d04inn00ynuh5)                                  0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                          9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                 9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                           0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                   11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                          10     9.02 
  fifo0/data_mem_reg_5__1_/d (d04fyj03yd0b0)                -0.26    17.55     1.00    -0.03     5.17 &   388.13 r
  data arrival time                                                                                       388.13

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             166.45     166.45
  clock reconvergence pessimism                                                                  0.00     166.45
  clock uncertainty                                                                             50.00     216.45
  fifo0/data_mem_reg_5__1_/clk (d04fyj03yd0b0)                                                            216.45 r
  library hold time                                                            1.00              2.45     218.90
  data required time                                                                                      218.90
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      218.90
  data arrival time                                                                                      -388.13
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             169.24


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/data_mem_reg_30__30_/d (d04fyj03yd0b0)                 0.00    19.35     1.00     0.00     7.55 &   392.62 r
  data arrival time                                                                                         392.62

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.96     170.96
  clock reconvergence pessimism                                                                    0.00     170.96
  clock uncertainty                                                                               50.00     220.96
  fifo1/data_mem_reg_30__30_/clk (d04fyj03yd0b0)                                                            220.96 r
  library hold time                                                              1.00              2.38     223.34
  data required time                                                                                        223.34
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.34
  data arrival time                                                                                        -392.62
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.28


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_0__13_/d (d04fyj03yd0b0)                 0.00    58.82     1.00     0.00    29.84 &   395.02 r
  data arrival time                                                                                        395.02

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.70     172.70
  clock reconvergence pessimism                                                                   0.00     172.70
  clock uncertainty                                                                              50.00     222.70
  fifo1/data_mem_reg_0__13_/clk (d04fyj03yd0b0)                                                            222.70 r
  library hold time                                                             1.00              3.02     225.73
  data required time                                                                                       225.73
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.73
  data arrival time                                                                                       -395.02
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.29


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_26__58_/d (d04fyj03yd0b0)                 0.00    13.25     1.00     0.00     2.99 &   385.33 r
  data arrival time                                                                                         385.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.48     163.48
  clock reconvergence pessimism                                                                    0.00     163.48
  clock uncertainty                                                                               50.00     213.48
  fifo1/data_mem_reg_26__58_/clk (d04fyj03yd0b0)                                                            213.48 r
  library hold time                                                              1.00              2.54     216.01
  data required time                                                                                        216.01
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.01
  data arrival time                                                                                        -385.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.32


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_19__6_/d (d04fyj03yd0c0)                -1.63    33.58     1.00    -0.17    15.50 &   378.23 r
  data arrival time                                                                                        378.23

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.30     157.30
  clock reconvergence pessimism                                                                   0.00     157.30
  clock uncertainty                                                                              50.00     207.30
  fifo1/data_mem_reg_19__6_/clk (d04fyj03yd0c0)                                                            207.30 r
  library hold time                                                             1.00              1.61     208.91
  data required time                                                                                       208.91
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.91
  data arrival time                                                                                       -378.23
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.32


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_10__4_/d (d04fyj03yd0b0)                 0.00    32.17     1.00     0.00    17.87 &   383.39 r
  data arrival time                                                                                        383.39

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.05     162.05
  clock reconvergence pessimism                                                                   0.00     162.05
  clock uncertainty                                                                              50.00     212.05
  fifo1/data_mem_reg_10__4_/clk (d04fyj03yd0b0)                                                            212.05 r
  library hold time                                                             1.00              2.02     214.07
  data required time                                                                                       214.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.07
  data arrival time                                                                                       -383.39
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.32


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/data_mem_reg_18__25_/d (d04fyj03yd0b0)                -0.28    18.11     1.00    -0.03     6.39 &   396.13 r
  data arrival time                                                                                         396.13

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.33     174.33
  clock reconvergence pessimism                                                                    0.00     174.33
  clock uncertainty                                                                               50.00     224.33
  fifo1/data_mem_reg_18__25_/clk (d04fyj03yd0b0)                                                            224.33 r
  library hold time                                                              1.00              2.47     226.80
  data required time                                                                                        226.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.80
  data arrival time                                                                                        -396.13
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.34


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_18__60_/d (d04fyj03yd0b0)                 0.00    22.28     1.00     0.00    13.18 &   393.21 r
  data arrival time                                                                                         393.21

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.57     171.57
  clock reconvergence pessimism                                                                    0.00     171.57
  clock uncertainty                                                                               50.00     221.57
  fifo1/data_mem_reg_18__60_/clk (d04fyj03yd0b0)                                                            221.57 r
  library hold time                                                              1.00              2.31     223.88
  data required time                                                                                        223.88
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.88
  data arrival time                                                                                        -393.21
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.34


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_20__62_/d (d04fyj03yd0b0)                 0.00    12.18     1.00     0.00     3.47 &   393.25 r
  data arrival time                                                                                         393.25

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.31     171.31
  clock reconvergence pessimism                                                                    0.00     171.31
  clock uncertainty                                                                               50.00     221.31
  fifo1/data_mem_reg_20__62_/clk (d04fyj03yd0b0)                                                            221.31 r
  library hold time                                                              1.00              2.56     223.88
  data required time                                                                                        223.88
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.88
  data arrival time                                                                                        -393.25
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.37


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_6__54_/d (d04fyj03yd0c0)                -0.43    45.71     1.00    -0.22    17.73 &   387.33 r
  data arrival time                                                                                        387.33

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.19     166.19
  clock reconvergence pessimism                                                                   0.00     166.19
  clock uncertainty                                                                              50.00     216.19
  fifo1/data_mem_reg_6__54_/clk (d04fyj03yd0c0)                                                            216.19 r
  library hold time                                                             1.00              1.77     217.95
  data required time                                                                                       217.95
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.95
  data arrival time                                                                                       -387.33
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.38


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_22__44_/d (d04fyj03yd0b0)                -0.31    28.99     1.00    -0.16     5.47 &   383.13 r
  data arrival time                                                                                         383.13

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.65     161.65
  clock reconvergence pessimism                                                                    0.00     161.65
  clock uncertainty                                                                               50.00     211.65
  fifo1/data_mem_reg_22__44_/clk (d04fyj03yd0b0)                                                            211.65 r
  library hold time                                                              1.00              2.10     213.75
  data required time                                                                                        213.75
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.75
  data arrival time                                                                                        -383.13
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.38


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                            -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                      5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                           29    21.40 
  fifo1/data_mem_reg_4__61_/d (d04fyj03yd0b0)                 0.00    24.93     1.00     0.00    12.21 &   382.26 f
  data arrival time                                                                                        382.26

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.40     167.40
  clock reconvergence pessimism                                                                   0.00     167.40
  clock uncertainty                                                                              50.00     217.40
  fifo1/data_mem_reg_4__61_/clk (d04fyj03yd0b0)                                                            217.40 r
  library hold time                                                             1.00             -4.52     212.87
  data required time                                                                                       212.87
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.87
  data arrival time                                                                                       -382.26
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.39


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_27__9_/d (d04fyj03yd0b0)                -1.11    35.65     1.00    -0.11    16.75 &   381.99 r
  data arrival time                                                                                        381.99

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.56     160.56
  clock reconvergence pessimism                                                                   0.00     160.56
  clock uncertainty                                                                              50.00     210.56
  fifo1/data_mem_reg_27__9_/clk (d04fyj03yd0b0)                                                            210.56 r
  library hold time                                                             1.00              2.00     212.55
  data required time                                                                                       212.55
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.55
  data arrival time                                                                                       -381.99
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.44


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[59] (in)                                                        15.10                       8.81 &   342.14 r
  din1[59] (net)                                2     2.24 
  route1212/a (d04inn00ynuc5)                                  0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                          9.57     1.00              6.08 &   348.70 f
  n322 (net)                                    1     5.11 
  route1211/a (d04inn00ynuh5)                                  0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                         16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                 40    40.49 
  fifo1/data_mem_reg_17__59_/d (d04fyj03yd0b0)                -0.32    38.94     1.00    -0.17    21.01 &   379.41 r
  data arrival time                                                                                         379.41

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.06     158.06
  clock reconvergence pessimism                                                                    0.00     158.06
  clock uncertainty                                                                               50.00     208.06
  fifo1/data_mem_reg_17__59_/clk (d04fyj03yd0b0)                                                            208.06 r
  library hold time                                                              1.00              1.91     209.97
  data required time                                                                                        209.97
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.97
  data arrival time                                                                                        -379.41
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.44


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_3__60_/d (d04fyj03yd0b0)                 0.00     7.65     1.00     0.00     1.20 &   381.24 r
  data arrival time                                                                                        381.24

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.04     159.04
  clock reconvergence pessimism                                                                   0.00     159.04
  clock uncertainty                                                                              50.00     209.04
  fifo1/data_mem_reg_3__60_/clk (d04fyj03yd0b0)                                                            209.04 r
  library hold time                                                             1.00              2.72     211.77
  data required time                                                                                       211.77
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.77
  data arrival time                                                                                       -381.24
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.47


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[0] (in)                                                        12.45                       6.84 &   340.17 r
  din1[0] (net)                                2     1.70 
  place419/a (d04bfn00ynud5)                                 -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                           8.63     1.00              8.84 &   349.30 r
  n420 (net)                                   2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                            0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                     5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                           32    25.89 
  fifo1/data_mem_reg_16__0_/d (d04fyj03yd0c0)                -0.41    44.90     1.00    -0.21    12.36 &   389.08 r
  data arrival time                                                                                        389.08

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.03     168.03
  clock reconvergence pessimism                                                                   0.00     168.03
  clock uncertainty                                                                              50.00     218.03
  fifo1/data_mem_reg_16__0_/clk (d04fyj03yd0c0)                                                            218.03 r
  library hold time                                                             1.00              1.57     219.60
  data required time                                                                                       219.60
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.60
  data arrival time                                                                                       -389.08
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.48


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_20__60_/d (d04fyj03yd0b0)                 0.00    22.22     1.00     0.00    12.69 &   392.73 r
  data arrival time                                                                                         392.73

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.89     170.89
  clock reconvergence pessimism                                                                    0.00     170.89
  clock uncertainty                                                                               50.00     220.89
  fifo1/data_mem_reg_20__60_/clk (d04fyj03yd0b0)                                                            220.89 r
  library hold time                                                              1.00              2.30     223.19
  data required time                                                                                        223.19
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.19
  data arrival time                                                                                        -392.73
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.54


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[3] (in)                                                       15.73                       9.08 &   342.41 r
  din0[3] (net)                               2     2.32 
  place554/a (d04bfn00ynue3)                                 0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                          7.19     1.00              9.77 &   352.73 r
  n555 (net)                                  2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                          -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                   14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                          32    22.71 
  fifo0/data_mem_reg_0__3_/d (d04fyj03yd0b0)                 0.00    26.76     1.00     0.00     3.11 &   384.27 r
  data arrival time                                                                                       384.27

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             162.53     162.53
  clock reconvergence pessimism                                                                  0.00     162.53
  clock uncertainty                                                                             50.00     212.53
  fifo0/data_mem_reg_0__3_/clk (d04fyj03yd0b0)                                                            212.53 r
  library hold time                                                            1.00              2.16     214.68
  data required time                                                                                      214.68
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      214.68
  data arrival time                                                                                      -384.27
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             169.59


  Startpoint: din0[39] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[39] (in)                                                        18.85                      11.12 &   344.46 r
  din0[39] (net)                                2     2.90 
  place467/a (d04bfn00ynue3)                                  -2.65    18.94     1.00    -1.89    -0.98 &   343.48 r
  place467/o (d04bfn00ynue3)                                            6.99     1.00              9.57 &   353.05 r
  n468 (net)                                    2    11.92 
  fifo0/place160/a (d04bfn00ynud5)                            -2.28    39.99     1.00    -0.23    22.53 &   375.58 r
  fifo0/place160/o (d04bfn00ynud5)                                      7.67     1.00             10.88 &   386.46 r
  fifo0/n616 (net)                              6     4.97 
  fifo0/data_mem_reg_27__39_/d (d04fyj03yd0b0)                 0.00     9.46     1.00     0.00     2.05 &   388.51 r
  data arrival time                                                                                         388.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.10     166.10
  clock reconvergence pessimism                                                                    0.00     166.10
  clock uncertainty                                                                               50.00     216.10
  fifo0/data_mem_reg_27__39_/clk (d04fyj03yd0b0)                                                            216.10 r
  library hold time                                                              1.00              2.69     218.79
  data required time                                                                                        218.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.79
  data arrival time                                                                                        -388.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.73


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_20__63_/d (d04fyj03yd0c0)                -4.50    68.89     1.00    -0.96    31.75 &   393.51 r
  data arrival time                                                                                         393.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.11     170.11
  clock reconvergence pessimism                                                                    0.00     170.11
  clock uncertainty                                                                               50.00     220.11
  fifo1/data_mem_reg_20__63_/clk (d04fyj03yd0c0)                                                            220.11 r
  library hold time                                                              1.00              3.68     223.79
  data required time                                                                                        223.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.79
  data arrival time                                                                                        -393.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.73


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_3__13_/d (d04fyj03yd0b0)                 0.00    58.85     1.00     0.00    30.26 &   395.44 r
  data arrival time                                                                                        395.44

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.76     172.76
  clock reconvergence pessimism                                                                   0.00     172.76
  clock uncertainty                                                                              50.00     222.76
  fifo1/data_mem_reg_3__13_/clk (d04fyj03yd0b0)                                                            222.76 r
  library hold time                                                             1.00              2.93     225.69
  data required time                                                                                       225.69
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.69
  data arrival time                                                                                       -395.44
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.74


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_16__10_/d (d04fyj03yd0b0)                -0.36    21.63     1.00    -0.04    10.01 &   388.42 r
  data arrival time                                                                                         388.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.39     166.39
  clock reconvergence pessimism                                                                    0.00     166.39
  clock uncertainty                                                                               50.00     216.39
  fifo1/data_mem_reg_16__10_/clk (d04fyj03yd0b0)                                                            216.39 r
  library hold time                                                              1.00              2.29     218.67
  data required time                                                                                        218.67
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.67
  data arrival time                                                                                        -388.42
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.75


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_20__4_/d (d04fyj03yd0b0)                 0.00    31.70     1.00     0.00    16.01 &   381.53 r
  data arrival time                                                                                        381.53

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.72     159.72
  clock reconvergence pessimism                                                                   0.00     159.72
  clock uncertainty                                                                              50.00     209.72
  fifo1/data_mem_reg_20__4_/clk (d04fyj03yd0b0)                                                            209.72 r
  library hold time                                                             1.00              2.04     211.76
  data required time                                                                                       211.76
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.76
  data arrival time                                                                                       -381.53
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.77


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_16__60_/d (d04fyj03yd0b0)                 0.00    13.01     1.00     0.00     2.63 &   382.67 r
  data arrival time                                                                                         382.67

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.33     160.33
  clock reconvergence pessimism                                                                    0.00     160.33
  clock uncertainty                                                                               50.00     210.33
  fifo1/data_mem_reg_16__60_/clk (d04fyj03yd0b0)                                                            210.33 r
  library hold time                                                              1.00              2.52     212.85
  data required time                                                                                        212.85
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.85
  data arrival time                                                                                        -382.67
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.82


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_25__44_/d (d04fyj03yd0b0)                -0.42    38.60     1.00    -0.21    19.73 &   397.39 r
  data arrival time                                                                                         397.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.67     175.67
  clock reconvergence pessimism                                                                    0.00     175.67
  clock uncertainty                                                                               50.00     225.67
  fifo1/data_mem_reg_25__44_/clk (d04fyj03yd0b0)                                                            225.67 r
  library hold time                                                              1.00              1.88     227.55
  data required time                                                                                        227.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.55
  data arrival time                                                                                        -397.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.84


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[3] (in)                                                       15.73                       9.08 &   342.41 r
  din0[3] (net)                               2     2.32 
  place554/a (d04bfn00ynue3)                                 0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                          7.19     1.00              9.77 &   352.73 r
  n555 (net)                                  2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                          -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                   14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                          32    22.71 
  fifo0/data_mem_reg_3__3_/d (d04fyj03yd0b0)                 0.00    18.58     1.00     0.00     0.92 &   382.08 r
  data arrival time                                                                                       382.08

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             159.85     159.85
  clock reconvergence pessimism                                                                  0.00     159.85
  clock uncertainty                                                                             50.00     209.85
  fifo0/data_mem_reg_3__3_/clk (d04fyj03yd0b0)                                                            209.85 r
  library hold time                                                            1.00              2.36     212.21
  data required time                                                                                      212.21
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      212.21
  data arrival time                                                                                      -382.08
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             169.86


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_13__36_/d (d04fyj03yd0b0)                -1.86    43.96     1.00    -0.19    25.23 &   394.56 r
  data arrival time                                                                                         394.56

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.80     172.80
  clock reconvergence pessimism                                                                    0.00     172.80
  clock uncertainty                                                                               50.00     222.80
  fifo0/data_mem_reg_13__36_/clk (d04fyj03yd0b0)                                                            222.80 r
  library hold time                                                              1.00              1.83     224.64
  data required time                                                                                        224.64
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.64
  data arrival time                                                                                        -394.56
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.92


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_0__23_/d (d04fyj03yd0b0)                -1.96    50.25     1.00    -0.20    32.86 &   396.24 r
  data arrival time                                                                                        396.24

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.94     173.94
  clock reconvergence pessimism                                                                   0.00     173.94
  clock uncertainty                                                                              50.00     223.94
  fifo1/data_mem_reg_0__23_/clk (d04fyj03yd0b0)                                                            223.94 r
  library hold time                                                             1.00              2.37     226.31
  data required time                                                                                       226.31
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.31
  data arrival time                                                                                       -396.24
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              169.93


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_20__10_/d (d04fyj03yd0b0)                -0.26    16.57     1.00    -0.03     3.10 &   381.51 r
  data arrival time                                                                                         381.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.08     159.08
  clock reconvergence pessimism                                                                    0.00     159.08
  clock uncertainty                                                                               50.00     209.08
  fifo1/data_mem_reg_20__10_/clk (d04fyj03yd0b0)                                                            209.08 r
  library hold time                                                              1.00              2.44     211.52
  data required time                                                                                        211.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.52
  data arrival time                                                                                        -381.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               169.99


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_13__51_/d (d04fyj03yd0c0)                 0.00    31.04     1.00     0.00    10.68 &   391.69 r
  data arrival time                                                                                         391.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.05     170.05
  clock reconvergence pessimism                                                                    0.00     170.05
  clock uncertainty                                                                               50.00     220.05
  fifo1/data_mem_reg_13__51_/clk (d04fyj03yd0c0)                                                            220.05 r
  library hold time                                                              1.00              1.63     221.68
  data required time                                                                                        221.68
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.68
  data arrival time                                                                                        -391.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.02


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_14__7_/d (d04fyj03yd0b0)                 0.00    19.95     1.00     0.00     8.63 &   384.23 r
  data arrival time                                                                                        384.23

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.81     161.81
  clock reconvergence pessimism                                                                   0.00     161.81
  clock uncertainty                                                                              50.00     211.81
  fifo1/data_mem_reg_14__7_/clk (d04fyj03yd0b0)                                                            211.81 r
  library hold time                                                             1.00              2.38     214.20
  data required time                                                                                       214.20
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.20
  data arrival time                                                                                       -384.23
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.04


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_29__47_/d (d04fyj03yd0b0)                 0.00    27.83     1.00     0.00    15.65 &   394.81 r
  data arrival time                                                                                         394.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.56     172.56
  clock reconvergence pessimism                                                                    0.00     172.56
  clock uncertainty                                                                               50.00     222.56
  fifo1/data_mem_reg_29__47_/clk (d04fyj03yd0b0)                                                            222.56 r
  library hold time                                                              1.00              2.19     224.75
  data required time                                                                                        224.75
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.75
  data arrival time                                                                                        -394.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.05


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_13__7_/d (d04fyj03yd0c0)                 0.00    18.64     1.00     0.00     5.31 &   380.92 r
  data arrival time                                                                                        380.92

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.14     159.14
  clock reconvergence pessimism                                                                   0.00     159.14
  clock uncertainty                                                                              50.00     209.14
  fifo1/data_mem_reg_13__7_/clk (d04fyj03yd0c0)                                                            209.14 r
  library hold time                                                             1.00              1.69     210.83
  data required time                                                                                       210.83
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.83
  data arrival time                                                                                       -380.92
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.09


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[5] (in)                                                       12.86                       7.14 &   340.47 r
  din1[5] (net)                               2     1.78 
  route4/a (d04bfn00ynud5)                                  -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                            6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                 1     4.29 
  place403/a (d04bfn00yduo0)                                -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                          6.19     1.00             10.53 &   363.22 r
  n404 (net)                                 40    43.07 
  fifo1/data_mem_reg_8__5_/d (d04fyj03yd0b0)                -0.84    59.69     1.00    -0.09    36.43 &   399.65 r
  data arrival time                                                                                       399.65

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.47     176.47
  clock reconvergence pessimism                                                                  0.00     176.47
  clock uncertainty                                                                             50.00     226.47
  fifo1/data_mem_reg_8__5_/clk (d04fyj03yd0b0)                                                            226.47 r
  library hold time                                                            1.00              3.08     229.54
  data required time                                                                                      229.54
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      229.54
  data arrival time                                                                                      -399.65
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             170.11


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[26] (in)                                                       11.85                       6.99 &   340.33 r
  din1[26] (net)                               2     1.74 
  route1219/a (d04inn00yn0b5)                                -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                        10.43     1.00              6.84 &   347.05 f
  n382 (net)                                   1     5.25 
  route1220/a (d04inn00ynuf5)                                -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                         9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                 3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                           -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                    14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                           32    23.22 
  fifo1/data_mem_reg_2__26_/d (d04fyj03yd0b0)                -0.65    42.41     1.00    -0.07    11.17 &   399.05 r
  data arrival time                                                                                        399.05

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.00     177.00
  clock reconvergence pessimism                                                                   0.00     177.00
  clock uncertainty                                                                              50.00     227.00
  fifo1/data_mem_reg_2__26_/clk (d04fyj03yd0b0)                                                            227.00 r
  library hold time                                                             1.00              1.83     228.83
  data required time                                                                                       228.83
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.83
  data arrival time                                                                                       -399.05
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.22


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_11__13_/d (d04fyj03yd0b0)                 0.00    58.79     1.00     0.00    29.46 &   394.64 r
  data arrival time                                                                                         394.64

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.38     171.38
  clock reconvergence pessimism                                                                    0.00     171.38
  clock uncertainty                                                                               50.00     221.38
  fifo1/data_mem_reg_11__13_/clk (d04fyj03yd0b0)                                                            221.38 r
  library hold time                                                              1.00              3.02     224.40
  data required time                                                                                        224.40
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.40
  data arrival time                                                                                        -394.64
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.24


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_23__29_/d (d04fyj03yd0b0)                -0.69    42.87     1.00    -0.07     8.31 &   383.53 r
  data arrival time                                                                                         383.53

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.48     161.48
  clock reconvergence pessimism                                                                    0.00     161.48
  clock uncertainty                                                                               50.00     211.48
  fifo1/data_mem_reg_23__29_/clk (d04fyj03yd0b0)                                                            211.48 r
  library hold time                                                              1.00              1.81     213.29
  data required time                                                                                        213.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.29
  data arrival time                                                                                        -383.53
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.24


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_3__54_/d (d04fyj03yd0b0)                -0.44    46.57     1.00    -0.22    18.28 &   387.88 r
  data arrival time                                                                                        387.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.71     165.71
  clock reconvergence pessimism                                                                   0.00     165.71
  clock uncertainty                                                                              50.00     215.71
  fifo1/data_mem_reg_3__54_/clk (d04fyj03yd0b0)                                                            215.71 r
  library hold time                                                             1.00              1.91     217.63
  data required time                                                                                       217.63
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.63
  data arrival time                                                                                       -387.88
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.25


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                            -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                      5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                           29    21.40 
  fifo1/data_mem_reg_6__61_/d (d04fyj03yd0b0)                 0.00     9.00     1.00     0.00     2.08 &   372.13 f
  data arrival time                                                                                        372.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              154.15     154.15
  clock reconvergence pessimism                                                                   0.00     154.15
  clock uncertainty                                                                              50.00     204.15
  fifo1/data_mem_reg_6__61_/clk (d04fyj03yd0b0)                                                            204.15 r
  library hold time                                                             1.00             -2.37     201.78
  data required time                                                                                       201.78
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       201.78
  data arrival time                                                                                       -372.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.34


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[6] (in)                                                        12.64                       6.98 &   340.32 r
  din0[6] (net)                                2     1.74 
  place531/a (d04bfn00ynud5)                                  0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                           6.44     1.00              8.40 &   349.02 r
  n532 (net)                                   2     4.57 
  route35/a (d04bfn00yduk0)                                   0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                            4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                  1     9.91 
  place532/a (d04bfn00yduo0)                                 -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                           6.25     1.00             11.88 &   380.87 r
  n533 (net)                                  34    29.74 
  fifo0/data_mem_reg_11__6_/d (d04fyj03yd0b0)                 0.00    28.71     1.00     0.00     8.63 &   389.51 r
  data arrival time                                                                                        389.51

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.07     167.07
  clock reconvergence pessimism                                                                   0.00     167.07
  clock uncertainty                                                                              50.00     217.07
  fifo0/data_mem_reg_11__6_/clk (d04fyj03yd0b0)                                                            217.07 r
  library hold time                                                             1.00              2.09     219.16
  data required time                                                                                       219.16
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.16
  data arrival time                                                                                       -389.51
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.35


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_23__55_/d (d04fyj03yd0b0)                -0.36    18.54     1.00    -0.04     6.58 &   387.16 r
  data arrival time                                                                                         387.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.43     164.43
  clock reconvergence pessimism                                                                    0.00     164.43
  clock uncertainty                                                                               50.00     214.43
  fifo1/data_mem_reg_23__55_/clk (d04fyj03yd0b0)                                                            214.43 r
  library hold time                                                              1.00              2.38     216.81
  data required time                                                                                        216.81
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.81
  data arrival time                                                                                        -387.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.36


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_7__58_/d (d04fyj03yd0b0)                 0.00    16.37     1.00     0.00     5.78 &   388.13 r
  data arrival time                                                                                        388.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.32     165.32
  clock reconvergence pessimism                                                                   0.00     165.32
  clock uncertainty                                                                              50.00     215.32
  fifo1/data_mem_reg_7__58_/clk (d04fyj03yd0b0)                                                            215.32 r
  library hold time                                                             1.00              2.43     217.75
  data required time                                                                                       217.75
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.75
  data arrival time                                                                                       -388.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.38


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_8__36_/d (d04fyj03yd0b0)                -1.80    43.36     1.00    -0.18    21.15 &   390.47 r
  data arrival time                                                                                        390.47

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.28     168.28
  clock reconvergence pessimism                                                                   0.00     168.28
  clock uncertainty                                                                              50.00     218.28
  fifo0/data_mem_reg_8__36_/clk (d04fyj03yd0b0)                                                            218.28 r
  library hold time                                                             1.00              1.80     220.08
  data required time                                                                                       220.08
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.08
  data arrival time                                                                                       -390.47
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.39


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_22__4_/d (d04fyj03yd0c0)                 0.00    32.17     1.00     0.00    17.54 &   383.06 r
  data arrival time                                                                                        383.06

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.03     161.03
  clock reconvergence pessimism                                                                   0.00     161.03
  clock uncertainty                                                                              50.00     211.03
  fifo1/data_mem_reg_22__4_/clk (d04fyj03yd0c0)                                                            211.03 r
  library hold time                                                             1.00              1.62     212.65
  data required time                                                                                       212.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.65
  data arrival time                                                                                       -383.06
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.41


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_20__9_/d (d04fyj03yd0c0)                -1.11    35.64     1.00    -0.11    15.93 &   381.17 r
  data arrival time                                                                                        381.17

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.12     159.12
  clock reconvergence pessimism                                                                   0.00     159.12
  clock uncertainty                                                                              50.00     209.12
  fifo1/data_mem_reg_20__9_/clk (d04fyj03yd0c0)                                                            209.12 r
  library hold time                                                             1.00              1.59     210.70
  data required time                                                                                       210.70
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.70
  data arrival time                                                                                       -381.17
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.47


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/data_mem_reg_28__30_/d (d04fyj03yd0b0)                 0.00    19.82     1.00     0.00     8.44 &   393.51 r
  data arrival time                                                                                         393.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.64     170.64
  clock reconvergence pessimism                                                                    0.00     170.64
  clock uncertainty                                                                               50.00     220.64
  fifo1/data_mem_reg_28__30_/clk (d04fyj03yd0b0)                                                            220.64 r
  library hold time                                                              1.00              2.40     223.04
  data required time                                                                                        223.04
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.04
  data arrival time                                                                                        -393.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.47


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[33] (in)                                                        12.94                       7.19 &   340.52 r
  din1[33] (net)                                2     1.79 
  place364/a (d04bfn00ynud5)                                  -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                            6.12     1.00              8.75 &   349.52 r
  n365 (net)                                    1     4.61 
  place365/a (d04bfn00yduo0)                                   0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                            5.06     1.00             10.57 &   364.64 r
  n366 (net)                                    9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                            -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                     11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                            10     9.13 
  fifo1/data_mem_reg_30__33_/d (d04fyj03yd0b0)                 0.00    16.95     1.00     0.00     4.90 &   393.96 r
  data arrival time                                                                                         393.96

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.04     171.04
  clock reconvergence pessimism                                                                    0.00     171.04
  clock uncertainty                                                                               50.00     221.04
  fifo1/data_mem_reg_30__33_/clk (d04fyj03yd0b0)                                                            221.04 r
  library hold time                                                              1.00              2.45     223.49
  data required time                                                                                        223.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.49
  data arrival time                                                                                        -393.96
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.47


  Startpoint: din0[21] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[21] (in)                                                        13.15                       7.33 &   340.66 r
  din0[21] (net)                                2     1.83 
  place496/a (d04bfn00ynud5)                                   0.00    13.17     1.00     0.00     0.33 &   341.00 r
  place496/o (d04bfn00ynud5)                                            6.70     1.00              8.82 &   349.81 r
  n497 (net)                                    1     6.90 
  place497/a (d04bfn00yduk0)                                  -2.98    20.03     1.00    -1.57     8.03 &   357.84 r
  place497/o (d04bfn00yduk0)                                            5.67     1.00             10.87 &   368.71 r
  n498 (net)                                    9    22.15 
  fifo0/place174/a (d04bfn00yduk0)                             0.00    27.77     1.00     0.00    13.34 &   382.05 r
  fifo0/place174/o (d04bfn00yduk0)                                      4.86     1.00             10.84 &   392.89 r
  fifo0/n8203 (net)                            32    23.73 
  fifo0/data_mem_reg_19__21_/d (d04fyj03yd0b0)                -0.10    15.31     1.00    -0.05     1.91 &   394.80 r
  data arrival time                                                                                         394.80

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.82     171.82
  clock reconvergence pessimism                                                                    0.00     171.82
  clock uncertainty                                                                               50.00     221.82
  fifo0/data_mem_reg_19__21_/clk (d04fyj03yd0b0)                                                            221.82 r
  library hold time                                                              1.00              2.47     224.29
  data required time                                                                                        224.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.29
  data arrival time                                                                                        -394.80
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.51


  Startpoint: test_si11 (input port clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_74_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_si11 (in)                                                                         17.88                       7.86 &   341.20 f
  test_si11 (net)                                                 2     7.39 
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/si (d04fyj03yd0b0)                -1.47    29.12     1.00    -0.16    14.58 &   355.77 f
  data arrival time                                                                                                           355.77

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 150.82     150.82
  clock reconvergence pessimism                                                                                      0.00     150.82
  clock uncertainty                                                                                                 50.00     200.82
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/clk (d04fyj03yd0b0)                                                             200.82 r
  library hold time                                                                                1.00            -15.56     185.26
  data required time                                                                                                          185.26
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          185.26
  data arrival time                                                                                                          -355.77
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 170.51


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                           -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                    10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                          15    11.49 
  fifo1/data_mem_reg_1__7_/d (d04fyj03yd0b0)                -0.38    19.41     1.00    -0.04    10.21 &   386.30 r
  data arrival time                                                                                       386.30

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             163.41     163.41
  clock reconvergence pessimism                                                                  0.00     163.41
  clock uncertainty                                                                             50.00     213.41
  fifo1/data_mem_reg_1__7_/clk (d04fyj03yd0b0)                                                            213.41 r
  library hold time                                                            1.00              2.35     215.77
  data required time                                                                                      215.77
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      215.77
  data arrival time                                                                                      -386.30
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             170.53


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_23__24_/d (d04fyj03yd0b0)                -0.23    15.82     1.00    -0.03     2.00 &   385.28 r
  data arrival time                                                                                         385.28

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.18     162.18
  clock reconvergence pessimism                                                                    0.00     162.18
  clock uncertainty                                                                               50.00     212.18
  fifo1/data_mem_reg_23__24_/clk (d04fyj03yd0b0)                                                            212.18 r
  library hold time                                                              1.00              2.52     214.70
  data required time                                                                                        214.70
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.70
  data arrival time                                                                                        -385.28
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.57


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_11__44_/d (d04fyj03yd0c0)                -0.20    18.94     1.00    -0.11     1.25 &   378.91 r
  data arrival time                                                                                         378.91

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.64     156.64
  clock reconvergence pessimism                                                                    0.00     156.64
  clock uncertainty                                                                               50.00     206.64
  fifo1/data_mem_reg_11__44_/clk (d04fyj03yd0c0)                                                            206.64 r
  library hold time                                                              1.00              1.69     208.33
  data required time                                                                                        208.33
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        208.33
  data arrival time                                                                                        -378.91
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.58


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_10__7_/d (d04fyj03yd0b0)                 0.00    20.09     1.00     0.00     9.41 &   385.01 r
  data arrival time                                                                                        385.01

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.09     162.09
  clock reconvergence pessimism                                                                   0.00     162.09
  clock uncertainty                                                                              50.00     212.09
  fifo1/data_mem_reg_10__7_/clk (d04fyj03yd0b0)                                                            212.09 r
  library hold time                                                             1.00              2.34     214.43
  data required time                                                                                       214.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.43
  data arrival time                                                                                       -385.01
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.58


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_12__12_/d (d04fyj03yd0b0)                 0.00    33.33     1.00     0.00    17.77 &   398.96 r
  data arrival time                                                                                         398.96

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.31     176.31
  clock reconvergence pessimism                                                                    0.00     176.31
  clock uncertainty                                                                               50.00     226.31
  fifo1/data_mem_reg_12__12_/clk (d04fyj03yd0b0)                                                            226.31 r
  library hold time                                                              1.00              2.06     228.37
  data required time                                                                                        228.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.37
  data arrival time                                                                                        -398.96
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.59


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[12] (in)                                                       15.53                       8.92 &   342.25 r
  din1[12] (net)                               2     2.27 
  place411/a (d04bfn00ynud5)                                 -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                           7.41     1.00              8.77 &   351.27 r
  n412 (net)                                   2     5.80 
  place1809/a (d04bfn00ynud5)                                -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                          6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                  1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                            0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                     5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                           32    22.74 
  fifo1/data_mem_reg_7__12_/d (d04fyj03yd0b0)                 0.00    28.49     1.00     0.00    10.63 &   391.82 r
  data arrival time                                                                                        391.82

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.09     169.09
  clock reconvergence pessimism                                                                   0.00     169.09
  clock uncertainty                                                                              50.00     219.09
  fifo1/data_mem_reg_7__12_/clk (d04fyj03yd0b0)                                                            219.09 r
  library hold time                                                             1.00              2.12     221.22
  data required time                                                                                       221.22
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.22
  data arrival time                                                                                       -391.82
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.60


  Startpoint: din1[56] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__56_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[56] (in)                                                         8.80                       4.82 &   338.16 r
  din1[56] (net)                                2     1.16 
  route28/a (d04bfn00yd0c7)                                   -0.13     8.81     1.00    -0.02     0.13 &   338.28 r
  route28/o (d04bfn00yd0c7)                                             8.61     1.00             10.59 &   348.87 r
  n9903 (net)                                   1     3.97 
  place315/a (d04bfn00yduk0)                                  -0.92    12.04     1.00    -0.11     3.49 &   352.36 r
  place315/o (d04bfn00yduk0)                                            4.43     1.00              9.46 &   361.82 r
  n316 (net)                                    2    10.28 
  fifo1/place129/a (d04bfn00yduo0)                             0.00    28.36     1.00     0.00    15.34 &   377.16 r
  fifo1/place129/o (d04bfn00yduo0)                                      5.66     1.00             12.67 &   389.83 r
  fifo1/n5103 (net)                            32    24.60 
  fifo1/data_mem_reg_10__56_/d (d04fyj03yd0b0)                -0.39    25.79     1.00    -0.04     4.73 &   394.56 r
  data arrival time                                                                                         394.56

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.69     171.69
  clock reconvergence pessimism                                                                    0.00     171.69
  clock uncertainty                                                                               50.00     221.69
  fifo1/data_mem_reg_10__56_/clk (d04fyj03yd0b0)                                                            221.69 r
  library hold time                                                              1.00              2.23     223.92
  data required time                                                                                        223.92
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.92
  data arrival time                                                                                        -394.56
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.64


  Startpoint: din1[22] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__22_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[22] (in)                                                       11.49                       6.23 &   339.56 r
  din1[22] (net)                               2     1.53 
  place375/a (d04bfn00ynue3)                                  0.00    11.50     1.00     0.00     0.22 &   339.78 r
  place375/o (d04bfn00ynue3)                                           6.64     1.00              9.13 &   348.91 r
  n376 (net)                                   2     7.39 
  place1941/a (d04bfn00yduo0)                                -1.50    18.60     1.00    -0.16     7.95 &   356.86 r
  place1941/o (d04bfn00yduo0)                                          5.31     1.00             11.95 &   368.81 r
  n2998 (net)                                 34    34.04 
  fifo1/data_mem_reg_6__22_/d (d04fyj03yd0b0)                -1.11   126.59     1.00    -0.57    35.35 &   404.16 r
  data arrival time                                                                                        404.16

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.53     175.53
  clock reconvergence pessimism                                                                   0.00     175.53
  clock uncertainty                                                                              50.00     225.53
  fifo1/data_mem_reg_6__22_/clk (d04fyj03yd0b0)                                                            225.53 r
  library hold time                                                             1.00              7.99     233.52
  data required time                                                                                       233.52
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       233.52
  data arrival time                                                                                       -404.16
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.64


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_19__47_/d (d04fyj03yd0b0)                 0.00    23.35     1.00     0.00     7.72 &   386.88 r
  data arrival time                                                                                         386.88

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.97     163.97
  clock reconvergence pessimism                                                                    0.00     163.97
  clock uncertainty                                                                               50.00     213.97
  fifo1/data_mem_reg_19__47_/clk (d04fyj03yd0b0)                                                            213.97 r
  library hold time                                                              1.00              2.26     216.23
  data required time                                                                                        216.23
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.23
  data arrival time                                                                                        -386.88
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.65


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_30__24_/d (d04fyj03yd0b0)                -0.57    36.09     1.00    -0.06    12.63 &   395.91 r
  data arrival time                                                                                         395.91

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.17     173.17
  clock reconvergence pessimism                                                                    0.00     173.17
  clock uncertainty                                                                               50.00     223.17
  fifo1/data_mem_reg_30__24_/clk (d04fyj03yd0b0)                                                            223.17 r
  library hold time                                                              1.00              1.97     225.14
  data required time                                                                                        225.14
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.14
  data arrival time                                                                                        -395.91
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.77


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_1__9_/d (d04fyj03yd0b0)                -1.25    39.63     1.00    -0.13    21.30 &   386.54 r
  data arrival time                                                                                       386.54

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             163.82     163.82
  clock reconvergence pessimism                                                                  0.00     163.82
  clock uncertainty                                                                             50.00     213.82
  fifo1/data_mem_reg_1__9_/clk (d04fyj03yd0b0)                                                            213.82 r
  library hold time                                                            1.00              1.86     215.68
  data required time                                                                                      215.68
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      215.68
  data arrival time                                                                                      -386.54
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             170.86


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_16__58_/d (d04fyj03yd0b0)                 0.00    11.96     1.00     0.00     1.87 &   384.21 r
  data arrival time                                                                                         384.21

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.80     160.80
  clock reconvergence pessimism                                                                    0.00     160.80
  clock uncertainty                                                                               50.00     210.80
  fifo1/data_mem_reg_16__58_/clk (d04fyj03yd0b0)                                                            210.80 r
  library hold time                                                              1.00              2.55     213.35
  data required time                                                                                        213.35
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.35
  data arrival time                                                                                        -384.21
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.86


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[52] (in)                                                        13.87                       7.81 &   341.14 r
  din1[52] (net)                                2     1.96 
  place337/a (d04bfn00ynud5)                                  -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                           10.95     1.00              9.88 &   351.35 r
  n338 (net)                                    2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                            -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                      8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                             32    24.40 
  fifo1/data_mem_reg_16__52_/d (d04fyj03yd0b0)                 0.00    13.81     1.00     0.00     1.58 &   384.97 r
  data arrival time                                                                                         384.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.60     161.60
  clock reconvergence pessimism                                                                    0.00     161.60
  clock uncertainty                                                                               50.00     211.60
  fifo1/data_mem_reg_16__52_/clk (d04fyj03yd0b0)                                                            211.60 r
  library hold time                                                              1.00              2.51     214.11
  data required time                                                                                        214.11
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.11
  data arrival time                                                                                        -384.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.86


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[2] (in)                                                         4.91                       3.25 &   336.58 f
  din1[2] (net)                                2     1.37 
  place423/a (d04bfn00ynud5)                                  0.00     4.92     1.00     0.00     0.17 &   336.75 f
  place423/o (d04bfn00ynud5)                                           6.30     1.00              8.82 &   345.57 f
  n424 (net)                                   2     6.42 
  place1340/a (d04inn00ynuc5)                                 0.00    13.10     1.00     0.00     5.77 &   351.33 f
  place1340/o1 (d04inn00ynuc5)                                        10.44     1.00              8.34 &   359.67 r
  n2603 (net)                                  1     4.65 
  place1354/a (d04inn00ynuf5)                                -0.26    14.40     1.00    -0.03     3.81 &   363.48 r
  place1354/o1 (d04inn00ynuf5)                                         5.37     1.00              3.56 &   367.03 f
  n2604 (net)                                  1     3.68 
  fifo1/place169/a (d04bfn00yduk0)                           -0.11     7.08     1.00    -0.01     2.27 &   369.31 f
  fifo1/place169/o (d04bfn00yduk0)                                     3.58     1.00              8.56 &   377.87 f
  fifo1/n1145 (net)                            9     8.30 
  fifo1/data_mem_reg_31__2_/d (d04fky00yd0b0)                 0.00     8.20     1.00     0.00     1.76 &   379.63 f
  data arrival time                                                                                        379.63

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.21     159.21
  clock reconvergence pessimism                                                                   0.00     159.21
  clock uncertainty                                                                              50.00     209.21
  fifo1/data_mem_reg_31__2_/clk (d04fky00yd0b0)                                                            209.21 r
  library hold time                                                             1.00             -0.48     208.73
  data required time                                                                                       208.73
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.73
  data arrival time                                                                                       -379.63
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.90


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_29__7_/d (d04fyj03yd0b0)                 0.00    19.85     1.00     0.00     8.49 &   384.10 r
  data arrival time                                                                                        384.10

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.77     160.77
  clock reconvergence pessimism                                                                   0.00     160.77
  clock uncertainty                                                                              50.00     210.77
  fifo1/data_mem_reg_29__7_/clk (d04fyj03yd0b0)                                                            210.77 r
  library hold time                                                             1.00              2.41     213.18
  data required time                                                                                       213.18
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.18
  data arrival time                                                                                       -384.10
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              170.91


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_25__19_/d (d04fyj03yd0b0)                -0.49    33.38     1.00    -0.05    11.62 &   391.47 r
  data arrival time                                                                                         391.47

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.49     168.49
  clock reconvergence pessimism                                                                    0.00     168.49
  clock uncertainty                                                                               50.00     218.49
  fifo1/data_mem_reg_25__19_/clk (d04fyj03yd0b0)                                                            218.49 r
  library hold time                                                              1.00              2.06     220.55
  data required time                                                                                        220.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.55
  data arrival time                                                                                        -391.47
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               170.92


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_10__60_/d (d04fyj03yd0b0)                 0.00     7.62     1.00     0.00     1.04 &   381.08 r
  data arrival time                                                                                         381.08

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.36     157.36
  clock reconvergence pessimism                                                                    0.00     157.36
  clock uncertainty                                                                               50.00     207.36
  fifo1/data_mem_reg_10__60_/clk (d04fyj03yd0b0)                                                            207.36 r
  library hold time                                                              1.00              2.72     210.08
  data required time                                                                                        210.08
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.08
  data arrival time                                                                                        -381.08
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.00


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[2] (in)                                                        11.12                       5.91 &   339.24 r
  din1[2] (net)                                2     1.45 
  place423/a (d04bfn00ynud5)                                  0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                           7.77     1.00              9.20 &   348.62 r
  n424 (net)                                   2     6.62 
  place1340/a (d04inn00ynuc5)                                 0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                         8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                  1     4.53 
  place1354/a (d04inn00ynuf5)                                -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                         5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                  1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                           -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                     4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                            9     8.59 
  fifo1/data_mem_reg_15__2_/d (d04fyj03ld0b0)                 0.00    14.57     1.00     0.00     6.67 &   386.51 r
  data arrival time                                                                                        386.51

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.05     161.05
  clock reconvergence pessimism                                                                   0.00     161.05
  clock uncertainty                                                                              50.00     211.05
  fifo1/data_mem_reg_15__2_/clk (d04fyj03ld0b0)                                                            211.05 r
  library hold time                                                             1.00              4.34     215.39
  data required time                                                                                       215.39
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.39
  data arrival time                                                                                       -386.51
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.12


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_15__7_/d (d04fyj03yd0c0)                 0.00    19.10     1.00     0.00     6.10 &   381.70 r
  data arrival time                                                                                        381.70

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.90     158.90
  clock reconvergence pessimism                                                                   0.00     158.90
  clock uncertainty                                                                              50.00     208.90
  fifo1/data_mem_reg_15__7_/clk (d04fyj03yd0c0)                                                            208.90 r
  library hold time                                                             1.00              1.67     210.57
  data required time                                                                                       210.57
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.57
  data arrival time                                                                                       -381.70
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.14


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[3] (in)                                                       15.73                       9.08 &   342.41 r
  din0[3] (net)                               2     2.32 
  place554/a (d04bfn00ynue3)                                 0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                          7.19     1.00              9.77 &   352.73 r
  n555 (net)                                  2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                          -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                   14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                          32    22.71 
  fifo0/data_mem_reg_8__3_/d (d04fyj03yd0b0)                 0.00    30.07     1.00     0.00     4.47 &   385.63 r
  data arrival time                                                                                       385.63

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             162.35     162.35
  clock reconvergence pessimism                                                                  0.00     162.35
  clock uncertainty                                                                             50.00     212.35
  fifo0/data_mem_reg_8__3_/clk (d04fyj03yd0b0)                                                            212.35 r
  library hold time                                                            1.00              2.12     214.47
  data required time                                                                                      214.47
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      214.47
  data arrival time                                                                                      -385.63
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             171.15


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_28__23_/d (d04fyj03yd0b0)                -0.70    41.30     1.00    -0.07    14.96 &   378.34 r
  data arrival time                                                                                         378.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.47     155.47
  clock reconvergence pessimism                                                                    0.00     155.47
  clock uncertainty                                                                               50.00     205.47
  fifo1/data_mem_reg_28__23_/clk (d04fyj03yd0b0)                                                            205.47 r
  library hold time                                                              1.00              1.71     207.18
  data required time                                                                                        207.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        207.18
  data arrival time                                                                                        -378.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.16


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[25] (in)                                                       11.39                       6.10 &   339.44 r
  din1[25] (net)                               2     1.50 
  route12/a (d04bfn00ynud5)                                   0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                            5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                  1     4.04 
  place379/a (d04bfn00yduk0)                                 -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                           3.93     1.00              8.33 &   359.05 r
  n380 (net)                                   3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                           -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                     5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                           13    11.72 
  fifo1/data_mem_reg_6__25_/d (d04fyj03yd0b0)                -0.31    20.00     1.00    -0.03     9.10 &   398.85 r
  data arrival time                                                                                        398.85

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.25     175.25
  clock reconvergence pessimism                                                                   0.00     175.25
  clock uncertainty                                                                              50.00     225.25
  fifo1/data_mem_reg_6__25_/clk (d04fyj03yd0b0)                                                            225.25 r
  library hold time                                                             1.00              2.39     227.64
  data required time                                                                                       227.64
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.64
  data arrival time                                                                                       -398.85
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.21


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_22__36_/d (d04fyj03yd0b0)                -1.80    43.38     1.00    -0.19    21.44 &   390.76 r
  data arrival time                                                                                         390.76

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.70     167.70
  clock reconvergence pessimism                                                                    0.00     167.70
  clock uncertainty                                                                               50.00     217.70
  fifo0/data_mem_reg_22__36_/clk (d04fyj03yd0b0)                                                            217.70 r
  library hold time                                                              1.00              1.80     219.51
  data required time                                                                                        219.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.51
  data arrival time                                                                                        -390.76
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.25


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_20__44_/d (d04fyj03yd0b0)                -0.42    38.78     1.00    -0.22    22.05 &   399.71 r
  data arrival time                                                                                         399.71

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.56     176.56
  clock reconvergence pessimism                                                                    0.00     176.56
  clock uncertainty                                                                               50.00     226.56
  fifo1/data_mem_reg_20__44_/clk (d04fyj03yd0b0)                                                            226.56 r
  library hold time                                                              1.00              1.89     228.45
  data required time                                                                                        228.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.45
  data arrival time                                                                                        -399.71
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.26


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[16] (in)                                                        12.96                       7.21 &   340.54 r
  din1[16] (net)                                2     1.80 
  route16/a (d04bfn00ynud5)                                   -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                             5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                   1     3.33 
  place393/a (d04bfn00yduk0)                                   0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                            4.10     1.00              8.39 &   360.17 r
  n394 (net)                                    2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                             0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                      9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                            10     9.73 
  fifo1/data_mem_reg_30__16_/d (d04fyj03yd0b0)                 0.00    19.38     1.00     0.00     7.70 &   394.77 r
  data arrival time                                                                                         394.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.12     171.12
  clock reconvergence pessimism                                                                    0.00     171.12
  clock uncertainty                                                                               50.00     221.12
  fifo1/data_mem_reg_30__16_/clk (d04fyj03yd0b0)                                                            221.12 r
  library hold time                                                              1.00              2.38     223.50
  data required time                                                                                        223.50
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.50
  data arrival time                                                                                        -394.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.27


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[11] (in)                                                       13.49                       7.60 &   340.93 r
  din1[11] (net)                               2     1.90 
  route8/a (d04bfn00ynue3)                                   -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                             6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                  4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                             0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                     17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                           31    22.08 
  fifo1/data_mem_reg_0__11_/d (d04fyj03yd0b0)                 0.00    36.47     1.00     0.00    16.81 &   395.54 r
  data arrival time                                                                                        395.54

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.32     172.32
  clock reconvergence pessimism                                                                   0.00     172.32
  clock uncertainty                                                                              50.00     222.32
  fifo1/data_mem_reg_0__11_/clk (d04fyj03yd0b0)                                                            222.32 r
  library hold time                                                             1.00              1.94     224.25
  data required time                                                                                       224.25
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.25
  data arrival time                                                                                       -395.54
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.28


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[46] (in)                                                       11.54                       6.20 &   339.53 r
  din1[46] (net)                               2     1.52 
  place326/a (d04bfn00ynud5)                                  0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                           9.46     1.00              9.43 &   349.14 r
  n327 (net)                                   2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                           -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                     4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                           32    24.17 
  fifo1/data_mem_reg_6__46_/d (d04fyj03yd0b0)                -0.40    48.05     1.00    -0.20    16.65 &   389.52 r
  data arrival time                                                                                        389.52

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.23     166.23
  clock reconvergence pessimism                                                                   0.00     166.23
  clock uncertainty                                                                              50.00     216.23
  fifo1/data_mem_reg_6__46_/clk (d04fyj03yd0b0)                                                            216.23 r
  library hold time                                                             1.00              1.99     218.23
  data required time                                                                                       218.23
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.23
  data arrival time                                                                                       -389.52
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.29


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_26__10_/d (d04fyj03nd0b0)                -0.34    21.15     1.00    -0.04     8.55 &   386.96 r
  data arrival time                                                                                         386.96

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.66     162.66
  clock reconvergence pessimism                                                                    0.00     162.66
  clock uncertainty                                                                               50.00     212.66
  fifo1/data_mem_reg_26__10_/clk (d04fyj03nd0b0)                                                            212.66 r
  library hold time                                                              1.00              3.01     215.67
  data required time                                                                                        215.67
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.67
  data arrival time                                                                                        -386.96
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.29


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_13__24_/d (d04fyj03yd0b0)                -0.68    42.28     1.00    -0.07    19.79 &   403.07 r
  data arrival time                                                                                         403.07

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               179.94     179.94
  clock reconvergence pessimism                                                                    0.00     179.94
  clock uncertainty                                                                               50.00     229.94
  fifo1/data_mem_reg_13__24_/clk (d04fyj03yd0b0)                                                            229.94 r
  library hold time                                                              1.00              1.81     231.74
  data required time                                                                                        231.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        231.74
  data arrival time                                                                                        -403.07
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.33


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_25__62_/d (d04fyj03yd0b0)                 0.00    12.19     1.00     0.00     3.58 &   393.36 r
  data arrival time                                                                                         393.36

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.41     169.41
  clock reconvergence pessimism                                                                    0.00     169.41
  clock uncertainty                                                                               50.00     219.41
  fifo1/data_mem_reg_25__62_/clk (d04fyj03yd0b0)                                                            219.41 r
  library hold time                                                              1.00              2.59     222.01
  data required time                                                                                        222.01
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.01
  data arrival time                                                                                        -393.36
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.36


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_13__9_/d (d04fyj03yd0b0)                -1.25    39.89     1.00    -0.13    24.00 &   389.25 r
  data arrival time                                                                                        389.25

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.96     165.96
  clock reconvergence pessimism                                                                   0.00     165.96
  clock uncertainty                                                                              50.00     215.96
  fifo1/data_mem_reg_13__9_/clk (d04fyj03yd0b0)                                                            215.96 r
  library hold time                                                             1.00              1.88     217.84
  data required time                                                                                       217.84
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.84
  data arrival time                                                                                       -389.25
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.40


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_17__9_/d (d04fyj03yd0b0)                -1.11    35.57     1.00    -0.11    14.99 &   380.23 r
  data arrival time                                                                                        380.23

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              156.84     156.84
  clock reconvergence pessimism                                                                   0.00     156.84
  clock uncertainty                                                                              50.00     206.84
  fifo1/data_mem_reg_17__9_/clk (d04fyj03yd0b0)                                                            206.84 r
  library hold time                                                             1.00              1.98     208.82
  data required time                                                                                       208.82
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.82
  data arrival time                                                                                       -380.23
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.41


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[17] (in)                                                       13.32                       7.44 &   340.77 r
  din1[17] (net)                               2     1.86 
  place395/a (d04bfn00ynud5)                                 -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                          10.04     1.00              9.68 &   350.78 r
  n396 (net)                                   2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                           -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                    10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                           9     8.74 
  fifo1/data_mem_reg_4__17_/d (d04fyj03yd0b0)                 0.00    18.68     1.00     0.00     6.88 &   382.82 r
  data arrival time                                                                                        382.82

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.99     158.99
  clock reconvergence pessimism                                                                   0.00     158.99
  clock uncertainty                                                                              50.00     208.99
  fifo1/data_mem_reg_4__17_/clk (d04fyj03yd0b0)                                                            208.99 r
  library hold time                                                             1.00              2.41     211.40
  data required time                                                                                       211.40
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.40
  data arrival time                                                                                       -382.82
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.42


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[52] (in)                                                       13.87                       7.81 &   341.14 r
  din1[52] (net)                               2     1.96 
  place337/a (d04bfn00ynud5)                                 -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                          10.95     1.00              9.88 &   351.35 r
  n338 (net)                                   2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                           -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                     8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                            32    24.40 
  fifo1/data_mem_reg_9__52_/d (d04fyj03yd0c0)                 0.00    32.52     1.00     0.00     5.84 &   389.22 r
  data arrival time                                                                                        389.22

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.19     166.19
  clock reconvergence pessimism                                                                   0.00     166.19
  clock uncertainty                                                                              50.00     216.19
  fifo1/data_mem_reg_9__52_/clk (d04fyj03yd0c0)                                                            216.19 r
  library hold time                                                             1.00              1.61     217.80
  data required time                                                                                       217.80
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.80
  data arrival time                                                                                       -389.22
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.42


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_9__4_/d (d04fyj03yd0b0)                 0.00    31.99     1.00     0.00    16.27 &   381.79 r
  data arrival time                                                                                       381.79

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             158.25     158.25
  clock reconvergence pessimism                                                                  0.00     158.25
  clock uncertainty                                                                             50.00     208.25
  fifo1/data_mem_reg_9__4_/clk (d04fyj03yd0b0)                                                            208.25 r
  library hold time                                                            1.00              2.07     210.32
  data required time                                                                                      210.32
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      210.32
  data arrival time                                                                                      -381.79
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             171.48


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_31__7_/d (d04fky00ld0a5)                 0.00    19.84     1.00     0.00     8.27 &   383.87 r
  data arrival time                                                                                        383.87

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.05     160.05
  clock reconvergence pessimism                                                                   0.00     160.05
  clock uncertainty                                                                              50.00     210.05
  fifo1/data_mem_reg_31__7_/clk (d04fky00ld0a5)                                                            210.05 r
  library hold time                                                             1.00              2.34     212.39
  data required time                                                                                       212.39
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.39
  data arrival time                                                                                       -383.87
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.48


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_25__54_/d (d04fyj03yd0b0)                -0.48    50.42     1.00    -0.24    27.84 &   397.44 r
  data arrival time                                                                                         397.44

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.68     173.68
  clock reconvergence pessimism                                                                    0.00     173.68
  clock uncertainty                                                                               50.00     223.68
  fifo1/data_mem_reg_25__54_/clk (d04fyj03yd0b0)                                                            223.68 r
  library hold time                                                              1.00              2.26     225.94
  data required time                                                                                        225.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.94
  data arrival time                                                                                        -397.44
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.50


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[51] (in)                                                       12.48                       6.84 &   340.18 r
  din1[51] (net)                               2     1.69 
  place335/a (d04bfn00ynud5)                                 -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                          12.54     1.00             10.20 &   350.57 r
  n336 (net)                                   2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                           -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                     6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                            32    23.96 
  fifo1/data_mem_reg_9__51_/d (d04fyj03yd0b0)                 0.00    27.92     1.00     0.00     9.05 &   390.06 r
  data arrival time                                                                                        390.06

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.35     166.35
  clock reconvergence pessimism                                                                   0.00     166.35
  clock uncertainty                                                                              50.00     216.35
  fifo1/data_mem_reg_9__51_/clk (d04fyj03yd0b0)                                                            216.35 r
  library hold time                                                             1.00              2.15     218.50
  data required time                                                                                       218.50
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.50
  data arrival time                                                                                       -390.06
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.55


  Startpoint: din1[48] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__48_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[48] (in)                                                       12.38                       6.79 &   340.13 r
  din1[48] (net)                               2     1.68 
  place328/a (d04bfn00ynud5)                                 -0.23    12.39     1.00    -0.03     0.26 &   340.38 r
  place328/o (d04bfn00ynud5)                                           7.05     1.00              9.61 &   350.00 r
  n329 (net)                                   2     5.33 
  place1790/a (d04inn00ynub3)                                 0.00     7.25     1.00     0.00     0.40 &   350.40 r
  place1790/o1 (d04inn00ynub3)                                         5.15     1.00              5.05 &   355.46 f
  n2828 (net)                                  1     1.83 
  place1791/a (d04inn00ynud0)                                -0.23     5.22     1.00    -0.04     0.39 &   355.84 f
  place1791/o1 (d04inn00ynud0)                                         7.47     1.00              4.23 &   360.07 r
  n2829 (net)                                  1     8.48 
  fifo1/place134/a (d04bfn00yduk0)                           -5.59    31.27     1.00    -2.99    13.02 &   373.09 r
  fifo1/place134/o (d04bfn00yduk0)                                     5.33     1.00             11.21 &   384.30 r
  fifo1/n670 (net)                            32    24.83 
  fifo1/data_mem_reg_9__48_/d (d04fyj03yd0b0)                -0.54    34.01     1.00    -0.06     5.28 &   389.58 r
  data arrival time                                                                                        389.58

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.01     166.01
  clock reconvergence pessimism                                                                   0.00     166.01
  clock uncertainty                                                                              50.00     216.01
  fifo1/data_mem_reg_9__48_/clk (d04fyj03yd0b0)                                                            216.01 r
  library hold time                                                             1.00              1.99     218.01
  data required time                                                                                       218.01
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.01
  data arrival time                                                                                       -389.58
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.57


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_21__29_/d (d04fyj03yd0b0)                -0.99    58.93     1.00    -0.10    30.43 &   405.66 r
  data arrival time                                                                                         405.66

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.05     181.05
  clock reconvergence pessimism                                                                    0.00     181.05
  clock uncertainty                                                                               50.00     231.05
  fifo1/data_mem_reg_21__29_/clk (d04fyj03yd0b0)                                                            231.05 r
  library hold time                                                              1.00              3.03     234.07
  data required time                                                                                        234.07
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        234.07
  data arrival time                                                                                        -405.66
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.58


  Startpoint: din1[56] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__56_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[56] (in)                                                        8.80                       4.82 &   338.16 r
  din1[56] (net)                               2     1.16 
  route28/a (d04bfn00yd0c7)                                  -0.13     8.81     1.00    -0.02     0.13 &   338.28 r
  route28/o (d04bfn00yd0c7)                                            8.61     1.00             10.59 &   348.87 r
  n9903 (net)                                  1     3.97 
  place315/a (d04bfn00yduk0)                                 -0.92    12.04     1.00    -0.11     3.49 &   352.36 r
  place315/o (d04bfn00yduk0)                                           4.43     1.00              9.46 &   361.82 r
  n316 (net)                                   2    10.28 
  fifo1/place129/a (d04bfn00yduo0)                            0.00    28.36     1.00     0.00    15.34 &   377.16 r
  fifo1/place129/o (d04bfn00yduo0)                                     5.66     1.00             12.67 &   389.83 r
  fifo1/n5103 (net)                           32    24.60 
  fifo1/data_mem_reg_5__56_/d (d04fyj03yd0b0)                -0.18    12.86     1.00    -0.02     2.27 &   392.10 r
  data arrival time                                                                                        392.10

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.87     167.87
  clock reconvergence pessimism                                                                   0.00     167.87
  clock uncertainty                                                                              50.00     217.87
  fifo1/data_mem_reg_5__56_/clk (d04fyj03yd0b0)                                                            217.87 r
  library hold time                                                             1.00              2.57     220.43
  data required time                                                                                       220.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.43
  data arrival time                                                                                       -392.10
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.67


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[5] (in)                                                       12.86                       7.14 &   340.47 r
  din1[5] (net)                               2     1.78 
  route4/a (d04bfn00ynud5)                                  -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                            6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                 1     4.29 
  place403/a (d04bfn00yduo0)                                -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                          6.19     1.00             10.53 &   363.22 r
  n404 (net)                                 40    43.07 
  fifo1/data_mem_reg_7__5_/d (d04fyj03yd0b0)                -0.84    59.71     1.00    -0.09    36.81 &   400.03 r
  data arrival time                                                                                       400.03

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.23     175.23
  clock reconvergence pessimism                                                                  0.00     175.23
  clock uncertainty                                                                             50.00     225.23
  fifo1/data_mem_reg_7__5_/clk (d04fyj03yd0b0)                                                            225.23 r
  library hold time                                                            1.00              3.08     228.31
  data required time                                                                                      228.31
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.31
  data arrival time                                                                                      -400.03
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             171.72


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_16__47_/d (d04fyj03yd0b0)                 0.00    20.83     1.00     0.00     7.62 &   386.78 r
  data arrival time                                                                                         386.78

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.73     162.73
  clock reconvergence pessimism                                                                    0.00     162.73
  clock uncertainty                                                                               50.00     212.73
  fifo1/data_mem_reg_16__47_/clk (d04fyj03yd0b0)                                                            212.73 r
  library hold time                                                              1.00              2.32     215.05
  data required time                                                                                        215.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.05
  data arrival time                                                                                        -386.78
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.73


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[26] (in)                                                        11.85                       6.99 &   340.33 r
  din1[26] (net)                                2     1.74 
  route1219/a (d04inn00yn0b5)                                 -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                         10.43     1.00              6.84 &   347.05 f
  n382 (net)                                    1     5.25 
  route1220/a (d04inn00ynuf5)                                 -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                          9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                  3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                            -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                     14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                            32    23.22 
  fifo1/data_mem_reg_27__26_/d (d04fyj03yd0b0)                -0.56    36.62     1.00    -0.06     6.97 &   394.85 r
  data arrival time                                                                                         394.85

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.16     171.16
  clock reconvergence pessimism                                                                    0.00     171.16
  clock uncertainty                                                                               50.00     221.16
  fifo1/data_mem_reg_27__26_/clk (d04fyj03yd0b0)                                                            221.16 r
  library hold time                                                              1.00              1.95     223.11
  data required time                                                                                        223.11
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.11
  data arrival time                                                                                        -394.85
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.74


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_28__8_/d (d04fyj03yd0b0)                -2.84    55.02     1.00    -0.29    26.94 &   390.36 r
  data arrival time                                                                                        390.36

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.99     165.99
  clock reconvergence pessimism                                                                   0.00     165.99
  clock uncertainty                                                                              50.00     215.99
  fifo1/data_mem_reg_28__8_/clk (d04fyj03yd0b0)                                                            215.99 r
  library hold time                                                             1.00              2.60     218.58
  data required time                                                                                       218.58
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.58
  data arrival time                                                                                       -390.36
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.77


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_17__4_/d (d04fyj03yd0c0)                 0.00    31.72     1.00     0.00    16.37 &   381.89 r
  data arrival time                                                                                        381.89

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.45     158.45
  clock reconvergence pessimism                                                                   0.00     158.45
  clock uncertainty                                                                              50.00     208.45
  fifo1/data_mem_reg_17__4_/clk (d04fyj03yd0c0)                                                            208.45 r
  library hold time                                                             1.00              1.67     210.12
  data required time                                                                                       210.12
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.12
  data arrival time                                                                                       -381.89
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.78


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_16__49_/d (d04fyj03yd0b0)                -0.44    40.27     1.00    -0.23     7.99 &   385.16 r
  data arrival time                                                                                         385.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.54     161.54
  clock reconvergence pessimism                                                                    0.00     161.54
  clock uncertainty                                                                               50.00     211.54
  fifo1/data_mem_reg_16__49_/clk (d04fyj03yd0b0)                                                            211.54 r
  library hold time                                                              1.00              1.84     213.37
  data required time                                                                                        213.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.37
  data arrival time                                                                                        -385.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.79


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_23__47_/d (d04fyj03yd0b0)                 0.00    25.60     1.00     0.00    10.26 &   389.42 r
  data arrival time                                                                                         389.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.44     165.44
  clock reconvergence pessimism                                                                    0.00     165.44
  clock uncertainty                                                                               50.00     215.44
  fifo1/data_mem_reg_23__47_/clk (d04fyj03yd0b0)                                                            215.44 r
  library hold time                                                              1.00              2.18     217.62
  data required time                                                                                        217.62
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.62
  data arrival time                                                                                        -389.42
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.80


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[5] (in)                                                       12.86                       7.14 &   340.47 r
  din1[5] (net)                               2     1.78 
  route4/a (d04bfn00ynud5)                                  -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                            6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                 1     4.29 
  place403/a (d04bfn00yduo0)                                -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                          6.19     1.00             10.53 &   363.22 r
  n404 (net)                                 40    43.07 
  fifo1/data_mem_reg_0__5_/d (d04fyj03yd0c0)                -0.84    59.73     1.00    -0.09    37.41 &   400.63 r
  data arrival time                                                                                       400.63

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.78     175.78
  clock reconvergence pessimism                                                                  0.00     175.78
  clock uncertainty                                                                             50.00     225.78
  fifo1/data_mem_reg_0__5_/clk (d04fyj03yd0c0)                                                            225.78 r
  library hold time                                                            1.00              3.01     228.79
  data required time                                                                                      228.79
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.79
  data arrival time                                                                                      -400.63
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             171.84


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_25__21_/d (d04fyj03yd0b0)                 0.00    21.92     1.00     0.00     3.18 &   391.77 r
  data arrival time                                                                                         391.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.56     167.56
  clock reconvergence pessimism                                                                    0.00     167.56
  clock uncertainty                                                                               50.00     217.56
  fifo1/data_mem_reg_25__21_/clk (d04fyj03yd0b0)                                                            217.56 r
  library hold time                                                              1.00              2.36     219.93
  data required time                                                                                        219.93
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.93
  data arrival time                                                                                        -391.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.84


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_8__47_/d (d04fyj03yd0b0)                 0.00    20.82     1.00     0.00     7.53 &   386.68 r
  data arrival time                                                                                        386.68

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.45     162.45
  clock reconvergence pessimism                                                                   0.00     162.45
  clock uncertainty                                                                              50.00     212.45
  fifo1/data_mem_reg_8__47_/clk (d04fyj03yd0b0)                                                            212.45 r
  library hold time                                                             1.00              2.34     214.79
  data required time                                                                                       214.79
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.79
  data arrival time                                                                                       -386.68
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.90


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_27__47_/d (d04fyj03yd0b0)                 0.00    28.11     1.00     0.00    16.95 &   396.10 r
  data arrival time                                                                                         396.10

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.98     171.98
  clock reconvergence pessimism                                                                    0.00     171.98
  clock uncertainty                                                                               50.00     221.98
  fifo1/data_mem_reg_27__47_/clk (d04fyj03yd0b0)                                                            221.98 r
  library hold time                                                              1.00              2.18     224.17
  data required time                                                                                        224.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.17
  data arrival time                                                                                        -396.10
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.94


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_28__9_/d (d04fyj03yd0b0)                -1.25    39.93     1.00    -0.13    24.81 &   390.06 r
  data arrival time                                                                                        390.06

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.29     166.29
  clock reconvergence pessimism                                                                   0.00     166.29
  clock uncertainty                                                                              50.00     216.29
  fifo1/data_mem_reg_28__9_/clk (d04fyj03yd0b0)                                                            216.29 r
  library hold time                                                             1.00              1.81     218.09
  data required time                                                                                       218.09
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.09
  data arrival time                                                                                       -390.06
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.97


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[42] (in)                                                        12.76                       7.05 &   340.39 r
  din1[42] (net)                                2     1.75 
  route1224/a (d04bfn00ynud5)                                 -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                           6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                  1     5.30 
  place349/a (d04bfn00yduk0)                                   0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                            5.19     1.00              9.53 &   363.96 r
  n350 (net)                                    3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                            -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                      6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                             32    24.23 
  fifo1/data_mem_reg_27__42_/d (d04fyj03yd0b0)                -0.25    17.90     1.00    -0.03     2.91 &   392.32 r
  data arrival time                                                                                         392.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.90     167.90
  clock reconvergence pessimism                                                                    0.00     167.90
  clock uncertainty                                                                               50.00     217.90
  fifo1/data_mem_reg_27__42_/clk (d04fyj03yd0b0)                                                            217.90 r
  library hold time                                                              1.00              2.45     220.35
  data required time                                                                                        220.35
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.35
  data arrival time                                                                                        -392.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.97


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_18__55_/d (d04fyj03yd0b0)                -0.34    17.78     1.00    -0.04     5.44 &   386.02 r
  data arrival time                                                                                         386.02

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.65     161.65
  clock reconvergence pessimism                                                                    0.00     161.65
  clock uncertainty                                                                               50.00     211.65
  fifo1/data_mem_reg_18__55_/clk (d04fyj03yd0b0)                                                            211.65 r
  library hold time                                                              1.00              2.40     214.05
  data required time                                                                                        214.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.05
  data arrival time                                                                                        -386.02
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               171.97


  Startpoint: din1[56] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__56_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[56] (in)                                                        8.80                       4.82 &   338.16 r
  din1[56] (net)                               2     1.16 
  route28/a (d04bfn00yd0c7)                                  -0.13     8.81     1.00    -0.02     0.13 &   338.28 r
  route28/o (d04bfn00yd0c7)                                            8.61     1.00             10.59 &   348.87 r
  n9903 (net)                                  1     3.97 
  place315/a (d04bfn00yduk0)                                 -0.92    12.04     1.00    -0.11     3.49 &   352.36 r
  place315/o (d04bfn00yduk0)                                           4.43     1.00              9.46 &   361.82 r
  n316 (net)                                   2    10.28 
  fifo1/place129/a (d04bfn00yduo0)                            0.00    28.36     1.00     0.00    15.34 &   377.16 r
  fifo1/place129/o (d04bfn00yduo0)                                     5.66     1.00             12.67 &   389.83 r
  fifo1/n5103 (net)                           32    24.60 
  fifo1/data_mem_reg_3__56_/d (d04fyj03yd0b0)                -0.22    15.01     1.00    -0.02     2.59 &   392.42 r
  data arrival time                                                                                        392.42

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.92     167.92
  clock reconvergence pessimism                                                                   0.00     167.92
  clock uncertainty                                                                              50.00     217.92
  fifo1/data_mem_reg_3__56_/clk (d04fyj03yd0b0)                                                            217.92 r
  library hold time                                                             1.00              2.50     220.43
  data required time                                                                                       220.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.43
  data arrival time                                                                                       -392.42
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              171.99


  Startpoint: din1[15] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[15] (in)                                                        14.63                       8.31 &   341.64 r
  din1[15] (net)                                2     2.10 
  place391/a (d04bfn00ynud5)                                  -0.23    14.66     1.00    -0.03     0.42 &   342.07 r
  place391/o (d04bfn00ynud5)                                            9.12     1.00              9.77 &   351.83 r
  n392 (net)                                    2    11.21 
  fifo1/place160/a (d04bfn00yn0f0)                            -8.14    35.23     1.00    -4.17    17.03 &   368.86 r
  fifo1/place160/o (d04bfn00yn0f0)                                     15.51     1.00             13.94 &   382.80 r
  fifo1/n10403 (net)                           32    24.26 
  fifo1/data_mem_reg_27__15_/d (d04fyj03yd0b0)                -2.01    46.26     1.00    -0.21    12.24 &   395.04 r
  data arrival time                                                                                         395.04

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.07     171.07
  clock reconvergence pessimism                                                                    0.00     171.07
  clock uncertainty                                                                               50.00     221.07
  fifo1/data_mem_reg_27__15_/clk (d04fyj03yd0b0)                                                            221.07 r
  library hold time                                                              1.00              1.97     223.04
  data required time                                                                                        223.04
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.04
  data arrival time                                                                                        -395.04
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.00


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_21__24_/d (d04fyj03yd0b0)                -0.70    43.17     1.00    -0.07    21.74 &   405.02 r
  data arrival time                                                                                         405.02

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.21     181.21
  clock reconvergence pessimism                                                                    0.00     181.21
  clock uncertainty                                                                               50.00     231.21
  fifo1/data_mem_reg_21__24_/clk (d04fyj03yd0b0)                                                            231.21 r
  library hold time                                                              1.00              1.80     233.01
  data required time                                                                                        233.01
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        233.01
  data arrival time                                                                                        -405.02
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.01


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_3__4_/d (d04fyj03yd0c0)                 0.00    32.19     1.00     0.00    18.49 &   384.01 r
  data arrival time                                                                                       384.01

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             160.28     160.28
  clock reconvergence pessimism                                                                  0.00     160.28
  clock uncertainty                                                                             50.00     210.28
  fifo1/data_mem_reg_3__4_/clk (d04fyj03yd0c0)                                                            210.28 r
  library hold time                                                            1.00              1.67     211.95
  data required time                                                                                      211.95
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      211.95
  data arrival time                                                                                      -384.01
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             172.06


  Startpoint: din0[5] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[5] (in)                                                       11.96                       6.50 &   339.83 r
  din0[5] (net)                               2     1.60 
  place528/a (d04bfn00ynud5)                                 0.00    11.97     1.00     0.00     0.23 &   340.06 r
  place528/o (d04bfn00ynud5)                                          7.49     1.00              8.99 &   349.05 r
  n529 (net)                                  2     7.04 
  place529/a (d04bfn00yduk0)                                -1.58    19.52     1.00    -0.17     8.79 &   357.84 r
  place529/o (d04bfn00yduk0)                                          4.26     1.00             10.16 &   368.01 r
  n530 (net)                                  3    11.72 
  fifo0/data_mem_reg_0__5_/d (d04fyj03yd0b0)                -2.86    33.50     1.00    -0.31    19.09 &   387.10 r
  data arrival time                                                                                       387.10

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             163.03     163.03
  clock reconvergence pessimism                                                                  0.00     163.03
  clock uncertainty                                                                             50.00     213.03
  fifo0/data_mem_reg_0__5_/clk (d04fyj03yd0b0)                                                            213.03 r
  library hold time                                                            1.00              2.00     215.03
  data required time                                                                                      215.03
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      215.03
  data arrival time                                                                                      -387.10
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             172.06


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[21] (in)                                                       12.65                       7.01 &   340.34 r
  din1[21] (net)                               2     1.74 
  route1241/a (d04bfn00ynud5)                                 0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                          4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                 1     2.80 
  place372/a (d04bfn00ynue3)                                  0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                           7.55     1.00              8.63 &   360.09 r
  n373 (net)                                   2    10.46 
  place373/a (d04bfn00nduk0)                                 -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                           7.22     1.00             13.84 &   388.59 r
  n374 (net)                                  33    26.80 
  fifo1/data_mem_reg_6__21_/d (d04fyj03yd0b0)                 0.00    32.91     1.00     0.00    11.02 &   399.61 r
  data arrival time                                                                                        399.61

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.50     175.50
  clock reconvergence pessimism                                                                   0.00     175.50
  clock uncertainty                                                                              50.00     225.50
  fifo1/data_mem_reg_6__21_/clk (d04fyj03yd0b0)                                                            225.50 r
  library hold time                                                             1.00              2.04     227.54
  data required time                                                                                       227.54
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.54
  data arrival time                                                                                       -399.61
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.07


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_8__8_/d (d04fyj03yd0b0)                -2.93    57.30     1.00    -0.30    36.78 &   400.19 r
  data arrival time                                                                                       400.19

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.11     175.11
  clock reconvergence pessimism                                                                  0.00     175.11
  clock uncertainty                                                                             50.00     225.11
  fifo1/data_mem_reg_8__8_/clk (d04fyj03yd0b0)                                                            225.11 r
  library hold time                                                            1.00              2.98     228.09
  data required time                                                                                      228.09
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.09
  data arrival time                                                                                      -400.19
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             172.10


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[2] (in)                                                        11.12                       5.91 &   339.24 r
  din1[2] (net)                                2     1.45 
  place423/a (d04bfn00ynud5)                                  0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                           7.77     1.00              9.20 &   348.62 r
  n424 (net)                                   2     6.62 
  place1340/a (d04inn00ynuc5)                                 0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                         8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                  1     4.53 
  place1354/a (d04inn00ynuf5)                                -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                         5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                  1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                           -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                     4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                            9     8.59 
  fifo1/data_mem_reg_10__2_/d (d04fyj03ld0b0)                 0.00    14.66     1.00     0.00     6.83 &   386.68 r
  data arrival time                                                                                        386.68

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.13     160.13
  clock reconvergence pessimism                                                                   0.00     160.13
  clock uncertainty                                                                              50.00     210.13
  fifo1/data_mem_reg_10__2_/clk (d04fyj03ld0b0)                                                            210.13 r
  library hold time                                                             1.00              4.43     214.56
  data required time                                                                                       214.56
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.56
  data arrival time                                                                                       -386.68
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.11


  Startpoint: din1[1] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[1] (in)                                                        11.05                       5.92 &   339.26 r
  din1[1] (net)                                2     1.45 
  place421/a (d04bfn00ynue3)                                  0.00    11.06     1.00     0.00     0.18 &   339.43 r
  place421/o (d04bfn00ynue3)                                           7.16     1.00              9.36 &   348.79 r
  n422 (net)                                   2     8.22 
  fifo1/place168/a (d04bfn00yn0f0)                           -1.28    20.15     1.00    -0.14    11.14 &   359.93 r
  fifo1/place168/o (d04bfn00yn0f0)                                     9.94     1.00             12.23 &   372.16 r
  fifo1/n1143 (net)                           32    27.28 
  fifo1/data_mem_reg_25__1_/d (d04fyj03yd0b0)                -0.94    79.90     1.00    -0.49    24.73 &   396.88 r
  data arrival time                                                                                        396.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.39     170.39
  clock reconvergence pessimism                                                                   0.00     170.39
  clock uncertainty                                                                              50.00     220.39
  fifo1/data_mem_reg_25__1_/clk (d04fyj03yd0b0)                                                            220.39 r
  library hold time                                                             1.00              4.36     224.74
  data required time                                                                                       224.74
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.74
  data arrival time                                                                                       -396.88
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.14


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route643/a (d04bfn00ynud5)                            -0.26    15.19     1.00    -0.03     6.29 &   380.55 r
  fifo1/route643/o (d04bfn00ynud5)                                      9.46     1.00             10.43 &   390.98 r
  fifo1/n6846 (net)                            10     7.76 
  fifo1/data_mem_reg_11__62_/d (d04fyj03yd0b0)                -0.21    10.38     1.00    -0.03     0.81 &   391.80 r
  data arrival time                                                                                         391.80

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.01     167.01
  clock reconvergence pessimism                                                                    0.00     167.01
  clock uncertainty                                                                               50.00     217.01
  fifo1/data_mem_reg_11__62_/clk (d04fyj03yd0b0)                                                            217.01 r
  library hold time                                                              1.00              2.62     219.63
  data required time                                                                                        219.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.63
  data arrival time                                                                                        -391.80
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.17


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_13__8_/d (d04fyj03yd0b0)                -2.84    55.02     1.00    -0.29    27.16 &   390.57 r
  data arrival time                                                                                        390.57

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.68     165.68
  clock reconvergence pessimism                                                                   0.00     165.68
  clock uncertainty                                                                              50.00     215.68
  fifo1/data_mem_reg_13__8_/clk (d04fyj03yd0b0)                                                            215.68 r
  library hold time                                                             1.00              2.69     218.37
  data required time                                                                                       218.37
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.37
  data arrival time                                                                                       -390.57
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.20


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_22__9_/d (d04fyj03yd0b0)                -1.26    39.99     1.00    -0.13    24.73 &   389.97 r
  data arrival time                                                                                        389.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.87     165.87
  clock reconvergence pessimism                                                                   0.00     165.87
  clock uncertainty                                                                              50.00     215.87
  fifo1/data_mem_reg_22__9_/clk (d04fyj03yd0b0)                                                            215.87 r
  library hold time                                                             1.00              1.88     217.76
  data required time                                                                                       217.76
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.76
  data arrival time                                                                                       -389.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.21


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_23__62_/d (d04fyj03yd0b0)                 0.00    12.19     1.00     0.00     3.99 &   393.77 r
  data arrival time                                                                                         393.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.97     168.97
  clock reconvergence pessimism                                                                    0.00     168.97
  clock uncertainty                                                                               50.00     218.97
  fifo1/data_mem_reg_23__62_/clk (d04fyj03yd0b0)                                                            218.97 r
  library hold time                                                              1.00              2.58     221.55
  data required time                                                                                        221.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.55
  data arrival time                                                                                        -393.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.21


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_17__19_/d (d04fyj03yd0b0)                -0.27    19.51     1.00    -0.03     3.84 &   383.68 r
  data arrival time                                                                                         383.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.11     159.11
  clock reconvergence pessimism                                                                    0.00     159.11
  clock uncertainty                                                                               50.00     209.11
  fifo1/data_mem_reg_17__19_/clk (d04fyj03yd0b0)                                                            209.11 r
  library hold time                                                              1.00              2.34     211.45
  data required time                                                                                        211.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.45
  data arrival time                                                                                        -383.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.23


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[59] (in)                                                       15.10                       8.81 &   342.14 r
  din1[59] (net)                               2     2.24 
  route1212/a (d04inn00ynuc5)                                 0.00    15.13     1.00     0.00     0.48 &   342.62 r
  route1212/o1 (d04inn00ynuc5)                                         9.57     1.00              6.08 &   348.70 f
  n322 (net)                                   1     5.11 
  route1211/a (d04inn00ynuh5)                                 0.00    12.16     1.00     0.00     3.19 &   351.89 f
  route1211/o1 (d04inn00ynuh5)                                        16.88     1.00              6.51 &   358.40 r
  n11081 (net)                                40    40.49 
  fifo1/data_mem_reg_6__59_/d (d04fyj03yd0b0)                -0.32    38.88     1.00    -0.17    19.82 &   378.22 r
  data arrival time                                                                                        378.22

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              154.12     154.12
  clock reconvergence pessimism                                                                   0.00     154.12
  clock uncertainty                                                                              50.00     204.12
  fifo1/data_mem_reg_6__59_/clk (d04fyj03yd0b0)                                                            204.12 r
  library hold time                                                             1.00              1.86     205.97
  data required time                                                                                       205.97
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       205.97
  data arrival time                                                                                       -378.22
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.25


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_27__21_/d (d04fyj03yd0b0)                 0.00    31.90     1.00     0.00     8.72 &   397.31 r
  data arrival time                                                                                         397.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.98     172.98
  clock reconvergence pessimism                                                                    0.00     172.98
  clock uncertainty                                                                               50.00     222.98
  fifo1/data_mem_reg_27__21_/clk (d04fyj03yd0b0)                                                            222.98 r
  library hold time                                                              1.00              2.08     225.06
  data required time                                                                                        225.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.06
  data arrival time                                                                                        -397.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.25


  Startpoint: din0[39] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[39] (in)                                                        18.85                      11.12 &   344.46 r
  din0[39] (net)                                2     2.90 
  place467/a (d04bfn00ynue3)                                  -2.65    18.94     1.00    -1.89    -0.98 &   343.48 r
  place467/o (d04bfn00ynue3)                                            6.99     1.00              9.57 &   353.05 r
  n468 (net)                                    2    11.92 
  fifo0/place160/a (d04bfn00ynud5)                            -2.28    39.99     1.00    -0.23    22.53 &   375.58 r
  fifo0/place160/o (d04bfn00ynud5)                                      7.67     1.00             10.88 &   386.46 r
  fifo0/n616 (net)                              6     4.97 
  fifo0/data_mem_reg_17__39_/d (d04fyj03yd0b0)                 0.00     9.63     1.00     0.00     3.00 &   389.46 r
  data arrival time                                                                                         389.46

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.54     164.54
  clock reconvergence pessimism                                                                    0.00     164.54
  clock uncertainty                                                                               50.00     214.54
  fifo0/data_mem_reg_17__39_/clk (d04fyj03yd0b0)                                                            214.54 r
  library hold time                                                              1.00              2.68     217.21
  data required time                                                                                        217.21
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.21
  data arrival time                                                                                        -389.46
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.25


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[26] (in)                                                        11.85                       6.99 &   340.33 r
  din1[26] (net)                                2     1.74 
  route1219/a (d04inn00yn0b5)                                 -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                         10.43     1.00              6.84 &   347.05 f
  n382 (net)                                    1     5.25 
  route1220/a (d04inn00ynuf5)                                 -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                          9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                  3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                            -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                     14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                            32    23.22 
  fifo1/data_mem_reg_15__26_/d (d04fyj03yd0b0)                -0.65    42.40     1.00    -0.07    10.88 &   398.77 r
  data arrival time                                                                                         398.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.68     174.68
  clock reconvergence pessimism                                                                    0.00     174.68
  clock uncertainty                                                                               50.00     224.68
  fifo1/data_mem_reg_15__26_/clk (d04fyj03yd0b0)                                                            224.68 r
  library hold time                                                              1.00              1.83     226.50
  data required time                                                                                        226.50
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.50
  data arrival time                                                                                        -398.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.26


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[49] (in)                                                       13.64                       7.71 &   341.04 r
  din1[49] (net)                               2     1.94 
  place330/a (d04bfn00ynue3)                                 -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                           8.41     1.00             10.48 &   351.91 r
  n331 (net)                                   2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                           -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                    14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                           32    23.84 
  fifo1/data_mem_reg_1__49_/d (d04fyj03yd0b0)                -0.57    51.08     1.00    -0.29    20.16 &   397.34 r
  data arrival time                                                                                        397.34

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.72     172.72
  clock reconvergence pessimism                                                                   0.00     172.72
  clock uncertainty                                                                              50.00     222.72
  fifo1/data_mem_reg_1__49_/clk (d04fyj03yd0b0)                                                            222.72 r
  library hold time                                                             1.00              2.35     225.07
  data required time                                                                                       225.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.07
  data arrival time                                                                                       -397.34
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.27


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_24__44_/d (d04fyj03yd0b0)                -0.35    32.47     1.00    -0.18     8.68 &   386.34 r
  data arrival time                                                                                         386.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.98     161.98
  clock reconvergence pessimism                                                                    0.00     161.98
  clock uncertainty                                                                               50.00     211.98
  fifo1/data_mem_reg_24__44_/clk (d04fyj03yd0b0)                                                            211.98 r
  library hold time                                                              1.00              2.06     214.04
  data required time                                                                                        214.04
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.04
  data arrival time                                                                                        -386.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.29


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_25__60_/d (d04fyj03yd0b0)                 0.00    22.30     1.00     0.00    13.56 &   393.60 r
  data arrival time                                                                                         393.60

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.97     168.97
  clock reconvergence pessimism                                                                    0.00     168.97
  clock uncertainty                                                                               50.00     218.97
  fifo1/data_mem_reg_25__60_/clk (d04fyj03yd0b0)                                                            218.97 r
  library hold time                                                              1.00              2.33     221.30
  data required time                                                                                        221.30
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.30
  data arrival time                                                                                        -393.60
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.30


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_14__14_/d (d04fyj03yd0b0)                 0.00    40.28     1.00     0.00    18.46 &   386.39 r
  data arrival time                                                                                         386.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.18     162.18
  clock reconvergence pessimism                                                                    0.00     162.18
  clock uncertainty                                                                               50.00     212.18
  fifo1/data_mem_reg_14__14_/clk (d04fyj03yd0b0)                                                            212.18 r
  library hold time                                                              1.00              1.87     214.05
  data required time                                                                                        214.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.05
  data arrival time                                                                                        -386.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.34


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_5__4_/d (d04fyj03yd0b0)                 0.00    32.12     1.00     0.00    16.56 &   382.08 r
  data arrival time                                                                                       382.08

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.64     157.64
  clock reconvergence pessimism                                                                  0.00     157.64
  clock uncertainty                                                                             50.00     207.64
  fifo1/data_mem_reg_5__4_/clk (d04fyj03yd0b0)                                                            207.64 r
  library hold time                                                            1.00              2.10     209.74
  data required time                                                                                      209.74
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      209.74
  data arrival time                                                                                      -382.08
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             172.34


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_10__6_/d (d04fyj03yd0c0)                -1.86    36.35     1.00    -0.19    23.20 &   385.93 r
  data arrival time                                                                                        385.93

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.00     162.00
  clock reconvergence pessimism                                                                   0.00     162.00
  clock uncertainty                                                                              50.00     212.00
  fifo1/data_mem_reg_10__6_/clk (d04fyj03yd0c0)                                                            212.00 r
  library hold time                                                             1.00              1.56     213.57
  data required time                                                                                       213.57
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.57
  data arrival time                                                                                       -385.93
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.36


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[46] (in)                                                       11.54                       6.20 &   339.53 r
  din1[46] (net)                               2     1.52 
  place326/a (d04bfn00ynud5)                                  0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                           9.46     1.00              9.43 &   349.14 r
  n327 (net)                                   2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                           -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                     4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                           32    24.17 
  fifo1/data_mem_reg_7__46_/d (d04fyj03yd0b0)                -0.38    46.27     1.00    -0.20    13.83 &   386.71 r
  data arrival time                                                                                        386.71

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.48     162.48
  clock reconvergence pessimism                                                                   0.00     162.48
  clock uncertainty                                                                              50.00     212.48
  fifo1/data_mem_reg_7__46_/clk (d04fyj03yd0b0)                                                            212.48 r
  library hold time                                                             1.00              1.86     214.34
  data required time                                                                                       214.34
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.34
  data arrival time                                                                                       -386.71
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.36


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[51] (in)                                                       12.48                       6.84 &   340.18 r
  din1[51] (net)                               2     1.69 
  place335/a (d04bfn00ynud5)                                 -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                          12.54     1.00             10.20 &   350.57 r
  n336 (net)                                   2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                           -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                     6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                            32    23.96 
  fifo1/data_mem_reg_5__51_/d (d04fyj03yd0b0)                 0.00    30.17     1.00     0.00     9.61 &   390.62 r
  data arrival time                                                                                        390.62

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.11     166.11
  clock reconvergence pessimism                                                                   0.00     166.11
  clock uncertainty                                                                              50.00     216.11
  fifo1/data_mem_reg_5__51_/clk (d04fyj03yd0b0)                                                            216.11 r
  library hold time                                                             1.00              2.13     218.24
  data required time                                                                                       218.24
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.24
  data arrival time                                                                                       -390.62
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.38


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_24__47_/d (d04fyj03yd0b0)                 0.00    20.84     1.00     0.00     7.67 &   386.83 r
  data arrival time                                                                                         386.83

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.03     162.03
  clock reconvergence pessimism                                                                    0.00     162.03
  clock uncertainty                                                                               50.00     212.03
  fifo1/data_mem_reg_24__47_/clk (d04fyj03yd0b0)                                                            212.03 r
  library hold time                                                              1.00              2.37     214.40
  data required time                                                                                        214.40
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.40
  data arrival time                                                                                        -386.83
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.43


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_19__17_/d (d04fyj03yd0b0)                 0.00    14.23     1.00     0.00     3.48 &   398.97 r
  data arrival time                                                                                         398.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.98     173.98
  clock reconvergence pessimism                                                                    0.00     173.98
  clock uncertainty                                                                               50.00     223.98
  fifo1/data_mem_reg_19__17_/clk (d04fyj03yd0b0)                                                            223.98 r
  library hold time                                                              1.00              2.56     226.54
  data required time                                                                                        226.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.54
  data arrival time                                                                                        -398.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.43


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[12] (in)                                                       15.53                       8.92 &   342.25 r
  din1[12] (net)                               2     2.27 
  place411/a (d04bfn00ynud5)                                 -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                           7.41     1.00              8.77 &   351.27 r
  n412 (net)                                   2     5.80 
  place1809/a (d04bfn00ynud5)                                -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                          6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                  1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                            0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                     5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                           32    22.74 
  fifo1/data_mem_reg_9__12_/d (d04fyj03yd0b0)                 0.00    16.05     1.00     0.00     2.00 &   383.19 r
  data arrival time                                                                                        383.19

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.28     158.28
  clock reconvergence pessimism                                                                   0.00     158.28
  clock uncertainty                                                                              50.00     208.28
  fifo1/data_mem_reg_9__12_/clk (d04fyj03yd0b0)                                                            208.28 r
  library hold time                                                             1.00              2.47     210.75
  data required time                                                                                       210.75
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.75
  data arrival time                                                                                       -383.19
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.45


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_22__47_/d (d04fyj03yd0b0)                 0.00    20.83     1.00     0.00     7.53 &   386.69 r
  data arrival time                                                                                         386.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.90     161.90
  clock reconvergence pessimism                                                                    0.00     161.90
  clock uncertainty                                                                               50.00     211.90
  fifo1/data_mem_reg_22__47_/clk (d04fyj03yd0b0)                                                            211.90 r
  library hold time                                                              1.00              2.31     214.22
  data required time                                                                                        214.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.22
  data arrival time                                                                                        -386.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.47


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_2__13_/d (d04fyj03yd0b0)                 0.00    59.21     1.00     0.00    32.62 &   397.80 r
  data arrival time                                                                                        397.80

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.22     172.22
  clock reconvergence pessimism                                                                   0.00     172.22
  clock uncertainty                                                                              50.00     222.22
  fifo1/data_mem_reg_2__13_/clk (d04fyj03yd0b0)                                                            222.22 r
  library hold time                                                             1.00              3.08     225.30
  data required time                                                                                       225.30
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.30
  data arrival time                                                                                       -397.80
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.49


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_23__60_/d (d04fyj03yd0b0)                 0.00    22.30     1.00     0.00    13.69 &   393.73 r
  data arrival time                                                                                         393.73

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.92     168.92
  clock reconvergence pessimism                                                                    0.00     168.92
  clock uncertainty                                                                               50.00     218.92
  fifo1/data_mem_reg_23__60_/clk (d04fyj03yd0b0)                                                            218.92 r
  library hold time                                                              1.00              2.31     221.23
  data required time                                                                                        221.23
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.23
  data arrival time                                                                                        -393.73
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.50


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[6] (in)                                                        11.85                       6.43 &   339.77 r
  din1[6] (net)                                2     1.59 
  route22/a (d04bfn00ynud5)                                  -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                            5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                  1     4.20 
  place404/a (d04bfn00yduo0)                                 -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                           8.57     1.00             10.92 &   362.73 r
  n405 (net)                                  40    43.70 
  fifo1/data_mem_reg_22__6_/d (d04fyj03yd0b0)                -1.86    36.33     1.00    -0.19    22.73 &   385.46 r
  data arrival time                                                                                        385.46

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.99     160.99
  clock reconvergence pessimism                                                                   0.00     160.99
  clock uncertainty                                                                              50.00     210.99
  fifo1/data_mem_reg_22__6_/clk (d04fyj03yd0b0)                                                            210.99 r
  library hold time                                                             1.00              1.94     212.93
  data required time                                                                                       212.93
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.93
  data arrival time                                                                                       -385.46
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.53


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_21__19_/d (d04fyj03yd0b0)                -0.53    35.80     1.00    -0.05    15.82 &   395.67 r
  data arrival time                                                                                         395.67

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.12     171.12
  clock reconvergence pessimism                                                                    0.00     171.12
  clock uncertainty                                                                               50.00     221.12
  fifo1/data_mem_reg_21__19_/clk (d04fyj03yd0b0)                                                            221.12 r
  library hold time                                                              1.00              2.00     223.13
  data required time                                                                                        223.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.13
  data arrival time                                                                                        -395.67
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.54


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[33] (in)                                                        12.94                       7.19 &   340.52 r
  din1[33] (net)                                2     1.79 
  place364/a (d04bfn00ynud5)                                  -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                            6.12     1.00              8.75 &   349.52 r
  n365 (net)                                    1     4.61 
  place365/a (d04bfn00yduo0)                                   0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                            5.06     1.00             10.57 &   364.64 r
  n366 (net)                                    9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                            -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                     11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                            10     9.13 
  fifo1/data_mem_reg_28__33_/d (d04fyj03yd0b0)                 0.00    18.19     1.00     0.00     6.62 &   395.68 r
  data arrival time                                                                                         395.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.68     170.68
  clock reconvergence pessimism                                                                    0.00     170.68
  clock uncertainty                                                                               50.00     220.68
  fifo1/data_mem_reg_28__33_/clk (d04fyj03yd0b0)                                                            220.68 r
  library hold time                                                              1.00              2.44     223.12
  data required time                                                                                        223.12
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.12
  data arrival time                                                                                        -395.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.56


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_23__20_/d (d04fyj03yd0b0)                -0.13    17.78     1.00    -0.07     1.08 &   385.55 r
  data arrival time                                                                                         385.55

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.52     160.52
  clock reconvergence pessimism                                                                    0.00     160.52
  clock uncertainty                                                                               50.00     210.52
  fifo1/data_mem_reg_23__20_/clk (d04fyj03yd0b0)                                                            210.52 r
  library hold time                                                              1.00              2.47     212.99
  data required time                                                                                        212.99
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.99
  data arrival time                                                                                        -385.55
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.56


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_17__7_/d (d04fyj03yd0b0)                -0.34    18.11     1.00    -0.04     6.08 &   382.17 r
  data arrival time                                                                                        382.17

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.17     157.17
  clock reconvergence pessimism                                                                   0.00     157.17
  clock uncertainty                                                                              50.00     207.17
  fifo1/data_mem_reg_17__7_/clk (d04fyj03yd0b0)                                                            207.17 r
  library hold time                                                             1.00              2.42     209.59
  data required time                                                                                       209.59
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       209.59
  data arrival time                                                                                       -382.17
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.58


  Startpoint: din0[20] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[20] (in)                                                       12.46                       6.84 &   340.17 r
  din0[20] (net)                               2     1.69 
  place526/a (d04bfn00ynud5)                                  0.00    12.47     1.00     0.00     0.25 &   340.42 r
  place526/o (d04bfn00ynud5)                                           7.37     1.00              8.63 &   349.05 r
  n527 (net)                                   1     7.97 
  place527/a (d04bfn00yduk0)                                 -2.90    26.83     1.00    -1.04    12.24 &   361.29 r
  place527/o (d04bfn00yduk0)                                           6.24     1.00             11.45 &   372.74 r
  n528 (net)                                   9    23.58 
  fifo0/place189/a (d04bfn00ynud5)                            0.00    16.72     1.00     0.00     8.04 &   380.78 r
  fifo0/place189/o (d04bfn00ynud5)                                    12.54     1.00             11.78 &   392.57 r
  fifo0/n11303 (net)                          10     9.81 
  fifo0/data_mem_reg_3__20_/d (d04fyj03yd0b0)                 0.00    15.24     1.00     0.00     2.76 &   395.32 r
  data arrival time                                                                                        395.32

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.21     170.21
  clock reconvergence pessimism                                                                   0.00     170.21
  clock uncertainty                                                                              50.00     220.21
  fifo0/data_mem_reg_3__20_/clk (d04fyj03yd0b0)                                                            220.21 r
  library hold time                                                             1.00              2.53     222.73
  data required time                                                                                       222.73
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.73
  data arrival time                                                                                       -395.32
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.59


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_13__17_/d (d04fyj03yd0b0)                 0.00     9.52     1.00     0.00     1.36 &   396.85 r
  data arrival time                                                                                         396.85

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.63     171.63
  clock reconvergence pessimism                                                                    0.00     171.63
  clock uncertainty                                                                               50.00     221.63
  fifo1/data_mem_reg_13__17_/clk (d04fyj03yd0b0)                                                            221.63 r
  library hold time                                                              1.00              2.63     224.26
  data required time                                                                                        224.26
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.26
  data arrival time                                                                                        -396.85
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.59


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_19__29_/d (d04fyj03yd0c0)                -1.00    59.22     1.00    -0.10    31.35 &   406.57 r
  data arrival time                                                                                         406.57

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.90     180.90
  clock reconvergence pessimism                                                                    0.00     180.90
  clock uncertainty                                                                               50.00     230.90
  fifo1/data_mem_reg_19__29_/clk (d04fyj03yd0c0)                                                            230.90 r
  library hold time                                                              1.00              3.07     233.97
  data required time                                                                                        233.97
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        233.97
  data arrival time                                                                                        -406.57
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.61


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_13__5_/d (d04fyj03yd0b0)                -0.82    58.58     1.00    -0.08    28.69 &   391.91 r
  data arrival time                                                                                        391.91

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.40     166.40
  clock reconvergence pessimism                                                                   0.00     166.40
  clock uncertainty                                                                              50.00     216.40
  fifo1/data_mem_reg_13__5_/clk (d04fyj03yd0b0)                                                            216.40 r
  library hold time                                                             1.00              2.87     219.27
  data required time                                                                                       219.27
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.27
  data arrival time                                                                                       -391.91
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.64


  Startpoint: din1[39] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[39] (in)                                                        13.22                       7.38 &   340.72 r
  din1[39] (net)                                2     1.84 
  place343/a (d04bfn00ynud5)                                  -0.20    13.24     1.00    -0.02     0.27 &   340.99 r
  place343/o (d04bfn00ynud5)                                            6.44     1.00              9.08 &   350.07 r
  n344 (net)                                    1     4.74 
  place344/a (d04bfn00yduk0)                                   0.00    10.24     1.00     0.00     4.03 &   354.10 r
  place344/o (d04bfn00yduk0)                                            4.60     1.00              9.18 &   363.28 r
  n345 (net)                                    2     8.51 
  fifo1/place141/a (d04bfn00ynue3)                            -0.62    13.30     1.00    -0.07     7.39 &   370.67 r
  fifo1/place141/o (d04bfn00ynue3)                                     14.10     1.00              9.80 &   380.47 r
  fifo1/n726 (net)                             32    25.95 
  fifo1/data_mem_reg_31__39_/d (d04fky00yd0b0)                -0.30    40.04     1.00    -0.16     4.98 &   385.45 r
  data arrival time                                                                                         385.45

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.25     163.25
  clock reconvergence pessimism                                                                    0.00     163.25
  clock uncertainty                                                                               50.00     213.25
  fifo1/data_mem_reg_31__39_/clk (d04fky00yd0b0)                                                            213.25 r
  library hold time                                                              1.00             -0.44     212.81
  data required time                                                                                        212.81
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.81
  data arrival time                                                                                        -385.45
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.64


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_2__58_/d (d04fyj03yd0b0)                 0.00    14.87     1.00     0.00     6.33 &   388.67 r
  data arrival time                                                                                        388.67

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.47     163.47
  clock reconvergence pessimism                                                                   0.00     163.47
  clock uncertainty                                                                              50.00     213.47
  fifo1/data_mem_reg_2__58_/clk (d04fyj03yd0b0)                                                            213.47 r
  library hold time                                                             1.00              2.55     216.02
  data required time                                                                                       216.02
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.02
  data arrival time                                                                                       -388.67
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.65


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_21__13_/d (d04fyj03yd0b0)                 0.00    58.91     1.00     0.00    31.18 &   396.35 r
  data arrival time                                                                                         396.35

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.64     170.64
  clock reconvergence pessimism                                                                    0.00     170.64
  clock uncertainty                                                                               50.00     220.64
  fifo1/data_mem_reg_21__13_/clk (d04fyj03yd0b0)                                                            220.64 r
  library hold time                                                              1.00              3.05     223.69
  data required time                                                                                        223.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.69
  data arrival time                                                                                        -396.35
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.67


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_13__29_/d (d04fyj03yd0b0)                -0.99    58.91     1.00    -0.10    29.98 &   405.20 r
  data arrival time                                                                                         405.20

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               179.52     179.52
  clock reconvergence pessimism                                                                    0.00     179.52
  clock uncertainty                                                                               50.00     229.52
  fifo1/data_mem_reg_13__29_/clk (d04fyj03yd0b0)                                                            229.52 r
  library hold time                                                              1.00              3.00     232.53
  data required time                                                                                        232.53
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.53
  data arrival time                                                                                        -405.20
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.67


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/data_mem_reg_30__25_/d (d04fyj03yd0b0)                -0.31    19.46     1.00    -0.03     9.02 &   398.77 r
  data arrival time                                                                                         398.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.68     173.68
  clock reconvergence pessimism                                                                    0.00     173.68
  clock uncertainty                                                                               50.00     223.68
  fifo1/data_mem_reg_30__25_/clk (d04fyj03yd0b0)                                                            223.68 r
  library hold time                                                              1.00              2.40     226.08
  data required time                                                                                        226.08
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.08
  data arrival time                                                                                        -398.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.69


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_0__60_/d (d04fyj03yd0b0)                 0.00     7.63     1.00     0.00     1.06 &   381.10 r
  data arrival time                                                                                        381.10

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              155.76     155.76
  clock reconvergence pessimism                                                                   0.00     155.76
  clock uncertainty                                                                              50.00     205.76
  fifo1/data_mem_reg_0__60_/clk (d04fyj03yd0b0)                                                            205.76 r
  library hold time                                                             1.00              2.64     208.40
  data required time                                                                                       208.40
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.40
  data arrival time                                                                                       -381.10
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.70


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_22__14_/d (d04fyj03yd0b0)                 0.00    41.14     1.00     0.00    23.63 &   391.55 r
  data arrival time                                                                                         391.55

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.00     167.00
  clock reconvergence pessimism                                                                    0.00     167.00
  clock uncertainty                                                                               50.00     217.00
  fifo1/data_mem_reg_22__14_/clk (d04fyj03yd0b0)                                                            217.00 r
  library hold time                                                              1.00              1.85     218.85
  data required time                                                                                        218.85
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.85
  data arrival time                                                                                        -391.55
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.70


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[52] (in)                                                        13.87                       7.81 &   341.14 r
  din1[52] (net)                                2     1.96 
  place337/a (d04bfn00ynud5)                                  -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                           10.95     1.00              9.88 &   351.35 r
  n338 (net)                                    2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                            -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                      8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                             32    24.40 
  fifo1/data_mem_reg_10__52_/d (d04fyj03yd0c0)                 0.00    41.94     1.00     0.00    10.22 &   393.60 r
  data arrival time                                                                                         393.60

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.29     169.29
  clock reconvergence pessimism                                                                    0.00     169.29
  clock uncertainty                                                                               50.00     219.29
  fifo1/data_mem_reg_10__52_/clk (d04fyj03yd0c0)                                                            219.29 r
  library hold time                                                              1.00              1.58     220.87
  data required time                                                                                        220.87
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.87
  data arrival time                                                                                        -393.60
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.73


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[29] (in)                                                       12.12                       6.66 &   339.99 r
  din1[29] (net)                               2     1.65 
  place356/a (d04bfn00ynue3)                                 -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                           7.20     1.00              9.40 &   349.55 r
  n357 (net)                                   2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                           -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                    12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                            32    23.80 
  fifo1/data_mem_reg_5__29_/d (d04fyj03yd0b0)                -0.99    58.94     1.00    -0.10    30.78 &   406.01 r
  data arrival time                                                                                        406.01

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              180.27     180.27
  clock reconvergence pessimism                                                                   0.00     180.27
  clock uncertainty                                                                              50.00     230.27
  fifo1/data_mem_reg_5__29_/clk (d04fyj03yd0b0)                                                            230.27 r
  library hold time                                                             1.00              2.99     233.25
  data required time                                                                                       233.25
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       233.25
  data arrival time                                                                                       -406.01
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.76


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_7__14_/d (d04fyj03yd0b0)                 0.00    41.09     1.00     0.00    24.49 &   392.41 r
  data arrival time                                                                                        392.41

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.77     167.77
  clock reconvergence pessimism                                                                   0.00     167.77
  clock uncertainty                                                                              50.00     217.77
  fifo1/data_mem_reg_7__14_/clk (d04fyj03yd0b0)                                                            217.77 r
  library hold time                                                             1.00              1.84     219.62
  data required time                                                                                       219.62
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.62
  data arrival time                                                                                       -392.41
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.79


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_15__21_/d (d04fyj03yd0b0)                 0.00    33.61     1.00     0.00    14.29 &   402.89 r
  data arrival time                                                                                         402.89

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               178.02     178.02
  clock reconvergence pessimism                                                                    0.00     178.02
  clock uncertainty                                                                               50.00     228.02
  fifo1/data_mem_reg_15__21_/clk (d04fyj03yd0b0)                                                            228.02 r
  library hold time                                                              1.00              2.05     230.07
  data required time                                                                                        230.07
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        230.07
  data arrival time                                                                                        -402.89
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.81


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[4] (in)                                                        11.42                       6.46 &   339.79 r
  din1[4] (net)                                2     1.59 
  post_place465/a (d04inn00yn0b5)                            -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                     7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                  1     2.98 
  post_place466/a (d04inn00ynud0)                            -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                     6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                  1     3.77 
  place426/a (d04bfn00yduo0)                                  0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                           8.56     1.00             10.62 &   365.52 r
  n427 (net)                                  40    42.49 
  fifo1/data_mem_reg_19__4_/d (d04fyj03yd0c0)                 0.00    31.71     1.00     0.00    16.24 &   381.76 r
  data arrival time                                                                                        381.76

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.30     157.30
  clock reconvergence pessimism                                                                   0.00     157.30
  clock uncertainty                                                                              50.00     207.30
  fifo1/data_mem_reg_19__4_/clk (d04fyj03yd0c0)                                                            207.30 r
  library hold time                                                             1.00              1.61     208.92
  data required time                                                                                       208.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.92
  data arrival time                                                                                       -381.76
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.85


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                            -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                      5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                           29    21.40 
  fifo1/data_mem_reg_7__61_/d (d04fyj03yd0b0)                 0.00    25.22     1.00     0.00    13.33 &   383.37 f
  data arrival time                                                                                        383.37

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.17     165.17
  clock reconvergence pessimism                                                                   0.00     165.17
  clock uncertainty                                                                              50.00     215.17
  fifo1/data_mem_reg_7__61_/clk (d04fyj03yd0b0)                                                            215.17 r
  library hold time                                                             1.00             -4.64     210.53
  data required time                                                                                       210.53
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.53
  data arrival time                                                                                       -383.37
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              172.85


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[50] (in)                                                        11.79                       6.39 &   339.73 r
  din1[50] (net)                                2     1.57 
  route13/a (d04bfn00ynud5)                                   -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                             4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                   2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                             0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                      8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                              2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                             -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                       7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                            31    24.80 
  fifo1/data_mem_reg_29__50_/d (d04fyj03yd0b0)                 0.00    12.46     1.00     0.00     3.40 &   396.91 r
  data arrival time                                                                                         396.91

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.35     171.35
  clock reconvergence pessimism                                                                    0.00     171.35
  clock uncertainty                                                                               50.00     221.35
  fifo1/data_mem_reg_29__50_/clk (d04fyj03yd0b0)                                                            221.35 r
  library hold time                                                              1.00              2.60     223.95
  data required time                                                                                        223.95
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.95
  data arrival time                                                                                        -396.91
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               172.96


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_18__5_/d (d04fyj03yd0c0)                -0.81    58.18     1.00    -0.08    27.53 &   390.75 r
  data arrival time                                                                                        390.75

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.00     165.00
  clock reconvergence pessimism                                                                   0.00     165.00
  clock uncertainty                                                                              50.00     215.00
  fifo1/data_mem_reg_18__5_/clk (d04fyj03yd0c0)                                                            215.00 r
  library hold time                                                             1.00              2.75     217.75
  data required time                                                                                       217.75
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.75
  data arrival time                                                                                       -390.75
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.00


  Startpoint: din0[39] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[39] (in)                                                       18.85                      11.12 &   344.46 r
  din0[39] (net)                               2     2.90 
  place467/a (d04bfn00ynue3)                                 -2.65    18.94     1.00    -1.89    -0.98 &   343.48 r
  place467/o (d04bfn00ynue3)                                           6.99     1.00              9.57 &   353.05 r
  n468 (net)                                   2    11.92 
  fifo0/place160/a (d04bfn00ynud5)                           -2.28    39.99     1.00    -0.23    22.53 &   375.58 r
  fifo0/place160/o (d04bfn00ynud5)                                     7.67     1.00             10.88 &   386.46 r
  fifo0/n616 (net)                             6     4.97 
  fifo0/data_mem_reg_7__39_/d (d04fyj03yd0b0)                 0.00     9.59     1.00     0.00     2.57 &   389.03 r
  data arrival time                                                                                        389.03

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.34     163.34
  clock reconvergence pessimism                                                                   0.00     163.34
  clock uncertainty                                                                              50.00     213.34
  fifo0/data_mem_reg_7__39_/clk (d04fyj03yd0b0)                                                            213.34 r
  library hold time                                                             1.00              2.69     216.03
  data required time                                                                                       216.03
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.03
  data arrival time                                                                                       -389.03
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.01


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[26] (in)                                                       11.85                       6.99 &   340.33 r
  din1[26] (net)                               2     1.74 
  route1219/a (d04inn00yn0b5)                                -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                        10.43     1.00              6.84 &   347.05 f
  n382 (net)                                   1     5.25 
  route1220/a (d04inn00ynuf5)                                -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                         9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                 3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                           -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                    14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                           32    23.22 
  fifo1/data_mem_reg_6__26_/d (d04fyj03yd0b0)                -0.65    42.40     1.00    -0.07    10.94 &   398.82 r
  data arrival time                                                                                        398.82

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.01     174.01
  clock reconvergence pessimism                                                                   0.00     174.01
  clock uncertainty                                                                              50.00     224.01
  fifo1/data_mem_reg_6__26_/clk (d04fyj03yd0b0)                                                            224.01 r
  library hold time                                                             1.00              1.80     225.81
  data required time                                                                                       225.81
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.81
  data arrival time                                                                                       -398.82
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.01


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[10] (in)                                                       11.97                       6.51 &   339.84 r
  din1[10] (net)                               2     1.60 
  route11/a (d04bfn00ynud5)                                   0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                            6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                  1     4.97 
  place408/a (d04bfn00yduk0)                                 -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                           4.55     1.00              9.39 &   363.13 r
  n409 (net)                                   3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                           -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                    11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                           17    12.97 
  fifo1/data_mem_reg_1__10_/d (d04fyj03yd0b0)                -0.36    21.86     1.00    -0.04    10.79 &   389.20 r
  data arrival time                                                                                        389.20

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.88     163.88
  clock reconvergence pessimism                                                                   0.00     163.88
  clock uncertainty                                                                              50.00     213.88
  fifo1/data_mem_reg_1__10_/clk (d04fyj03yd0b0)                                                            213.88 r
  library hold time                                                             1.00              2.30     216.18
  data required time                                                                                       216.18
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.18
  data arrival time                                                                                       -389.20
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.02


  Startpoint: din0[22] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_12__22_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[22] (in)                                                        13.04                       7.25 &   340.58 r
  din0[22] (net)                                2     1.80 
  place498/a (d04bfn00ynud5)                                   0.00    13.05     1.00     0.00     0.27 &   340.85 r
  place498/o (d04bfn00ynud5)                                            6.27     1.00              8.79 &   349.65 r
  n499 (net)                                    1     4.96 
  place499/a (d04bfn00yduk0)                                  -1.15    12.46     1.00    -0.13     5.06 &   354.71 r
  place499/o (d04bfn00yduk0)                                            4.98     1.00              9.63 &   364.33 r
  n500 (net)                                    2    14.97 
  fifo0/place175/a (d04bfn00yduk0)                            -0.69    39.92     1.00    -0.07    22.51 &   386.84 r
  fifo0/place175/o (d04bfn00yduk0)                                      5.35     1.00             11.81 &   398.65 r
  fifo0/n840 (net)                             32    26.22 
  fifo0/data_mem_reg_12__22_/d (d04fyj03yd0c0)                -0.18    27.12     1.00    -0.09     3.29 &   401.94 r
  data arrival time                                                                                         401.94

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               177.21     177.21
  clock reconvergence pessimism                                                                    0.00     177.21
  clock uncertainty                                                                               50.00     227.21
  fifo0/data_mem_reg_12__22_/clk (d04fyj03yd0c0)                                                            227.21 r
  library hold time                                                              1.00              1.70     228.91
  data required time                                                                                        228.91
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.91
  data arrival time                                                                                        -401.94
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.03


  Startpoint: din1[43] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__43_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[43] (in)                                                        12.85                       7.13 &   340.47 r
  din1[43] (net)                                2     1.78 
  place351/a (d04bfn00ynud5)                                  -0.28    12.87     1.00    -0.03     0.31 &   340.78 r
  place351/o (d04bfn00ynud5)                                            6.11     1.00              9.17 &   349.94 r
  n352 (net)                                    1     4.47 
  place352/a (d04bfn00yduo0)                                   0.00     8.91     1.00     0.00     3.21 &   353.16 r
  place352/o (d04bfn00yduo0)                                            4.69     1.00             10.07 &   363.22 r
  n353 (net)                                    9    22.57 
  fifo1/place145/a (d04bfn00lduk0)                            -0.26    19.74     1.00    -0.03     9.00 &   372.22 r
  fifo1/place145/o (d04bfn00lduk0)                                      6.38     1.00             13.53 &   385.75 r
  fifo1/n741 (net)                             32    25.08 
  fifo1/data_mem_reg_12__43_/d (d04fyj03yd0b0)                 0.00    25.11     1.00     0.00     3.20 &   388.95 r
  data arrival time                                                                                         388.95

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.65     163.65
  clock reconvergence pessimism                                                                    0.00     163.65
  clock uncertainty                                                                               50.00     213.65
  fifo1/data_mem_reg_12__43_/clk (d04fyj03yd0b0)                                                            213.65 r
  library hold time                                                              1.00              2.26     215.90
  data required time                                                                                        215.90
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.90
  data arrival time                                                                                        -388.95
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.05


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[45] (in)                                                        9.57                       5.19 &   338.52 r
  din1[45] (net)                               2     1.26 
  route68/a (d04bfn00ynub5)                                  -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                            8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                  1     3.22 
  place324/a (d04bfn00ynue3)                                  0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                           7.76     1.00              9.64 &   360.66 r
  n325 (net)                                   2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                            0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                     4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                            32    23.10 
  fifo1/data_mem_reg_9__45_/d (d04fyj03yd0b0)                 0.00    40.05     1.00     0.00    12.08 &   394.16 r
  data arrival time                                                                                        394.16

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.26     169.26
  clock reconvergence pessimism                                                                   0.00     169.26
  clock uncertainty                                                                              50.00     219.26
  fifo1/data_mem_reg_9__45_/clk (d04fyj03yd0b0)                                                            219.26 r
  library hold time                                                             1.00              1.85     221.11
  data required time                                                                                       221.11
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.11
  data arrival time                                                                                       -394.16
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.05


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_23__63_/d (d04fyj03yd0c0)                -4.50    68.92     1.00    -0.94    32.03 &   393.79 r
  data arrival time                                                                                         393.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.01     167.01
  clock reconvergence pessimism                                                                    0.00     167.01
  clock uncertainty                                                                               50.00     217.01
  fifo1/data_mem_reg_23__63_/clk (d04fyj03yd0c0)                                                            217.01 r
  library hold time                                                              1.00              3.71     220.73
  data required time                                                                                        220.73
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.73
  data arrival time                                                                                        -393.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.06


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[3] (in)                                                       15.73                       9.08 &   342.41 r
  din0[3] (net)                               2     2.32 
  place554/a (d04bfn00ynue3)                                 0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                          7.19     1.00              9.77 &   352.73 r
  n555 (net)                                  2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                          -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                   14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                          32    22.71 
  fifo0/data_mem_reg_7__3_/d (d04fyj03yd0c0)                 0.00    31.88     1.00     0.00     5.15 &   386.31 r
  data arrival time                                                                                       386.31

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             161.60     161.60
  clock reconvergence pessimism                                                                  0.00     161.60
  clock uncertainty                                                                             50.00     211.60
  fifo0/data_mem_reg_7__3_/clk (d04fyj03yd0c0)                                                            211.60 r
  library hold time                                                            1.00              1.65     213.25
  data required time                                                                                      213.25
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      213.25
  data arrival time                                                                                      -386.31
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             173.06


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_0__8_/d (d04fyj03yd0b0)                -2.93    57.26     1.00    -0.30    36.14 &   399.55 r
  data arrival time                                                                                       399.55

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             173.52     173.52
  clock reconvergence pessimism                                                                  0.00     173.52
  clock uncertainty                                                                             50.00     223.52
  fifo1/data_mem_reg_0__8_/clk (d04fyj03yd0b0)                                                            223.52 r
  library hold time                                                            1.00              2.97     226.49
  data required time                                                                                      226.49
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.49
  data arrival time                                                                                      -399.55
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             173.07


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_11__11_/d (d04fyj03yd0b0)                 0.00    36.29     1.00     0.00    17.27 &   396.00 r
  data arrival time                                                                                         396.00

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.98     170.98
  clock reconvergence pessimism                                                                    0.00     170.98
  clock uncertainty                                                                               50.00     220.98
  fifo1/data_mem_reg_11__11_/clk (d04fyj03yd0b0)                                                            220.98 r
  library hold time                                                              1.00              1.94     222.92
  data required time                                                                                        222.92
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.92
  data arrival time                                                                                        -396.00
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.07


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_2__36_/d (d04fyj03yd0b0)                -1.81    43.43     1.00    -0.19    22.46 &   391.78 r
  data arrival time                                                                                        391.78

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.98     166.98
  clock reconvergence pessimism                                                                   0.00     166.98
  clock uncertainty                                                                              50.00     216.98
  fifo0/data_mem_reg_2__36_/clk (d04fyj03yd0b0)                                                            216.98 r
  library hold time                                                             1.00              1.73     218.71
  data required time                                                                                       218.71
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.71
  data arrival time                                                                                       -391.78
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.07


  Startpoint: din1[4] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__4_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[4] (in)                                                       11.42                       6.46 &   339.79 r
  din1[4] (net)                               2     1.59 
  post_place465/a (d04inn00yn0b5)                           -0.17    11.43     1.00    -0.02     0.18 &   339.98 r
  post_place465/o1 (d04inn00yn0b5)                                    7.42     1.00              5.08 &   345.06 f
  n3546 (net)                                 1     2.98 
  post_place466/a (d04inn00ynud0)                           -0.44     8.62     1.00    -0.06     1.92 &   346.98 f
  post_place466/o1 (d04inn00ynud0)                                    6.11     1.00              5.40 &   352.38 r
  n3547 (net)                                 1     3.77 
  place426/a (d04bfn00yduo0)                                 0.00     8.32     1.00     0.00     2.52 &   354.90 r
  place426/o (d04bfn00yduo0)                                          8.56     1.00             10.62 &   365.52 r
  n427 (net)                                 40    42.49 
  fifo1/data_mem_reg_4__4_/d (d04fyj03yd0c0)                 0.00    32.09     1.00     0.00    16.25 &   381.77 r
  data arrival time                                                                                       381.77

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.07     157.07
  clock reconvergence pessimism                                                                  0.00     157.07
  clock uncertainty                                                                             50.00     207.07
  fifo1/data_mem_reg_4__4_/clk (d04fyj03yd0c0)                                                            207.07 r
  library hold time                                                            1.00              1.61     208.68
  data required time                                                                                      208.68
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      208.68
  data arrival time                                                                                      -381.77
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             173.09


  Startpoint: din0[20] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[20] (in)                                                        12.46                       6.84 &   340.17 r
  din0[20] (net)                                2     1.69 
  place526/a (d04bfn00ynud5)                                   0.00    12.47     1.00     0.00     0.25 &   340.42 r
  place526/o (d04bfn00ynud5)                                            7.37     1.00              8.63 &   349.05 r
  n527 (net)                                    1     7.97 
  place527/a (d04bfn00yduk0)                                  -2.90    26.83     1.00    -1.04    12.24 &   361.29 r
  place527/o (d04bfn00yduk0)                                            6.24     1.00             11.45 &   372.74 r
  n528 (net)                                    9    23.58 
  fifo0/place189/a (d04bfn00ynud5)                             0.00    16.72     1.00     0.00     8.04 &   380.78 r
  fifo0/place189/o (d04bfn00ynud5)                                     12.54     1.00             11.78 &   392.57 r
  fifo0/n11303 (net)                           10     9.81 
  fifo0/data_mem_reg_11__20_/d (d04fyj03yd0b0)                 0.00    15.51     1.00     0.00     3.57 &   396.14 r
  data arrival time                                                                                         396.14

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.53     170.53
  clock reconvergence pessimism                                                                    0.00     170.53
  clock uncertainty                                                                               50.00     220.53
  fifo0/data_mem_reg_11__20_/clk (d04fyj03yd0b0)                                                            220.53 r
  library hold time                                                              1.00              2.46     222.99
  data required time                                                                                        222.99
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.99
  data arrival time                                                                                        -396.14
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.15


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_9__9_/d (d04fyj03yd0b0)                -1.20    38.29     1.00    -0.12    17.61 &   382.85 r
  data arrival time                                                                                       382.85

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.76     157.76
  clock reconvergence pessimism                                                                  0.00     157.76
  clock uncertainty                                                                             50.00     207.76
  fifo1/data_mem_reg_9__9_/clk (d04fyj03yd0b0)                                                            207.76 r
  library hold time                                                            1.00              1.91     209.67
  data required time                                                                                      209.67
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      209.67
  data arrival time                                                                                      -382.85
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             173.18


  Startpoint: din1[59] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__59_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[59] (in)                                                         6.44                       4.57 &   337.91 f
  din1[59] (net)                                2     2.12 
  route1212/a (d04inn00ynuc5)                                  0.00     6.50     1.00     0.00     0.45 &   338.36 f
  route1212/o1 (d04inn00ynuc5)                                         10.33     1.00              6.53 &   344.88 r
  n322 (net)                                    1     5.16 
  route1211/a (d04inn00ynuh5)                                  0.00    13.11     1.00     0.00     3.55 &   348.43 r
  route1211/o1 (d04inn00ynuh5)                                         13.34     1.00              5.15 &   353.58 f
  n11081 (net)                                 40    40.31 
  fifo1/data_mem_reg_31__59_/d (d04fky00yd0b0)                -0.29    36.50     1.00    -0.16    17.38 &   370.96 f
  data arrival time                                                                                         370.96

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               152.65     152.65
  clock reconvergence pessimism                                                                    0.00     152.65
  clock uncertainty                                                                               50.00     202.65
  fifo1/data_mem_reg_31__59_/clk (d04fky00yd0b0)                                                            202.65 r
  library hold time                                                              1.00             -4.91     197.74
  data required time                                                                                        197.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        197.74
  data arrival time                                                                                        -370.96
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.22


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[0] (in)                                                        12.45                       6.84 &   340.17 r
  din1[0] (net)                                2     1.70 
  place419/a (d04bfn00ynud5)                                 -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                           8.63     1.00              8.84 &   349.30 r
  n420 (net)                                   2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                            0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                     5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                           32    25.89 
  fifo1/data_mem_reg_22__0_/d (d04fyj03yd0c0)                -0.35    38.69     1.00    -0.18     8.26 &   384.97 r
  data arrival time                                                                                        384.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.16     160.16
  clock reconvergence pessimism                                                                   0.00     160.16
  clock uncertainty                                                                              50.00     210.16
  fifo1/data_mem_reg_22__0_/clk (d04fyj03yd0c0)                                                            210.16 r
  library hold time                                                             1.00              1.58     211.74
  data required time                                                                                       211.74
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.74
  data arrival time                                                                                       -384.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.24


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_21__11_/d (d04fyj03yd0b0)                 0.00    36.30     1.00     0.00    17.05 &   395.78 r
  data arrival time                                                                                         395.78

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.58     170.58
  clock reconvergence pessimism                                                                    0.00     170.58
  clock uncertainty                                                                               50.00     220.58
  fifo1/data_mem_reg_21__11_/clk (d04fyj03yd0b0)                                                            220.58 r
  library hold time                                                              1.00              1.95     222.53
  data required time                                                                                        222.53
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.53
  data arrival time                                                                                        -395.78
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.25


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[52] (in)                                                       13.87                       7.81 &   341.14 r
  din1[52] (net)                               2     1.96 
  place337/a (d04bfn00ynud5)                                 -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                          10.95     1.00              9.88 &   351.35 r
  n338 (net)                                   2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                           -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                     8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                            32    24.40 
  fifo1/data_mem_reg_4__52_/d (d04fyj03yd0b0)                 0.00    14.16     1.00     0.00     1.80 &   385.19 r
  data arrival time                                                                                        385.19

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.42     159.42
  clock reconvergence pessimism                                                                   0.00     159.42
  clock uncertainty                                                                              50.00     209.42
  fifo1/data_mem_reg_4__52_/clk (d04fyj03yd0b0)                                                            209.42 r
  library hold time                                                             1.00              2.50     211.92
  data required time                                                                                       211.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.92
  data arrival time                                                                                       -385.19
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.26


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_13__13_/d (d04fyj03yd0b0)                 0.00    54.73     1.00     0.00    19.75 &   384.93 r
  data arrival time                                                                                         384.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.95     158.95
  clock reconvergence pessimism                                                                    0.00     158.95
  clock uncertainty                                                                               50.00     208.95
  fifo1/data_mem_reg_13__13_/clk (d04fyj03yd0b0)                                                            208.95 r
  library hold time                                                              1.00              2.63     211.58
  data required time                                                                                        211.58
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.58
  data arrival time                                                                                        -384.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.35


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[16] (in)                                                        12.96                       7.21 &   340.54 r
  din1[16] (net)                                2     1.80 
  route16/a (d04bfn00ynud5)                                   -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                             5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                   1     3.33 
  place393/a (d04bfn00yduk0)                                   0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                            4.10     1.00              8.39 &   360.17 r
  n394 (net)                                    2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                             0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                      9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                            10     9.73 
  fifo1/data_mem_reg_25__16_/d (d04fyj03yd0b0)                 0.00    18.59     1.00     0.00     6.35 &   393.42 r
  data arrival time                                                                                         393.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.61     167.61
  clock reconvergence pessimism                                                                    0.00     167.61
  clock uncertainty                                                                               50.00     217.61
  fifo1/data_mem_reg_25__16_/clk (d04fyj03yd0b0)                                                            217.61 r
  library hold time                                                              1.00              2.45     220.06
  data required time                                                                                        220.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.06
  data arrival time                                                                                        -393.42
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.36


  Startpoint: din1[48] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__48_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[48] (in)                                                        12.38                       6.79 &   340.13 r
  din1[48] (net)                                2     1.68 
  place328/a (d04bfn00ynud5)                                  -0.23    12.39     1.00    -0.03     0.26 &   340.38 r
  place328/o (d04bfn00ynud5)                                            7.05     1.00              9.61 &   350.00 r
  n329 (net)                                    2     5.33 
  place1790/a (d04inn00ynub3)                                  0.00     7.25     1.00     0.00     0.40 &   350.40 r
  place1790/o1 (d04inn00ynub3)                                          5.15     1.00              5.05 &   355.46 f
  n2828 (net)                                   1     1.83 
  place1791/a (d04inn00ynud0)                                 -0.23     5.22     1.00    -0.04     0.39 &   355.84 f
  place1791/o1 (d04inn00ynud0)                                          7.47     1.00              4.23 &   360.07 r
  n2829 (net)                                   1     8.48 
  fifo1/place134/a (d04bfn00yduk0)                            -5.59    31.27     1.00    -2.99    13.02 &   373.09 r
  fifo1/place134/o (d04bfn00yduk0)                                      5.33     1.00             11.21 &   384.30 r
  fifo1/n670 (net)                             32    24.83 
  fifo1/data_mem_reg_19__48_/d (d04fyj03yd0b0)                -0.22    15.05     1.00    -0.02     1.59 &   385.88 r
  data arrival time                                                                                         385.88

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.98     159.98
  clock reconvergence pessimism                                                                    0.00     159.98
  clock uncertainty                                                                               50.00     209.98
  fifo1/data_mem_reg_19__48_/clk (d04fyj03yd0b0)                                                            209.98 r
  library hold time                                                              1.00              2.53     212.51
  data required time                                                                                        212.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.51
  data arrival time                                                                                        -385.88
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.37


  Startpoint: din0[20] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[20] (in)                                                        12.46                       6.84 &   340.17 r
  din0[20] (net)                                2     1.69 
  place526/a (d04bfn00ynud5)                                   0.00    12.47     1.00     0.00     0.25 &   340.42 r
  place526/o (d04bfn00ynud5)                                            7.37     1.00              8.63 &   349.05 r
  n527 (net)                                    1     7.97 
  place527/a (d04bfn00yduk0)                                  -2.90    26.83     1.00    -1.04    12.24 &   361.29 r
  place527/o (d04bfn00yduk0)                                            6.24     1.00             11.45 &   372.74 r
  n528 (net)                                    9    23.58 
  fifo0/place189/a (d04bfn00ynud5)                             0.00    16.72     1.00     0.00     8.04 &   380.78 r
  fifo0/place189/o (d04bfn00ynud5)                                     12.54     1.00             11.78 &   392.57 r
  fifo0/n11303 (net)                           10     9.81 
  fifo0/data_mem_reg_19__20_/d (d04fyj03yd0b0)                 0.00    15.63     1.00     0.00     4.25 &   396.81 r
  data arrival time                                                                                         396.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.96     170.96
  clock reconvergence pessimism                                                                    0.00     170.96
  clock uncertainty                                                                               50.00     220.96
  fifo0/data_mem_reg_19__20_/clk (d04fyj03yd0b0)                                                            220.96 r
  library hold time                                                              1.00              2.47     223.43
  data required time                                                                                        223.43
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.43
  data arrival time                                                                                        -396.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.39


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_25__12_/d (d04fyj03yd0b0)                 0.00    32.32     1.00     0.00    14.73 &   395.92 r
  data arrival time                                                                                         395.92

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.46     170.46
  clock reconvergence pessimism                                                                    0.00     170.46
  clock uncertainty                                                                               50.00     220.46
  fifo1/data_mem_reg_25__12_/clk (d04fyj03yd0b0)                                                            220.46 r
  library hold time                                                              1.00              2.07     222.52
  data required time                                                                                        222.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.52
  data arrival time                                                                                        -395.92
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.40


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_29__44_/d (d04fyj03yd0b0)                -0.42    38.61     1.00    -0.21    20.06 &   397.72 r
  data arrival time                                                                                         397.72

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.36     172.36
  clock reconvergence pessimism                                                                    0.00     172.36
  clock uncertainty                                                                               50.00     222.36
  fifo1/data_mem_reg_29__44_/clk (d04fyj03yd0b0)                                                            222.36 r
  library hold time                                                              1.00              1.91     224.27
  data required time                                                                                        224.27
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.27
  data arrival time                                                                                        -397.72
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.45


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_14__11_/d (d04fyj03yd0b0)                 0.00    30.36     1.00     0.00     6.90 &   385.62 r
  data arrival time                                                                                         385.62

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.08     160.08
  clock reconvergence pessimism                                                                    0.00     160.08
  clock uncertainty                                                                               50.00     210.08
  fifo1/data_mem_reg_14__11_/clk (d04fyj03yd0b0)                                                            210.08 r
  library hold time                                                              1.00              2.09     212.17
  data required time                                                                                        212.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.17
  data arrival time                                                                                        -385.62
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.45


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_1__6_/d (d04fyj03yd0b0)                 0.00    27.84     1.00     0.00     8.06 &   388.93 r
  data arrival time                                                                                       388.93

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             163.30     163.30
  clock reconvergence pessimism                                                                  0.00     163.30
  clock uncertainty                                                                             50.00     213.30
  fifo0/data_mem_reg_1__6_/clk (d04fyj03yd0b0)                                                            213.30 r
  library hold time                                                            1.00              2.13     215.43
  data required time                                                                                      215.43
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      215.43
  data arrival time                                                                                      -388.93
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             173.50


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_31__55_/d (d04fky00yd0b0)                -0.37    18.91     1.00    -0.04     7.30 &   387.88 r
  data arrival time                                                                                         387.88

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.96     163.96
  clock reconvergence pessimism                                                                    0.00     163.96
  clock uncertainty                                                                               50.00     213.96
  fifo1/data_mem_reg_31__55_/clk (d04fky00yd0b0)                                                            213.96 r
  library hold time                                                              1.00              0.42     214.38
  data required time                                                                                        214.38
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.38
  data arrival time                                                                                        -387.88
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.50


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_24__61_/d (d04fyj03yd0b0)                 0.00    25.17     1.00     0.00    13.15 &   383.19 f
  data arrival time                                                                                         383.19

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.35     164.35
  clock reconvergence pessimism                                                                    0.00     164.35
  clock uncertainty                                                                               50.00     214.35
  fifo1/data_mem_reg_24__61_/clk (d04fyj03yd0b0)                                                            214.35 r
  library hold time                                                              1.00             -4.67     209.68
  data required time                                                                                        209.68
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.68
  data arrival time                                                                                        -383.19
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.51


  Startpoint: test_si13 (input port clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 f
  test_si13 (in)                                                                         15.61                       7.22 &   340.55 f
  test_si13 (net)                                                 2     6.25 
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/si (d04fyj03nd0c0)                -5.20    24.01     1.00    -3.09     8.34 &   348.89 f
  data arrival time                                                                                                           348.89

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 143.46     143.46
  clock reconvergence pessimism                                                                                      0.00     143.46
  clock uncertainty                                                                                                 50.00     193.46
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/clk (d04fyj03nd0c0)                                                             193.46 r
  library hold time                                                                                1.00            -18.08     175.38
  data required time                                                                                                          175.38
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          175.38
  data arrival time                                                                                                          -348.89
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 173.51


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_19__19_/d (d04fyj03yd0b0)                -0.54    36.48     1.00    -0.06    19.63 &   399.48 r
  data arrival time                                                                                         399.48

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.95     173.95
  clock reconvergence pessimism                                                                    0.00     173.95
  clock uncertainty                                                                               50.00     223.95
  fifo1/data_mem_reg_19__19_/clk (d04fyj03yd0b0)                                                            223.95 r
  library hold time                                                              1.00              1.98     225.93
  data required time                                                                                        225.93
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.93
  data arrival time                                                                                        -399.48
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.54


  Startpoint: din0[42] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[42] (in)                                                       11.51                       6.24 &   339.57 r
  din0[42] (net)                               2     1.53 
  place473/a (d04bfn00ynue3)                                  0.00    11.52     1.00     0.00     0.20 &   339.77 r
  place473/o (d04bfn00ynue3)                                           7.00     1.00              9.35 &   349.12 r
  n474 (net)                                   2     7.28 
  post_place524/a (d04bfn00yduk0)                            -1.09    15.81     1.00    -0.12     7.27 &   356.39 r
  post_place524/o (d04bfn00yduk0)                                      5.75     1.00             10.38 &   366.77 r
  n3608 (net)                                  4    14.08 
  fifo0/place163/a (d04bfn00yduk0)                           -3.78    26.43     1.00    -1.52    12.45 &   379.22 r
  fifo0/place163/o (d04bfn00yduk0)                                     5.87     1.00             10.97 &   390.19 r
  fifo0/n625 (net)                            32    24.71 
  fifo0/data_mem_reg_8__42_/d (d04fyj03yd0b0)                -0.27    25.46     1.00    -0.14     3.72 &   393.91 r
  data arrival time                                                                                        393.91

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.08     168.08
  clock reconvergence pessimism                                                                   0.00     168.08
  clock uncertainty                                                                              50.00     218.08
  fifo0/data_mem_reg_8__42_/clk (d04fyj03yd0b0)                                                            218.08 r
  library hold time                                                             1.00              2.27     220.36
  data required time                                                                                       220.36
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.36
  data arrival time                                                                                       -393.91
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.55


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/data_mem_reg_24__55_/d (d04fyj03yd0b0)                -0.37    18.90     1.00    -0.04     7.29 &   387.87 r
  data arrival time                                                                                         387.87

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.88     161.88
  clock reconvergence pessimism                                                                    0.00     161.88
  clock uncertainty                                                                               50.00     211.88
  fifo1/data_mem_reg_24__55_/clk (d04fyj03yd0b0)                                                            211.88 r
  library hold time                                                              1.00              2.42     214.30
  data required time                                                                                        214.30
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.30
  data arrival time                                                                                        -387.87
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.57


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_8__58_/d (d04fyj03yd0b0)                 0.00    17.16     1.00     0.00     7.40 &   389.74 r
  data arrival time                                                                                        389.74

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.68     163.68
  clock reconvergence pessimism                                                                   0.00     163.68
  clock uncertainty                                                                              50.00     213.68
  fifo1/data_mem_reg_8__58_/clk (d04fyj03yd0b0)                                                            213.68 r
  library hold time                                                             1.00              2.49     216.17
  data required time                                                                                       216.17
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.17
  data arrival time                                                                                       -389.74
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.58


  Startpoint: din1[53] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__53_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[53] (in)                                                        11.94                       6.48 &   339.81 r
  din1[53] (net)                                2     1.60 
  place309/a (d04bfn00ynud5)                                   0.00    11.95     1.00     0.00     0.25 &   340.06 r
  place309/o (d04bfn00ynud5)                                            8.49     1.00              9.32 &   349.38 r
  n310 (net)                                    2    13.21 
  fifo1/place126/a (d04bfn00yn0e0)                            -6.92    51.54     1.00    -3.08    29.27 &   378.65 r
  fifo1/place126/o (d04bfn00yn0e0)                                     12.06     1.00             12.53 &   391.17 r
  fifo1/n450 (net)                             11     9.06 
  fifo1/data_mem_reg_15__53_/d (d04fyj03yd0b0)                -0.28    16.98     1.00    -0.03     3.27 &   394.44 r
  data arrival time                                                                                         394.44

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.32     168.32
  clock reconvergence pessimism                                                                    0.00     168.32
  clock uncertainty                                                                               50.00     218.32
  fifo1/data_mem_reg_15__53_/clk (d04fyj03yd0b0)                                                            218.32 r
  library hold time                                                              1.00              2.50     220.82
  data required time                                                                                        220.82
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.82
  data arrival time                                                                                        -394.44
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.62


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_12__24_/d (d04fyj03yd0b0)                -0.64    39.69     1.00    -0.07    15.87 &   399.15 r
  data arrival time                                                                                         399.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.63     173.63
  clock reconvergence pessimism                                                                    0.00     173.63
  clock uncertainty                                                                               50.00     223.63
  fifo1/data_mem_reg_12__24_/clk (d04fyj03yd0b0)                                                            223.63 r
  library hold time                                                              1.00              1.89     225.52
  data required time                                                                                        225.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.52
  data arrival time                                                                                        -399.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.62


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_14__9_/d (d04fyj03yd0b0)                -1.26    40.05     1.00    -0.13    25.23 &   390.48 r
  data arrival time                                                                                        390.48

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.94     164.94
  clock reconvergence pessimism                                                                   0.00     164.94
  clock uncertainty                                                                              50.00     214.94
  fifo1/data_mem_reg_14__9_/clk (d04fyj03yd0b0)                                                            214.94 r
  library hold time                                                             1.00              1.89     216.84
  data required time                                                                                       216.84
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.84
  data arrival time                                                                                       -390.48
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.64


  Startpoint: din1[39] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[39] (in)                                                       13.22                       7.38 &   340.72 r
  din1[39] (net)                               2     1.84 
  place343/a (d04bfn00ynud5)                                 -0.20    13.24     1.00    -0.02     0.27 &   340.99 r
  place343/o (d04bfn00ynud5)                                           6.44     1.00              9.08 &   350.07 r
  n344 (net)                                   1     4.74 
  place344/a (d04bfn00yduk0)                                  0.00    10.24     1.00     0.00     4.03 &   354.10 r
  place344/o (d04bfn00yduk0)                                           4.60     1.00              9.18 &   363.28 r
  n345 (net)                                   2     8.51 
  fifo1/place141/a (d04bfn00ynue3)                           -0.62    13.30     1.00    -0.07     7.39 &   370.67 r
  fifo1/place141/o (d04bfn00ynue3)                                    14.10     1.00              9.80 &   380.47 r
  fifo1/n726 (net)                            32    25.95 
  fifo1/data_mem_reg_6__39_/d (d04fyj03yd0c0)                -0.39    51.07     1.00    -0.20    13.62 &   394.09 r
  data arrival time                                                                                        394.09

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.16     168.16
  clock reconvergence pessimism                                                                   0.00     168.16
  clock uncertainty                                                                              50.00     218.16
  fifo1/data_mem_reg_6__39_/clk (d04fyj03yd0c0)                                                            218.16 r
  library hold time                                                             1.00              2.28     220.44
  data required time                                                                                       220.44
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.44
  data arrival time                                                                                       -394.09
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.65


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[49] (in)                                                       13.64                       7.71 &   341.04 r
  din1[49] (net)                               2     1.94 
  place330/a (d04bfn00ynue3)                                 -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                           8.41     1.00             10.48 &   351.91 r
  n331 (net)                                   2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                           -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                    14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                           32    23.84 
  fifo1/data_mem_reg_6__49_/d (d04fyj03yd0b0)                -0.52    46.95     1.00    -0.27    14.64 &   391.82 r
  data arrival time                                                                                        391.82

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.12     166.12
  clock reconvergence pessimism                                                                   0.00     166.12
  clock uncertainty                                                                              50.00     216.12
  fifo1/data_mem_reg_6__49_/clk (d04fyj03yd0b0)                                                            216.12 r
  library hold time                                                             1.00              2.02     218.13
  data required time                                                                                       218.13
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.13
  data arrival time                                                                                       -391.82
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.68


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[17] (in)                                                       13.32                       7.44 &   340.77 r
  din1[17] (net)                               2     1.86 
  place395/a (d04bfn00ynud5)                                 -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                          10.04     1.00              9.68 &   350.78 r
  n396 (net)                                   2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                           -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                    10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                           9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                             0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                      6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                           24    16.71 
  fifo1/data_mem_reg_2__17_/d (d04fyj03yd0b0)                 0.00    16.06     1.00     0.00     5.64 &   401.13 r
  data arrival time                                                                                        401.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              174.92     174.92
  clock reconvergence pessimism                                                                   0.00     174.92
  clock uncertainty                                                                              50.00     224.92
  fifo1/data_mem_reg_2__17_/clk (d04fyj03yd0b0)                                                            224.92 r
  library hold time                                                             1.00              2.50     227.42
  data required time                                                                                       227.42
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.42
  data arrival time                                                                                       -401.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.71


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[23] (in)                                                       11.73                       6.34 &   339.67 r
  din1[23] (net)                               2     1.56 
  route1213/a (d04bfn00ynud5)                                 0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                          6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                 1     5.43 
  route1210/a (d04inn00ynuf5)                                -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                         6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                  1     6.46 
  route1209/a (d04inn00yd0q0)                                 0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                         6.15     1.00              4.34 &   363.38 r
  n377 (net)                                  40    45.33 
  fifo1/data_mem_reg_8__23_/d (d04fyj03yd0b0)                -1.96    50.26     1.00    -0.20    32.04 &   395.42 r
  data arrival time                                                                                        395.42

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.30     169.30
  clock reconvergence pessimism                                                                   0.00     169.30
  clock uncertainty                                                                              50.00     219.30
  fifo1/data_mem_reg_8__23_/clk (d04fyj03yd0b0)                                                            219.30 r
  library hold time                                                             1.00              2.39     221.69
  data required time                                                                                       221.69
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.69
  data arrival time                                                                                       -395.42
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.73


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_3__36_/d (d04fyj03yd0b0)                -1.80    43.35     1.00    -0.18    21.14 &   390.46 r
  data arrival time                                                                                        390.46

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.90     164.90
  clock reconvergence pessimism                                                                   0.00     164.90
  clock uncertainty                                                                              50.00     214.90
  fifo0/data_mem_reg_3__36_/clk (d04fyj03yd0b0)                                                            214.90 r
  library hold time                                                             1.00              1.78     216.68
  data required time                                                                                       216.68
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.68
  data arrival time                                                                                       -390.46
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.78


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_30__19_/d (d04fyj03yd0b0)                -0.51    34.76     1.00    -0.05    13.65 &   393.49 r
  data arrival time                                                                                         393.49

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.72     167.72
  clock reconvergence pessimism                                                                    0.00     167.72
  clock uncertainty                                                                               50.00     217.72
  fifo1/data_mem_reg_30__19_/clk (d04fyj03yd0b0)                                                            217.72 r
  library hold time                                                              1.00              1.97     219.69
  data required time                                                                                        219.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.69
  data arrival time                                                                                        -393.49
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.81


  Startpoint: din1[1] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[1] (in)                                                       11.05                       5.92 &   339.26 r
  din1[1] (net)                               2     1.45 
  place421/a (d04bfn00ynue3)                                 0.00    11.06     1.00     0.00     0.18 &   339.43 r
  place421/o (d04bfn00ynue3)                                          7.16     1.00              9.36 &   348.79 r
  n422 (net)                                  2     8.22 
  fifo1/place168/a (d04bfn00yn0f0)                          -1.28    20.15     1.00    -0.14    11.14 &   359.93 r
  fifo1/place168/o (d04bfn00yn0f0)                                    9.94     1.00             12.23 &   372.16 r
  fifo1/n1143 (net)                          32    27.28 
  fifo1/data_mem_reg_2__1_/d (d04fyj03yd0b0)                -0.97    82.68     1.00    -0.50    27.69 &   399.85 r
  data arrival time                                                                                       399.85

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             171.41     171.41
  clock reconvergence pessimism                                                                  0.00     171.41
  clock uncertainty                                                                             50.00     221.41
  fifo1/data_mem_reg_2__1_/clk (d04fyj03yd0b0)                                                            221.41 r
  library hold time                                                            1.00              4.62     226.03
  data required time                                                                                      226.03
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.03
  data arrival time                                                                                      -399.85
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             173.82


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_24__29_/d (d04fyj03yd0b0)                -0.99    58.94     1.00    -0.10    30.84 &   406.06 r
  data arrival time                                                                                         406.06

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               179.16     179.16
  clock reconvergence pessimism                                                                    0.00     179.16
  clock uncertainty                                                                               50.00     229.16
  fifo1/data_mem_reg_24__29_/clk (d04fyj03yd0b0)                                                            229.16 r
  library hold time                                                              1.00              3.05     232.22
  data required time                                                                                        232.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.22
  data arrival time                                                                                        -406.06
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.85


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_16__61_/d (d04fyj03yd0b0)                 0.00    23.34     1.00     0.00    10.07 &   380.11 f
  data arrival time                                                                                         380.11

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.61     160.61
  clock reconvergence pessimism                                                                    0.00     160.61
  clock uncertainty                                                                               50.00     210.61
  fifo1/data_mem_reg_16__61_/clk (d04fyj03yd0b0)                                                            210.61 r
  library hold time                                                              1.00             -4.34     206.27
  data required time                                                                                        206.27
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        206.27
  data arrival time                                                                                        -380.11
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.85


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_17__10_/d (d04fyj03yd0b0)                -0.30    19.13     1.00    -0.03     5.52 &   383.93 r
  data arrival time                                                                                         383.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.66     157.66
  clock reconvergence pessimism                                                                    0.00     157.66
  clock uncertainty                                                                               50.00     207.66
  fifo1/data_mem_reg_17__10_/clk (d04fyj03yd0b0)                                                            207.66 r
  library hold time                                                              1.00              2.40     210.06
  data required time                                                                                        210.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.06
  data arrival time                                                                                        -383.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.87


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_17__54_/d (d04fyj03yd0b0)                -0.46    48.32     1.00    -0.23    21.20 &   390.80 r
  data arrival time                                                                                         390.80

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.89     164.89
  clock reconvergence pessimism                                                                    0.00     164.89
  clock uncertainty                                                                               50.00     214.89
  fifo1/data_mem_reg_17__54_/clk (d04fyj03yd0b0)                                                            214.89 r
  library hold time                                                              1.00              2.04     216.93
  data required time                                                                                        216.93
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.93
  data arrival time                                                                                        -390.80
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.87


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_16__14_/d (d04fyj03yd0b0)                 0.00    41.09     1.00     0.00    24.18 &   392.11 r
  data arrival time                                                                                         392.11

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.45     166.45
  clock reconvergence pessimism                                                                    0.00     166.45
  clock uncertainty                                                                               50.00     216.45
  fifo1/data_mem_reg_16__14_/clk (d04fyj03yd0b0)                                                            216.45 r
  library hold time                                                              1.00              1.77     218.22
  data required time                                                                                        218.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.22
  data arrival time                                                                                        -392.11
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               173.89


  Startpoint: din0[20] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[20] (in)                                                       12.46                       6.84 &   340.17 r
  din0[20] (net)                               2     1.69 
  place526/a (d04bfn00ynud5)                                  0.00    12.47     1.00     0.00     0.25 &   340.42 r
  place526/o (d04bfn00ynud5)                                           7.37     1.00              8.63 &   349.05 r
  n527 (net)                                   1     7.97 
  place527/a (d04bfn00yduk0)                                 -2.90    26.83     1.00    -1.04    12.24 &   361.29 r
  place527/o (d04bfn00yduk0)                                           6.24     1.00             11.45 &   372.74 r
  n528 (net)                                   9    23.58 
  fifo0/place189/a (d04bfn00ynud5)                            0.00    16.72     1.00     0.00     8.04 &   380.78 r
  fifo0/place189/o (d04bfn00ynud5)                                    12.54     1.00             11.78 &   392.57 r
  fifo0/n11303 (net)                          10     9.81 
  fifo0/data_mem_reg_9__20_/d (d04fyj03yd0b0)                 0.00    15.61     1.00     0.00     5.42 &   397.99 r
  data arrival time                                                                                        397.99

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.57     171.57
  clock reconvergence pessimism                                                                   0.00     171.57
  clock uncertainty                                                                              50.00     221.57
  fifo0/data_mem_reg_9__20_/clk (d04fyj03yd0b0)                                                            221.57 r
  library hold time                                                             1.00              2.49     224.06
  data required time                                                                                       224.06
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.06
  data arrival time                                                                                       -397.99
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.93


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[0] (in)                                                        12.45                       6.84 &   340.17 r
  din1[0] (net)                                2     1.70 
  place419/a (d04bfn00ynud5)                                 -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                           8.63     1.00              8.84 &   349.30 r
  n420 (net)                                   2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                            0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                     5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                           32    25.89 
  fifo1/data_mem_reg_24__0_/d (d04fyj03yd0c0)                -0.51    56.11     1.00    -0.26    26.63 &   403.35 r
  data arrival time                                                                                        403.35

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.80     176.80
  clock reconvergence pessimism                                                                   0.00     176.80
  clock uncertainty                                                                              50.00     226.80
  fifo1/data_mem_reg_24__0_/clk (d04fyj03yd0c0)                                                            226.80 r
  library hold time                                                             1.00              2.61     229.41
  data required time                                                                                       229.41
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.41
  data arrival time                                                                                       -403.35
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.94


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_18__8_/d (d04fyj03yd0b0)                -2.84    54.99     1.00    -0.29    26.11 &   389.52 r
  data arrival time                                                                                        389.52

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.92     162.92
  clock reconvergence pessimism                                                                   0.00     162.92
  clock uncertainty                                                                              50.00     212.92
  fifo1/data_mem_reg_18__8_/clk (d04fyj03yd0b0)                                                            212.92 r
  library hold time                                                             1.00              2.63     215.55
  data required time                                                                                       215.55
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.55
  data arrival time                                                                                       -389.52
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              173.97


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_14__13_/d (d04fyj03yd0b0)                 0.00    56.41     1.00     0.00    22.72 &   387.90 r
  data arrival time                                                                                         387.90

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.10     161.10
  clock reconvergence pessimism                                                                    0.00     161.10
  clock uncertainty                                                                               50.00     211.10
  fifo1/data_mem_reg_14__13_/clk (d04fyj03yd0b0)                                                            211.10 r
  library hold time                                                              1.00              2.79     213.89
  data required time                                                                                        213.89
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.89
  data arrival time                                                                                        -387.90
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.01


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[52] (in)                                                       13.87                       7.81 &   341.14 r
  din1[52] (net)                               2     1.96 
  place337/a (d04bfn00ynud5)                                 -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                          10.95     1.00              9.88 &   351.35 r
  n338 (net)                                   2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                           -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                     8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                            32    24.40 
  fifo1/data_mem_reg_1__52_/d (d04fyj03yd0c0)                 0.00    49.02     1.00     0.00    15.70 &   399.08 r
  data arrival time                                                                                        399.08

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.08     173.08
  clock reconvergence pessimism                                                                   0.00     173.08
  clock uncertainty                                                                              50.00     223.08
  fifo1/data_mem_reg_1__52_/clk (d04fyj03yd0c0)                                                            223.08 r
  library hold time                                                             1.00              1.99     225.07
  data required time                                                                                       225.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.07
  data arrival time                                                                                       -399.08
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.02


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_27__44_/d (d04fyj03yd0b0)                -0.42    38.60     1.00    -0.21    19.93 &   397.59 r
  data arrival time                                                                                         397.59

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.62     171.62
  clock reconvergence pessimism                                                                    0.00     171.62
  clock uncertainty                                                                               50.00     221.62
  fifo1/data_mem_reg_27__44_/clk (d04fyj03yd0b0)                                                            221.62 r
  library hold time                                                              1.00              1.92     223.54
  data required time                                                                                        223.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.54
  data arrival time                                                                                        -397.59
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.05


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[2] (in)                                                       11.12                       5.91 &   339.24 r
  din1[2] (net)                               2     1.45 
  place423/a (d04bfn00ynud5)                                 0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                          7.77     1.00              9.20 &   348.62 r
  n424 (net)                                  2     6.62 
  place1340/a (d04inn00ynuc5)                                0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                        8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                 1     4.53 
  place1354/a (d04inn00ynuf5)                               -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                        5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                 1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                          -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                    4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                           9     8.59 
  fifo1/data_mem_reg_4__2_/d (d04fyj03yd0b0)                 0.00    12.24     1.00     0.00     4.36 &   384.20 r
  data arrival time                                                                                       384.20

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.61     157.61
  clock reconvergence pessimism                                                                  0.00     157.61
  clock uncertainty                                                                             50.00     207.61
  fifo1/data_mem_reg_4__2_/clk (d04fyj03yd0b0)                                                            207.61 r
  library hold time                                                            1.00              2.53     210.14
  data required time                                                                                      210.14
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      210.14
  data arrival time                                                                                      -384.20
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             174.06


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[42] (in)                                                        12.76                       7.05 &   340.39 r
  din1[42] (net)                                2     1.75 
  route1224/a (d04bfn00ynud5)                                 -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                           6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                  1     5.30 
  place349/a (d04bfn00yduk0)                                   0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                            5.19     1.00              9.53 &   363.96 r
  n350 (net)                                    3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                            -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                      6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                             32    24.23 
  fifo1/data_mem_reg_30__42_/d (d04fyj03yd0b0)                -0.45    30.09     1.00    -0.05     9.14 &   398.55 r
  data arrival time                                                                                         398.55

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.41     172.41
  clock reconvergence pessimism                                                                    0.00     172.41
  clock uncertainty                                                                               50.00     222.41
  fifo1/data_mem_reg_30__42_/clk (d04fyj03yd0b0)                                                            222.41 r
  library hold time                                                              1.00              2.08     224.49
  data required time                                                                                        224.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.49
  data arrival time                                                                                        -398.55
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.06


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_25__20_/d (d04fyj03yd0b0)                -0.32    41.93     1.00    -0.17     8.94 &   393.42 r
  data arrival time                                                                                         393.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.47     167.47
  clock reconvergence pessimism                                                                    0.00     167.47
  clock uncertainty                                                                               50.00     217.47
  fifo1/data_mem_reg_25__20_/clk (d04fyj03yd0b0)                                                            217.47 r
  library hold time                                                              1.00              1.84     219.31
  data required time                                                                                        219.31
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.31
  data arrival time                                                                                        -393.42
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.11


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_7__44_/d (d04fyj03yd0b0)                -0.35    32.48     1.00    -0.18     8.74 &   386.40 r
  data arrival time                                                                                        386.40

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.25     160.25
  clock reconvergence pessimism                                                                   0.00     160.25
  clock uncertainty                                                                              50.00     210.25
  fifo1/data_mem_reg_7__44_/clk (d04fyj03yd0b0)                                                            210.25 r
  library hold time                                                             1.00              2.02     212.27
  data required time                                                                                       212.27
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.27
  data arrival time                                                                                       -386.40
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.13


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_12__60_/d (d04fyj03yd0b0)                 0.00    17.63     1.00     0.00     5.30 &   385.34 r
  data arrival time                                                                                         385.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.77     158.77
  clock reconvergence pessimism                                                                    0.00     158.77
  clock uncertainty                                                                               50.00     208.77
  fifo1/data_mem_reg_12__60_/clk (d04fyj03yd0b0)                                                            208.77 r
  library hold time                                                              1.00              2.43     211.21
  data required time                                                                                        211.21
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.21
  data arrival time                                                                                        -385.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.14


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[0] (in)                                                        12.45                       6.84 &   340.17 r
  din1[0] (net)                                2     1.70 
  place419/a (d04bfn00ynud5)                                 -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                           8.63     1.00              8.84 &   349.30 r
  n420 (net)                                   2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                            0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                     5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                           32    25.89 
  fifo1/data_mem_reg_11__0_/d (d04fyj03yd0b0)                -0.49    53.87     1.00    -0.25    22.52 &   399.24 r
  data arrival time                                                                                        399.24

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.59     172.59
  clock reconvergence pessimism                                                                   0.00     172.59
  clock uncertainty                                                                              50.00     222.59
  fifo1/data_mem_reg_11__0_/clk (d04fyj03yd0b0)                                                            222.59 r
  library hold time                                                             1.00              2.45     225.05
  data required time                                                                                       225.05
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.05
  data arrival time                                                                                       -399.24
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.19


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_19__12_/d (d04fyj03yd0b0)                 0.00    21.74     1.00     0.00     4.07 &   385.27 r
  data arrival time                                                                                         385.27

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.73     158.73
  clock reconvergence pessimism                                                                    0.00     158.73
  clock uncertainty                                                                               50.00     208.73
  fifo1/data_mem_reg_19__12_/clk (d04fyj03yd0b0)                                                            208.73 r
  library hold time                                                              1.00              2.31     211.04
  data required time                                                                                        211.04
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.04
  data arrival time                                                                                        -385.27
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.23


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_3__6_/d (d04fyj03yd0b0)                -1.87    36.40     1.00    -0.19    23.76 &   386.48 r
  data arrival time                                                                                       386.48

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             160.27     160.27
  clock reconvergence pessimism                                                                  0.00     160.27
  clock uncertainty                                                                             50.00     210.27
  fifo1/data_mem_reg_3__6_/clk (d04fyj03yd0b0)                                                            210.27 r
  library hold time                                                            1.00              1.98     212.25
  data required time                                                                                      212.25
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      212.25
  data arrival time                                                                                      -386.48
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             174.24


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_25__24_/d (d04fyj03yd0c0)                -0.53    33.77     1.00    -0.05     9.49 &   392.77 r
  data arrival time                                                                                         392.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.84     166.84
  clock reconvergence pessimism                                                                    0.00     166.84
  clock uncertainty                                                                               50.00     216.84
  fifo1/data_mem_reg_25__24_/clk (d04fyj03yd0c0)                                                            216.84 r
  library hold time                                                              1.00              1.68     218.52
  data required time                                                                                        218.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.52
  data arrival time                                                                                        -392.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.25


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_11__23_/d (d04fyj03yd0b0)                -0.77    44.71     1.00    -0.08    19.01 &   382.39 r
  data arrival time                                                                                         382.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.27     156.27
  clock reconvergence pessimism                                                                    0.00     156.27
  clock uncertainty                                                                               50.00     206.27
  fifo1/data_mem_reg_11__23_/clk (d04fyj03yd0b0)                                                            206.27 r
  library hold time                                                              1.00              1.86     208.13
  data required time                                                                                        208.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        208.13
  data arrival time                                                                                        -382.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.26


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[33] (in)                                                        12.94                       7.19 &   340.52 r
  din1[33] (net)                                2     1.79 
  place364/a (d04bfn00ynud5)                                  -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                            6.12     1.00              8.75 &   349.52 r
  n365 (net)                                    1     4.61 
  place365/a (d04bfn00yduo0)                                   0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                            5.06     1.00             10.57 &   364.64 r
  n366 (net)                                    9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                            -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                     11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                            10     9.13 
  fifo1/data_mem_reg_15__33_/d (d04fyj03yd0c0)                 0.00    11.65     1.00     0.00     0.50 &   389.56 r
  data arrival time                                                                                         389.56

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.57     163.57
  clock reconvergence pessimism                                                                    0.00     163.57
  clock uncertainty                                                                               50.00     213.57
  fifo1/data_mem_reg_15__33_/clk (d04fyj03yd0c0)                                                            213.57 r
  library hold time                                                              1.00              1.73     215.30
  data required time                                                                                        215.30
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.30
  data arrival time                                                                                        -389.56
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.26


  Startpoint: din1[38] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__38_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[38] (in)                                                       12.44                       6.84 &   340.17 r
  din1[38] (net)                               2     1.70 
  route1218/a (d04bfn00ynud5)                                 0.00    12.45     1.00     0.00     0.28 &   340.45 r
  route1218/o (d04bfn00ynud5)                                          5.94     1.00              8.36 &   348.81 r
  n11085 (net)                                 1     3.81 
  place341/a (d04bfn00yduk0)                                 -0.50     9.23     1.00    -0.06     3.14 &   351.96 r
  place341/o (d04bfn00yduk0)                                           4.07     1.00              8.64 &   360.59 r
  n342 (net)                                   2    11.88 
  fifo1/place140/a (d04bfn00ynud5)                           -0.45    28.94     1.00    -0.05    18.40 &   378.99 r
  fifo1/place140/o (d04bfn00ynud5)                                     9.10     1.00             10.42 &   389.41 r
  fifo1/n724 (net)                             6     7.09 
  fifo1/data_mem_reg_8__38_/d (d04fyj03yd0c0)                -1.38    15.85     1.00    -0.15     5.74 &   395.15 r
  data arrival time                                                                                        395.15

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.18     169.18
  clock reconvergence pessimism                                                                   0.00     169.18
  clock uncertainty                                                                              50.00     219.18
  fifo1/data_mem_reg_8__38_/clk (d04fyj03yd0c0)                                                            219.18 r
  library hold time                                                             1.00              1.67     220.85
  data required time                                                                                       220.85
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.85
  data arrival time                                                                                       -395.15
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.30


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_22__11_/d (d04fyj03yd0b0)                 0.00    35.84     1.00     0.00    14.69 &   393.42 r
  data arrival time                                                                                         393.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.12     167.12
  clock reconvergence pessimism                                                                    0.00     167.12
  clock uncertainty                                                                               50.00     217.12
  fifo1/data_mem_reg_22__11_/clk (d04fyj03yd0b0)                                                            217.12 r
  library hold time                                                              1.00              1.99     219.11
  data required time                                                                                        219.11
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.11
  data arrival time                                                                                        -393.42
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.31


  Startpoint: din1[57] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__57_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[57] (in)                                                       12.84                       7.16 &   340.49 r
  din1[57] (net)                               2     1.78 
  place317/a (d04bfn00ynue3)                                 -0.15    12.86     1.00    -0.08     0.22 &   340.71 r
  place317/o (d04bfn00ynue3)                                           6.94     1.00              9.45 &   350.16 r
  n318 (net)                                   2    11.98 
  fifo1/place130/a (d04bfn00ynud5)                           -3.65    46.31     1.00    -0.37    28.40 &   378.55 r
  fifo1/place130/o (d04bfn00ynud5)                                    16.39     1.00             11.53 &   390.09 r
  fifo1/n540 (net)                            32    24.29 
  fifo1/data_mem_reg_3__57_/d (d04fyj03yd0b0)                -0.32    39.73     1.00    -0.17     4.21 &   394.30 r
  data arrival time                                                                                        394.30

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.06     168.06
  clock reconvergence pessimism                                                                   0.00     168.06
  clock uncertainty                                                                              50.00     218.06
  fifo1/data_mem_reg_3__57_/clk (d04fyj03yd0b0)                                                            218.06 r
  library hold time                                                             1.00              1.85     219.91
  data required time                                                                                       219.91
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.91
  data arrival time                                                                                       -394.30
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.39


  Startpoint: test_si18 (input port clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                   0.00       0.00
  input external delay                                                                             333.33     333.33 r
  test_si18 (in)                                                         11.95                       6.55 &   339.89 r
  test_si18 (net)                                 2     1.62 
  route27/a (d04bfn00ynue3)                                      0.00    11.97     1.00     0.00     0.28 &   340.17 r
  route27/o (d04bfn00ynue3)                                               5.87     1.00              8.98 &   349.14 r
  n9898 (net)                                     1     9.78 
  init_mask_alu0_seed1_reg_8_/si (d04fyj03yd0b0)                -0.65    35.07     1.00    -0.07    23.03 &   372.18 r
  data arrival time                                                                                           372.18

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.05     159.05
  clock reconvergence pessimism                                                                      0.00     159.05
  clock uncertainty                                                                                 50.00     209.05
  init_mask_alu0_seed1_reg_8_/clk (d04fyj03yd0b0)                                                             209.05 r
  library hold time                                                                1.00            -11.27     197.77
  data required time                                                                                          197.77
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.77
  data arrival time                                                                                          -372.18
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 174.40


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_28__5_/d (d04fyj03yd0c0)                -0.82    58.54     1.00    -0.08    30.50 &   393.72 r
  data arrival time                                                                                        393.72

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.57     166.57
  clock reconvergence pessimism                                                                   0.00     166.57
  clock uncertainty                                                                              50.00     216.57
  fifo1/data_mem_reg_28__5_/clk (d04fyj03yd0c0)                                                            216.57 r
  library hold time                                                             1.00              2.74     219.31
  data required time                                                                                       219.31
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.31
  data arrival time                                                                                       -393.72
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.41


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_29__9_/d (d04fyj03yd0b0)                -1.26    40.07     1.00    -0.13    25.41 &   390.65 r
  data arrival time                                                                                        390.65

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.38     164.38
  clock reconvergence pessimism                                                                   0.00     164.38
  clock uncertainty                                                                              50.00     214.38
  fifo1/data_mem_reg_29__9_/clk (d04fyj03yd0b0)                                                            214.38 r
  library hold time                                                             1.00              1.86     216.24
  data required time                                                                                       216.24
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.24
  data arrival time                                                                                       -390.65
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.41


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                            -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                      5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                           29    21.40 
  fifo1/data_mem_reg_8__61_/d (d04fyj03yd0b0)                 0.00    25.18     1.00     0.00    13.26 &   383.31 f
  data arrival time                                                                                        383.31

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.59     163.59
  clock reconvergence pessimism                                                                   0.00     163.59
  clock uncertainty                                                                              50.00     213.59
  fifo1/data_mem_reg_8__61_/clk (d04fyj03yd0b0)                                                            213.59 r
  library hold time                                                             1.00             -4.72     208.88
  data required time                                                                                       208.88
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.88
  data arrival time                                                                                       -383.31
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.43


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[26] (in)                                                        11.85                       6.99 &   340.33 r
  din1[26] (net)                                2     1.74 
  route1219/a (d04inn00yn0b5)                                 -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                         10.43     1.00              6.84 &   347.05 f
  n382 (net)                                    1     5.25 
  route1220/a (d04inn00ynuf5)                                 -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                          9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                  3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                            -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                     14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                            32    23.22 
  fifo1/data_mem_reg_18__26_/d (d04fyj03yd0b0)                -0.65    42.41     1.00    -0.07    11.21 &   399.09 r
  data arrival time                                                                                         399.09

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.82     172.82
  clock reconvergence pessimism                                                                    0.00     172.82
  clock uncertainty                                                                               50.00     222.82
  fifo1/data_mem_reg_18__26_/clk (d04fyj03yd0b0)                                                            222.82 r
  library hold time                                                              1.00              1.83     224.66
  data required time                                                                                        224.66
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.66
  data arrival time                                                                                        -399.09
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.44


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/data_mem_reg_25__25_/d (d04fyj03yd0b0)                -0.23    15.38     1.00    -0.03     4.37 &   394.11 r
  data arrival time                                                                                         394.11

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.03     167.03
  clock reconvergence pessimism                                                                    0.00     167.03
  clock uncertainty                                                                               50.00     217.03
  fifo1/data_mem_reg_25__25_/clk (d04fyj03yd0b0)                                                            217.03 r
  library hold time                                                              1.00              2.54     219.56
  data required time                                                                                        219.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.56
  data arrival time                                                                                        -394.11
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.55


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_1__60_/d (d04fyj03yd0b0)                 0.00    10.78     1.00     0.00     2.01 &   382.05 r
  data arrival time                                                                                        382.05

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              154.93     154.93
  clock reconvergence pessimism                                                                   0.00     154.93
  clock uncertainty                                                                              50.00     204.93
  fifo1/data_mem_reg_1__60_/clk (d04fyj03yd0b0)                                                            204.93 r
  library hold time                                                             1.00              2.57     207.49
  data required time                                                                                       207.49
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       207.49
  data arrival time                                                                                       -382.05
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.55


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_24__58_/d (d04fyj03yd0b0)                 0.00    17.48     1.00     0.00     8.87 &   391.21 r
  data arrival time                                                                                         391.21

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.20     164.20
  clock reconvergence pessimism                                                                    0.00     164.20
  clock uncertainty                                                                               50.00     214.20
  fifo1/data_mem_reg_24__58_/clk (d04fyj03yd0b0)                                                            214.20 r
  library hold time                                                              1.00              2.43     216.63
  data required time                                                                                        216.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.63
  data arrival time                                                                                        -391.21
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.58


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_25__13_/d (d04fyj03yd0b0)                 0.00    59.02     1.00     0.00    31.00 &   396.18 r
  data arrival time                                                                                         396.18

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.50     168.50
  clock reconvergence pessimism                                                                    0.00     168.50
  clock uncertainty                                                                               50.00     218.50
  fifo1/data_mem_reg_25__13_/clk (d04fyj03yd0b0)                                                            218.50 r
  library hold time                                                              1.00              3.06     221.56
  data required time                                                                                        221.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.56
  data arrival time                                                                                        -396.18
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.62


  Startpoint: din0[19] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[19] (in)                                                        13.43                       7.52 &   340.85 r
  din0[19] (net)                                2     1.88 
  place524/a (d04bfn00ynud5)                                  -0.20    13.45     1.00    -0.02     0.31 &   341.17 r
  place524/o (d04bfn00ynud5)                                            7.20     1.00              8.86 &   350.03 r
  n525 (net)                                    1     8.10 
  place525/a (d04bfn00yduk0)                                  -3.55    26.76     1.00    -1.70    11.43 &   361.46 r
  place525/o (d04bfn00yduk0)                                            5.71     1.00             11.20 &   372.66 r
  n526 (net)                                    9    21.57 
  fifo0/place188/a (d04bfn00yduo0)                            -0.22    23.96     1.00    -0.12    10.72 &   383.37 r
  fifo0/place188/o (d04bfn00yduo0)                                      5.23     1.00             12.09 &   395.46 r
  fifo0/n1110 (net)                            32    25.23 
  fifo0/data_mem_reg_19__19_/d (d04fyj03yd0b0)                 0.00    20.77     1.00     0.00     3.36 &   398.82 r
  data arrival time                                                                                         398.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.82     171.82
  clock reconvergence pessimism                                                                    0.00     171.82
  clock uncertainty                                                                               50.00     221.82
  fifo0/data_mem_reg_19__19_/clk (d04fyj03yd0b0)                                                            221.82 r
  library hold time                                                              1.00              2.33     224.15
  data required time                                                                                        224.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.15
  data arrival time                                                                                        -398.82
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.67


  Startpoint: din1[53] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__53_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[53] (in)                                                        11.94                       6.48 &   339.81 r
  din1[53] (net)                                2     1.60 
  place309/a (d04bfn00ynud5)                                   0.00    11.95     1.00     0.00     0.25 &   340.06 r
  place309/o (d04bfn00ynud5)                                            8.49     1.00              9.32 &   349.38 r
  n310 (net)                                    2    13.21 
  fifo1/place126/a (d04bfn00yn0e0)                            -6.92    51.54     1.00    -3.08    29.27 &   378.65 r
  fifo1/place126/o (d04bfn00yn0e0)                                     12.06     1.00             12.53 &   391.17 r
  fifo1/n450 (net)                             11     9.06 
  fifo1/data_mem_reg_29__53_/d (d04fyj03yd0b0)                -0.34    20.02     1.00    -0.04     7.36 &   398.53 r
  data arrival time                                                                                         398.53

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.43     171.43
  clock reconvergence pessimism                                                                    0.00     171.43
  clock uncertainty                                                                               50.00     221.43
  fifo1/data_mem_reg_29__53_/clk (d04fyj03yd0b0)                                                            221.43 r
  library hold time                                                              1.00              2.40     223.84
  data required time                                                                                        223.84
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.84
  data arrival time                                                                                        -398.53
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.69


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_7__47_/d (d04fyj03yd0b0)                 0.00    20.82     1.00     0.00     7.48 &   386.63 r
  data arrival time                                                                                        386.63

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.62     159.62
  clock reconvergence pessimism                                                                   0.00     159.62
  clock uncertainty                                                                              50.00     209.62
  fifo1/data_mem_reg_7__47_/clk (d04fyj03yd0b0)                                                            209.62 r
  library hold time                                                             1.00              2.31     211.93
  data required time                                                                                       211.93
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.93
  data arrival time                                                                                       -386.63
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.70


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_27__36_/d (d04fyj03yd0b0)                -1.81    43.40     1.00    -0.19    21.56 &   390.88 r
  data arrival time                                                                                         390.88

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.37     164.37
  clock reconvergence pessimism                                                                    0.00     164.37
  clock uncertainty                                                                               50.00     214.37
  fifo0/data_mem_reg_27__36_/clk (d04fyj03yd0b0)                                                            214.37 r
  library hold time                                                              1.00              1.80     216.17
  data required time                                                                                        216.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.17
  data arrival time                                                                                        -390.88
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.71


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_15__58_/d (d04fyj03yd0b0)                 0.00    14.94     1.00     0.00     5.94 &   388.28 r
  data arrival time                                                                                         388.28

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.02     161.02
  clock reconvergence pessimism                                                                    0.00     161.02
  clock uncertainty                                                                               50.00     211.02
  fifo1/data_mem_reg_15__58_/clk (d04fyj03yd0b0)                                                            211.02 r
  library hold time                                                              1.00              2.52     213.54
  data required time                                                                                        213.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.54
  data arrival time                                                                                        -388.28
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.74


  Startpoint: din1[38] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__38_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[38] (in)                                                       12.44                       6.84 &   340.17 r
  din1[38] (net)                               2     1.70 
  route1218/a (d04bfn00ynud5)                                 0.00    12.45     1.00     0.00     0.28 &   340.45 r
  route1218/o (d04bfn00ynud5)                                          5.94     1.00              8.36 &   348.81 r
  n11085 (net)                                 1     3.81 
  place341/a (d04bfn00yduk0)                                 -0.50     9.23     1.00    -0.06     3.14 &   351.96 r
  place341/o (d04bfn00yduk0)                                           4.07     1.00              8.64 &   360.59 r
  n342 (net)                                   2    11.88 
  fifo1/place140/a (d04bfn00ynud5)                           -0.45    28.94     1.00    -0.05    18.40 &   378.99 r
  fifo1/place140/o (d04bfn00ynud5)                                     9.10     1.00             10.42 &   389.41 r
  fifo1/n724 (net)                             6     7.09 
  fifo1/data_mem_reg_2__38_/d (d04fyj03yd0b0)                -1.33    15.55     1.00    -0.15     4.78 &   394.19 r
  data arrival time                                                                                        394.19

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.97     166.97
  clock reconvergence pessimism                                                                   0.00     166.97
  clock uncertainty                                                                              50.00     216.97
  fifo1/data_mem_reg_2__38_/clk (d04fyj03yd0b0)                                                            216.97 r
  library hold time                                                             1.00              2.47     219.44
  data required time                                                                                       219.44
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.44
  data arrival time                                                                                       -394.19
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.75


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_15__9_/d (d04fyj03yd0b0)                -1.25    39.94     1.00    -0.13    24.87 &   390.11 r
  data arrival time                                                                                        390.11

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.42     163.42
  clock reconvergence pessimism                                                                   0.00     163.42
  clock uncertainty                                                                              50.00     213.42
  fifo1/data_mem_reg_15__9_/clk (d04fyj03yd0b0)                                                            213.42 r
  library hold time                                                             1.00              1.89     215.30
  data required time                                                                                       215.30
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.30
  data arrival time                                                                                       -390.11
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.81


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_30__20_/d (d04fyj03yd0b0)                -0.36    46.72     1.00    -0.19    13.40 &   397.87 r
  data arrival time                                                                                         397.87

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.05     171.05
  clock reconvergence pessimism                                                                    0.00     171.05
  clock uncertainty                                                                               50.00     221.05
  fifo1/data_mem_reg_30__20_/clk (d04fyj03yd0b0)                                                            221.05 r
  library hold time                                                              1.00              2.01     223.06
  data required time                                                                                        223.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.06
  data arrival time                                                                                        -397.87
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.81


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_15__8_/d (d04fyj03yd0b0)                -2.84    55.02     1.00    -0.29    27.10 &   390.51 r
  data arrival time                                                                                        390.51

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.94     162.94
  clock reconvergence pessimism                                                                   0.00     162.94
  clock uncertainty                                                                              50.00     212.94
  fifo1/data_mem_reg_15__8_/clk (d04fyj03yd0b0)                                                            212.94 r
  library hold time                                                             1.00              2.71     215.66
  data required time                                                                                       215.66
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.66
  data arrival time                                                                                       -390.51
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.86


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_10__46_/d (d04fyj03yd0b0)                -0.45    54.59     1.00    -0.23    25.08 &   397.96 r
  data arrival time                                                                                         397.96

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.55     170.55
  clock reconvergence pessimism                                                                    0.00     170.55
  clock uncertainty                                                                               50.00     220.55
  fifo1/data_mem_reg_10__46_/clk (d04fyj03yd0b0)                                                            220.55 r
  library hold time                                                              1.00              2.53     223.08
  data required time                                                                                        223.08
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.08
  data arrival time                                                                                        -397.96
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               174.87


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_7__36_/d (d04fyj03yd0b0)                -1.80    43.35     1.00    -0.18    21.19 &   390.51 r
  data arrival time                                                                                        390.51

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.84     163.84
  clock reconvergence pessimism                                                                   0.00     163.84
  clock uncertainty                                                                              50.00     213.84
  fifo0/data_mem_reg_7__36_/clk (d04fyj03yd0b0)                                                            213.84 r
  library hold time                                                             1.00              1.80     215.64
  data required time                                                                                       215.64
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.64
  data arrival time                                                                                       -390.51
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              174.87


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[2] (in)                                                       11.12                       5.91 &   339.24 r
  din1[2] (net)                               2     1.45 
  place423/a (d04bfn00ynud5)                                 0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                          7.77     1.00              9.20 &   348.62 r
  n424 (net)                                  2     6.62 
  place1340/a (d04inn00ynuc5)                                0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                        8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                 1     4.53 
  place1354/a (d04inn00ynuf5)                               -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                        5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                 1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                          -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                    4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                           9     8.59 
  fifo1/route20/a (d04bfn00yd0k0)                            0.00    15.05     1.00     0.00     7.50 &   387.34 r
  fifo1/route20/o (d04bfn00yd0k0)                                     6.86     1.00             10.98 &   398.31 r
  fifo1/n6226 (net)                          24    18.16 
  fifo1/data_mem_reg_6__2_/d (d04fyj03yd0b0)                 0.00    15.64     1.00     0.00     6.25 &   404.56 r
  data arrival time                                                                                       404.56

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             177.17     177.17
  clock reconvergence pessimism                                                                  0.00     177.17
  clock uncertainty                                                                             50.00     227.17
  fifo1/data_mem_reg_6__2_/clk (d04fyj03yd0b0)                                                            227.17 r
  library hold time                                                            1.00              2.46     229.62
  data required time                                                                                      229.62
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      229.62
  data arrival time                                                                                      -404.56
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             174.94


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_4__6_/d (d04fyj03yd0c0)                -1.82    36.10     1.00    -0.19    20.83 &   383.56 r
  data arrival time                                                                                       383.56

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.02     157.02
  clock reconvergence pessimism                                                                  0.00     157.02
  clock uncertainty                                                                             50.00     207.02
  fifo1/data_mem_reg_4__6_/clk (d04fyj03yd0c0)                                                            207.02 r
  library hold time                                                            1.00              1.60     208.61
  data required time                                                                                      208.61
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      208.61
  data arrival time                                                                                      -383.56
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             174.95


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_0__6_/d (d04fyj03yd0c0)                 0.00    27.89     1.00     0.00     8.77 &   389.64 r
  data arrival time                                                                                       389.64

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             163.04     163.04
  clock reconvergence pessimism                                                                  0.00     163.04
  clock uncertainty                                                                             50.00     213.04
  fifo0/data_mem_reg_0__6_/clk (d04fyj03yd0c0)                                                            213.04 r
  library hold time                                                            1.00              1.62     214.67
  data required time                                                                                      214.67
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      214.67
  data arrival time                                                                                      -389.64
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             174.97


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_10__45_/d (d04fyj03yd0b0)                 0.00    43.24     1.00     0.00    16.25 &   398.32 r
  data arrival time                                                                                         398.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.51     171.51
  clock reconvergence pessimism                                                                    0.00     171.51
  clock uncertainty                                                                               50.00     221.51
  fifo1/data_mem_reg_10__45_/clk (d04fyj03yd0b0)                                                            221.51 r
  library hold time                                                              1.00              1.79     223.30
  data required time                                                                                        223.30
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.30
  data arrival time                                                                                        -398.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.02


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_23__5_/d (d04fyj03yd0c0)                -0.81    58.18     1.00    -0.08    27.48 &   390.69 r
  data arrival time                                                                                        390.69

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.90     162.90
  clock reconvergence pessimism                                                                   0.00     162.90
  clock uncertainty                                                                              50.00     212.90
  fifo1/data_mem_reg_23__5_/clk (d04fyj03yd0c0)                                                            212.90 r
  library hold time                                                             1.00              2.75     215.66
  data required time                                                                                       215.66
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.66
  data arrival time                                                                                       -390.69
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.04


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[3] (in)                                                        12.27                       6.72 &   340.06 r
  din1[3] (net)                                2     1.66 
  post_place291/a (d04bfn00ynud5)                            -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                      5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                  1     4.01 
  place425/a (d04bfn00yduo0)                                 -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                           5.01     1.00             10.25 &   362.80 r
  n426 (net)                                   9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                      -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                               5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                            1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                      -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                              13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                           32    23.95 
  fifo1/data_mem_reg_12__3_/d (d04fyj03yd0b0)                -0.24    24.31     1.00    -0.13     7.23 &   403.43 r
  data arrival time                                                                                        403.43

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.09     176.09
  clock reconvergence pessimism                                                                   0.00     176.09
  clock uncertainty                                                                              50.00     226.09
  fifo1/data_mem_reg_12__3_/clk (d04fyj03yd0b0)                                                            226.09 r
  library hold time                                                             1.00              2.30     228.39
  data required time                                                                                       228.39
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.39
  data arrival time                                                                                       -403.43
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.04


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_16__5_/d (d04fyj03yd0b0)                -0.83    59.29     1.00    -0.09    33.35 &   396.57 r
  data arrival time                                                                                        396.57

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.65     168.65
  clock reconvergence pessimism                                                                   0.00     168.65
  clock uncertainty                                                                              50.00     218.65
  fifo1/data_mem_reg_16__5_/clk (d04fyj03yd0b0)                                                            218.65 r
  library hold time                                                             1.00              2.87     221.52
  data required time                                                                                       221.52
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.52
  data arrival time                                                                                       -396.57
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.05


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_23__19_/d (d04fyj03yd0b0)                -0.36    25.84     1.00    -0.04     5.37 &   385.22 r
  data arrival time                                                                                         385.22

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.92     157.92
  clock reconvergence pessimism                                                                    0.00     157.92
  clock uncertainty                                                                               50.00     207.92
  fifo1/data_mem_reg_23__19_/clk (d04fyj03yd0b0)                                                            207.92 r
  library hold time                                                              1.00              2.24     210.16
  data required time                                                                                        210.16
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.16
  data arrival time                                                                                        -385.22
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.06


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_18__45_/d (d04fyj03yd0b0)                 0.00    32.44     1.00     0.00     7.01 &   389.09 r
  data arrival time                                                                                         389.09

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.01     162.01
  clock reconvergence pessimism                                                                    0.00     162.01
  clock uncertainty                                                                               50.00     212.01
  fifo1/data_mem_reg_18__45_/clk (d04fyj03yd0b0)                                                            212.01 r
  library hold time                                                              1.00              2.01     214.02
  data required time                                                                                        214.02
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.02
  data arrival time                                                                                        -389.09
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.07


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                           -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                    10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                          15    11.49 
  fifo1/data_mem_reg_9__7_/d (d04fyj03yd0b0)                -0.37    19.28     1.00    -0.04     9.46 &   385.55 r
  data arrival time                                                                                       385.55

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             158.07     158.07
  clock reconvergence pessimism                                                                  0.00     158.07
  clock uncertainty                                                                             50.00     208.07
  fifo1/data_mem_reg_9__7_/clk (d04fyj03yd0b0)                                                            208.07 r
  library hold time                                                            1.00              2.39     210.46
  data required time                                                                                      210.46
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      210.46
  data arrival time                                                                                      -385.55
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.09


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_6__47_/d (d04fyj03yd0b0)                 0.00    27.54     1.00     0.00    14.67 &   393.83 r
  data arrival time                                                                                        393.83

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.60     166.60
  clock reconvergence pessimism                                                                   0.00     166.60
  clock uncertainty                                                                              50.00     216.60
  fifo1/data_mem_reg_6__47_/clk (d04fyj03yd0b0)                                                            216.60 r
  library hold time                                                             1.00              2.14     218.74
  data required time                                                                                       218.74
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.74
  data arrival time                                                                                       -393.83
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.09


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[11] (in)                                                       13.49                       7.60 &   340.93 r
  din1[11] (net)                               2     1.90 
  route8/a (d04bfn00ynue3)                                   -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                             6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                  4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                             0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                     17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                           31    22.08 
  fifo1/data_mem_reg_2__11_/d (d04fyj03yd0b0)                 0.00    36.91     1.00     0.00    19.56 &   398.29 r
  data arrival time                                                                                        398.29

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.22     171.22
  clock reconvergence pessimism                                                                   0.00     171.22
  clock uncertainty                                                                              50.00     221.22
  fifo1/data_mem_reg_2__11_/clk (d04fyj03yd0b0)                                                            221.22 r
  library hold time                                                             1.00              1.93     223.15
  data required time                                                                                       223.15
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.15
  data arrival time                                                                                       -398.29
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.13


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_18__21_/d (d04fyj03yd0b0)                 0.00    33.46     1.00     0.00    13.20 &   401.79 r
  data arrival time                                                                                         401.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.56     174.56
  clock reconvergence pessimism                                                                    0.00     174.56
  clock uncertainty                                                                               50.00     224.56
  fifo1/data_mem_reg_18__21_/clk (d04fyj03yd0b0)                                                            224.56 r
  library hold time                                                              1.00              2.06     226.63
  data required time                                                                                        226.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.63
  data arrival time                                                                                        -401.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.17


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[17] (in)                                                         5.70                       3.97 &   337.30 f
  din1[17] (net)                                2     1.77 
  place395/a (d04bfn00ynud5)                                  -0.08     5.74     1.00    -0.01     0.32 &   337.63 f
  place395/o (d04bfn00ynud5)                                            7.91     1.00              9.15 &   346.78 f
  n396 (net)                                    2     9.84 
  fifo1/place162/a (d04bfn00ynud5)                            -0.36    24.04     1.00    -0.04    13.94 &   360.72 f
  fifo1/place162/o (d04bfn00ynud5)                                      8.79     1.00             13.21 &   373.93 f
  fifo1/n10803 (net)                            9     8.44 
  fifo1/data_mem_reg_31__17_/d (d04fky00yd0b0)                 0.00    16.75     1.00     0.00     6.33 &   380.26 f
  data arrival time                                                                                         380.26

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.76     156.76
  clock reconvergence pessimism                                                                    0.00     156.76
  clock uncertainty                                                                               50.00     206.76
  fifo1/data_mem_reg_31__17_/clk (d04fky00yd0b0)                                                            206.76 r
  library hold time                                                              1.00             -1.71     205.05
  data required time                                                                                        205.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        205.05
  data arrival time                                                                                        -380.26
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.21


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[1] (in)                                                       12.30                       7.29 &   340.63 r
  din0[1] (net)                               2     1.82 
  route19/a (d04inn00yn0b5)                                 -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                          8.55     1.00              7.34 &   348.22 f
  n551 (net)                                  1     3.99 
  route20/a (d04inn00ynuh5)                                  0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                          9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                 9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                           0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                   11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                          10     9.02 
  fifo0/data_mem_reg_8__1_/d (d04fyj03yd0b0)                -0.26    17.84     1.00    -0.03     5.71 &   388.67 r
  data arrival time                                                                                       388.67

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             160.97     160.97
  clock reconvergence pessimism                                                                  0.00     160.97
  clock uncertainty                                                                             50.00     210.97
  fifo0/data_mem_reg_8__1_/clk (d04fyj03yd0b0)                                                            210.97 r
  library hold time                                                            1.00              2.45     213.42
  data required time                                                                                      213.42
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      213.42
  data arrival time                                                                                      -388.67
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.25


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_20__8_/d (d04fyj03yd0b0)                -2.84    54.99     1.00    -0.29    26.15 &   389.56 r
  data arrival time                                                                                        389.56

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.60     161.60
  clock reconvergence pessimism                                                                   0.00     161.60
  clock uncertainty                                                                              50.00     211.60
  fifo1/data_mem_reg_20__8_/clk (d04fyj03yd0b0)                                                            211.60 r
  library hold time                                                             1.00              2.69     214.30
  data required time                                                                                       214.30
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.30
  data arrival time                                                                                       -389.56
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.27


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[52] (in)                                                        13.87                       7.81 &   341.14 r
  din1[52] (net)                                2     1.96 
  place337/a (d04bfn00ynud5)                                  -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                           10.95     1.00              9.88 &   351.35 r
  n338 (net)                                    2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                            -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                      8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                             32    24.40 
  fifo1/data_mem_reg_11__52_/d (d04fyj03yd0c0)                 0.00    24.40     1.00     0.00     3.77 &   387.15 r
  data arrival time                                                                                         387.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.23     160.23
  clock reconvergence pessimism                                                                    0.00     160.23
  clock uncertainty                                                                               50.00     210.23
  fifo1/data_mem_reg_11__52_/clk (d04fyj03yd0c0)                                                            210.23 r
  library hold time                                                              1.00              1.65     211.88
  data required time                                                                                        211.88
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.88
  data arrival time                                                                                        -387.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.27


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_25__11_/d (d04fyj03yd0b0)                 0.00    36.29     1.00     0.00    17.32 &   396.05 r
  data arrival time                                                                                         396.05

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.80     168.80
  clock reconvergence pessimism                                                                    0.00     168.80
  clock uncertainty                                                                               50.00     218.80
  fifo1/data_mem_reg_25__11_/clk (d04fyj03yd0b0)                                                            218.80 r
  library hold time                                                              1.00              1.96     220.76
  data required time                                                                                        220.76
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.76
  data arrival time                                                                                        -396.05
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.29


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[50] (in)                                                        11.79                       6.39 &   339.73 r
  din1[50] (net)                                2     1.57 
  route13/a (d04bfn00ynud5)                                   -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                             4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                   2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                             0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                      8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                              2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                             -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                       7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                            31    24.80 
  fifo1/data_mem_reg_13__50_/d (d04fyj03yd0g0)                 0.00    21.65     1.00     0.00     4.06 &   397.57 r
  data arrival time                                                                                         397.57

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.96     169.96
  clock reconvergence pessimism                                                                    0.00     169.96
  clock uncertainty                                                                               50.00     219.96
  fifo1/data_mem_reg_13__50_/clk (d04fyj03yd0g0)                                                            219.96 r
  library hold time                                                              1.00              2.31     222.26
  data required time                                                                                        222.26
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.26
  data arrival time                                                                                        -397.57
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.31


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_27__54_/d (d04fyj03yd0b0)                -0.48    50.42     1.00    -0.24    27.78 &   397.38 r
  data arrival time                                                                                         397.38

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.78     169.78
  clock reconvergence pessimism                                                                    0.00     169.78
  clock uncertainty                                                                               50.00     219.78
  fifo1/data_mem_reg_27__54_/clk (d04fyj03yd0b0)                                                            219.78 r
  library hold time                                                              1.00              2.28     222.05
  data required time                                                                                        222.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.05
  data arrival time                                                                                        -397.38
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.33


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[3] (in)                                                        12.27                       6.72 &   340.06 r
  din1[3] (net)                                2     1.66 
  post_place291/a (d04bfn00ynud5)                            -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                      5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                  1     4.01 
  place425/a (d04bfn00yduo0)                                 -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                           5.01     1.00             10.25 &   362.80 r
  n426 (net)                                   9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                      -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                               5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                            1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                      -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                              13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                           32    23.95 
  fifo1/data_mem_reg_30__3_/d (d04fyj03yd0b0)                -0.20    20.25     1.00    -0.11     3.28 &   399.47 r
  data arrival time                                                                                        399.47

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.78     171.78
  clock reconvergence pessimism                                                                   0.00     171.78
  clock uncertainty                                                                              50.00     221.78
  fifo1/data_mem_reg_30__3_/clk (d04fyj03yd0b0)                                                            221.78 r
  library hold time                                                             1.00              2.35     224.13
  data required time                                                                                       224.13
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.13
  data arrival time                                                                                       -399.47
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.34


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[3] (in)                                                        12.27                       6.72 &   340.06 r
  din1[3] (net)                                2     1.66 
  post_place291/a (d04bfn00ynud5)                            -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                      5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                  1     4.01 
  place425/a (d04bfn00yduo0)                                 -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                           5.01     1.00             10.25 &   362.80 r
  n426 (net)                                   9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                      -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                               5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                            1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                      -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                              13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                           32    23.95 
  fifo1/data_mem_reg_11__3_/d (d04fyj03yd0b0)                -0.24    24.35     1.00    -0.13     8.21 &   404.40 r
  data arrival time                                                                                        404.40

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.75     176.75
  clock reconvergence pessimism                                                                   0.00     176.75
  clock uncertainty                                                                              50.00     226.75
  fifo1/data_mem_reg_11__3_/clk (d04fyj03yd0b0)                                                            226.75 r
  library hold time                                                             1.00              2.30     229.05
  data required time                                                                                       229.05
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       229.05
  data arrival time                                                                                       -404.40
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.35


  Startpoint: din0[21] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[21] (in)                                                        13.15                       7.33 &   340.66 r
  din0[21] (net)                                2     1.83 
  place496/a (d04bfn00ynud5)                                   0.00    13.17     1.00     0.00     0.33 &   341.00 r
  place496/o (d04bfn00ynud5)                                            6.70     1.00              8.82 &   349.81 r
  n497 (net)                                    1     6.90 
  place497/a (d04bfn00yduk0)                                  -2.98    20.03     1.00    -1.57     8.03 &   357.84 r
  place497/o (d04bfn00yduk0)                                            5.67     1.00             10.87 &   368.71 r
  n498 (net)                                    9    22.15 
  fifo0/place174/a (d04bfn00yduk0)                             0.00    27.77     1.00     0.00    13.34 &   382.05 r
  fifo0/place174/o (d04bfn00yduk0)                                      4.86     1.00             10.84 &   392.89 r
  fifo0/n8203 (net)                            32    23.73 
  fifo0/data_mem_reg_11__21_/d (d04fyj03yd0b0)                -0.22    31.65     1.00    -0.11     4.27 &   397.16 r
  data arrival time                                                                                         397.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.76     169.76
  clock reconvergence pessimism                                                                    0.00     169.76
  clock uncertainty                                                                               50.00     219.76
  fifo0/data_mem_reg_11__21_/clk (d04fyj03yd0b0)                                                            219.76 r
  library hold time                                                              1.00              2.04     221.79
  data required time                                                                                        221.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.79
  data arrival time                                                                                        -397.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.37


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                           -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                    10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                          15    11.49 
  fifo1/data_mem_reg_4__7_/d (d04fyj03yd0b0)                -0.38    19.39     1.00    -0.04    10.08 &   386.17 r
  data arrival time                                                                                       386.17

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             158.42     158.42
  clock reconvergence pessimism                                                                  0.00     158.42
  clock uncertainty                                                                             50.00     208.42
  fifo1/data_mem_reg_4__7_/clk (d04fyj03yd0b0)                                                            208.42 r
  library hold time                                                            1.00              2.37     210.78
  data required time                                                                                      210.78
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      210.78
  data arrival time                                                                                      -386.17
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.39


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_10__49_/d (d04fyj03yd0b0)                -0.56    50.00     1.00    -0.28    18.49 &   395.67 r
  data arrival time                                                                                         395.67

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.99     167.99
  clock reconvergence pessimism                                                                    0.00     167.99
  clock uncertainty                                                                               50.00     217.99
  fifo1/data_mem_reg_10__49_/clk (d04fyj03yd0b0)                                                            217.99 r
  library hold time                                                              1.00              2.28     220.27
  data required time                                                                                        220.27
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.27
  data arrival time                                                                                        -395.67
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.40


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_8__6_/d (d04fyj03yd0c0)                 0.00    27.89     1.00     0.00     8.78 &   389.66 r
  data arrival time                                                                                       389.66

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             162.58     162.58
  clock reconvergence pessimism                                                                  0.00     162.58
  clock uncertainty                                                                             50.00     212.58
  fifo0/data_mem_reg_8__6_/clk (d04fyj03yd0c0)                                                            212.58 r
  library hold time                                                            1.00              1.66     214.24
  data required time                                                                                      214.24
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      214.24
  data arrival time                                                                                      -389.66
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.41


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_11__46_/d (d04fyj03yd0b0)                -0.38    45.95     1.00    -0.19    13.47 &   386.34 r
  data arrival time                                                                                         386.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.08     159.08
  clock reconvergence pessimism                                                                    0.00     159.08
  clock uncertainty                                                                               50.00     209.08
  fifo1/data_mem_reg_11__46_/clk (d04fyj03yd0b0)                                                            209.08 r
  library hold time                                                              1.00              1.83     210.91
  data required time                                                                                        210.91
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.91
  data arrival time                                                                                        -386.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.43


  Startpoint: din1[31] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__31_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[31] (in)                                                        14.39                       8.18 &   341.51 r
  din1[31] (net)                                2     2.07 
  route1242/a (d04bfn00ynud5)                                 -0.26    14.42     1.00    -0.03     0.46 &   341.98 r
  route1242/o (d04bfn00ynud5)                                           5.57     1.00              9.01 &   350.98 r
  n11103 (net)                                  1     3.53 
  place360/a (d04bfn00yd0k0)                                   0.00     7.74     1.00     0.00     2.33 &   353.32 r
  place360/o (d04bfn00yd0k0)                                            3.83     1.00              8.74 &   362.05 r
  n361 (net)                                    2     9.85 
  fifo1/place149/a (d04bfn00ynud5)                             0.00    25.05     1.00     0.00    15.58 &   377.64 r
  fifo1/place149/o (d04bfn00ynud5)                                     15.73     1.00             10.48 &   388.12 r
  fifo1/n753 (net)                             32    26.49 
  fifo1/data_mem_reg_30__31_/d (d04fyj03yd0b0)                -0.97    54.64     1.00    -0.10    10.79 &   398.91 r
  data arrival time                                                                                         398.91

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.01     171.01
  clock reconvergence pessimism                                                                    0.00     171.01
  clock uncertainty                                                                               50.00     221.01
  fifo1/data_mem_reg_30__31_/clk (d04fyj03yd0b0)                                                            221.01 r
  library hold time                                                              1.00              2.45     223.47
  data required time                                                                                        223.47
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.47
  data arrival time                                                                                        -398.91
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.44


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route18/a (d04bfn00ynue3)                            -0.27    17.66     1.00    -0.03     6.52 &   365.38 r
  fifo1/route18/o (d04bfn00ynue3)                                     10.72     1.00             10.70 &   376.09 r
  fifo1/n6215 (net)                           15    11.49 
  fifo1/data_mem_reg_19__7_/d (d04fyj03yd0b0)                -0.38    19.36     1.00    -0.04     9.88 &   385.97 r
  data arrival time                                                                                        385.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.14     158.14
  clock reconvergence pessimism                                                                   0.00     158.14
  clock uncertainty                                                                              50.00     208.14
  fifo1/data_mem_reg_19__7_/clk (d04fyj03yd0b0)                                                            208.14 r
  library hold time                                                             1.00              2.36     210.50
  data required time                                                                                       210.50
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.50
  data arrival time                                                                                       -385.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.46


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[62] (in)                                                       12.59                       6.95 &   340.28 r
  din1[62] (net)                               2     1.73 
  route42/a (d04bfn00ynud5)                                  -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                            5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                  2     3.98 
  place305/a (d04bfn00ynud5)                                  0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                           7.74     1.00              8.43 &   359.51 r
  n306 (net)                                   3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                           -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                     9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                           11     9.04 
  fifo1/route643/a (d04bfn00ynud5)                           -0.26    15.19     1.00    -0.03     6.29 &   380.55 r
  fifo1/route643/o (d04bfn00ynud5)                                     9.46     1.00             10.43 &   390.98 r
  fifo1/n6846 (net)                           10     7.76 
  fifo1/data_mem_reg_7__62_/d (d04fyj03yd0b0)                -0.24    11.19     1.00    -0.03     1.49 &   392.48 r
  data arrival time                                                                                        392.48

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.43     164.43
  clock reconvergence pessimism                                                                   0.00     164.43
  clock uncertainty                                                                              50.00     214.43
  fifo1/data_mem_reg_7__62_/clk (d04fyj03yd0b0)                                                            214.43 r
  library hold time                                                             1.00              2.57     217.00
  data required time                                                                                       217.00
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.00
  data arrival time                                                                                       -392.48
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.48


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[3] (in)                                                       15.73                       9.08 &   342.41 r
  din0[3] (net)                               2     2.32 
  place554/a (d04bfn00ynue3)                                 0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                          7.19     1.00              9.77 &   352.73 r
  n555 (net)                                  2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                          -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                   14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                          32    22.71 
  fifo0/data_mem_reg_5__3_/d (d04fyj03yd0c0)                 0.00    42.88     1.00     0.00    13.71 &   394.87 r
  data arrival time                                                                                       394.87

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             167.63     167.63
  clock reconvergence pessimism                                                                  0.00     167.63
  clock uncertainty                                                                             50.00     217.63
  fifo0/data_mem_reg_5__3_/clk (d04fyj03yd0c0)                                                            217.63 r
  library hold time                                                            1.00              1.77     219.39
  data required time                                                                                      219.39
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      219.39
  data arrival time                                                                                      -394.87
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.48


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_29__54_/d (d04fyj03yd0b0)                -0.48    50.57     1.00    -0.24    29.44 &   399.04 r
  data arrival time                                                                                         399.04

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.27     171.27
  clock reconvergence pessimism                                                                    0.00     171.27
  clock uncertainty                                                                               50.00     221.27
  fifo1/data_mem_reg_29__54_/clk (d04fyj03yd0b0)                                                            221.27 r
  library hold time                                                              1.00              2.29     223.56
  data required time                                                                                        223.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.56
  data arrival time                                                                                        -399.04
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.48


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[42] (in)                                                        12.76                       7.05 &   340.39 r
  din1[42] (net)                                2     1.75 
  route1224/a (d04bfn00ynud5)                                 -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                           6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                  1     5.30 
  place349/a (d04bfn00yduk0)                                   0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                            5.19     1.00              9.53 &   363.96 r
  n350 (net)                                    3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                            -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                      6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                             32    24.23 
  fifo1/data_mem_reg_18__42_/d (d04fyj03yd0b0)                -0.24    17.37     1.00    -0.03     2.76 &   392.17 r
  data arrival time                                                                                         392.17

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.26     164.26
  clock reconvergence pessimism                                                                    0.00     164.26
  clock uncertainty                                                                               50.00     214.26
  fifo1/data_mem_reg_18__42_/clk (d04fyj03yd0b0)                                                            214.26 r
  library hold time                                                              1.00              2.41     216.67
  data required time                                                                                        216.67
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.67
  data arrival time                                                                                        -392.17
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.50


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_14__58_/d (d04fyj03yd0b0)                 0.00    14.09     1.00     0.00     4.14 &   386.49 r
  data arrival time                                                                                         386.49

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.44     158.44
  clock reconvergence pessimism                                                                    0.00     158.44
  clock uncertainty                                                                               50.00     208.44
  fifo1/data_mem_reg_14__58_/clk (d04fyj03yd0b0)                                                            208.44 r
  library hold time                                                              1.00              2.54     210.97
  data required time                                                                                        210.97
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.97
  data arrival time                                                                                        -386.49
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.52


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_15__14_/d (d04fyj03yd0b0)                 0.00    40.28     1.00     0.00    18.39 &   386.31 r
  data arrival time                                                                                         386.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.97     158.97
  clock reconvergence pessimism                                                                    0.00     158.97
  clock uncertainty                                                                               50.00     208.97
  fifo1/data_mem_reg_15__14_/clk (d04fyj03yd0b0)                                                            208.97 r
  library hold time                                                              1.00              1.83     210.80
  data required time                                                                                        210.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.80
  data arrival time                                                                                        -386.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.52


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_31__45_/d (d04fky00yd0e0)                 0.00    28.61     1.00     0.00     5.29 &   387.37 r
  data arrival time                                                                                         387.37

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.15     163.15
  clock reconvergence pessimism                                                                    0.00     163.15
  clock uncertainty                                                                               50.00     213.15
  fifo1/data_mem_reg_31__45_/clk (d04fky00yd0e0)                                                            213.15 r
  library hold time                                                              1.00             -1.31     211.84
  data required time                                                                                        211.84
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.84
  data arrival time                                                                                        -387.37
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.52


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_27__5_/d (d04fyj03yd0c0)                -0.81    58.17     1.00    -0.08    27.70 &   390.91 r
  data arrival time                                                                                        390.91

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.57     162.57
  clock reconvergence pessimism                                                                   0.00     162.57
  clock uncertainty                                                                              50.00     212.57
  fifo1/data_mem_reg_27__5_/clk (d04fyj03yd0c0)                                                            212.57 r
  library hold time                                                             1.00              2.82     215.39
  data required time                                                                                       215.39
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.39
  data arrival time                                                                                       -390.91
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.53


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_31__9_/d (d04fky00ld0a5)                -1.20    39.90     1.00    -0.13    23.68 &   388.92 r
  data arrival time                                                                                        388.92

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.97     161.97
  clock reconvergence pessimism                                                                   0.00     161.97
  clock uncertainty                                                                              50.00     211.97
  fifo1/data_mem_reg_31__9_/clk (d04fky00ld0a5)                                                            211.97 r
  library hold time                                                             1.00              1.34     213.31
  data required time                                                                                       213.31
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.31
  data arrival time                                                                                       -388.92
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.61


  Startpoint: din1[6] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[6] (in)                                                       11.85                       6.43 &   339.77 r
  din1[6] (net)                               2     1.59 
  route22/a (d04bfn00ynud5)                                 -0.16    11.86     1.00    -0.02     0.20 &   339.97 r
  route22/o (d04bfn00ynud5)                                           5.97     1.00              8.87 &   348.84 r
  n9900 (net)                                 1     4.20 
  place404/a (d04bfn00yduo0)                                -0.53     8.51     1.00    -0.06     2.97 &   351.81 r
  place404/o (d04bfn00yduo0)                                          8.57     1.00             10.92 &   362.73 r
  n405 (net)                                 40    43.70 
  fifo1/data_mem_reg_5__6_/d (d04fyj03yd0b0)                -1.85    36.32     1.00    -0.19    22.48 &   385.21 r
  data arrival time                                                                                       385.21

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.59     157.59
  clock reconvergence pessimism                                                                  0.00     157.59
  clock uncertainty                                                                             50.00     207.59
  fifo1/data_mem_reg_5__6_/clk (d04fyj03yd0b0)                                                            207.59 r
  library hold time                                                            1.00              1.99     209.58
  data required time                                                                                      209.58
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      209.58
  data arrival time                                                                                      -385.21
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.62


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/route19/a (d04bfn00yduk0)                             -0.37    19.11     1.00    -0.04     7.75 &   388.33 r
  fifo1/route19/o (d04bfn00yduk0)                                       5.96     1.00             10.82 &   399.14 r
  fifo1/n6217 (net)                            23    16.97 
  fifo1/data_mem_reg_26__55_/d (d04fyj03yd0b0)                -0.22    15.52     1.00    -0.02     3.76 &   402.91 r
  data arrival time                                                                                         402.91

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.78     174.78
  clock reconvergence pessimism                                                                    0.00     174.78
  clock uncertainty                                                                               50.00     224.78
  fifo1/data_mem_reg_26__55_/clk (d04fyj03yd0b0)                                                            224.78 r
  library hold time                                                              1.00              2.50     227.28
  data required time                                                                                        227.28
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.28
  data arrival time                                                                                        -402.91
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.63


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_19__24_/d (d04fyj03yd0b0)                -0.72    44.07     1.00    -0.07    25.52 &   408.80 r
  data arrival time                                                                                         408.80

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.30     181.30
  clock reconvergence pessimism                                                                    0.00     181.30
  clock uncertainty                                                                               50.00     231.30
  fifo1/data_mem_reg_19__24_/clk (d04fyj03yd0b0)                                                            231.30 r
  library hold time                                                              1.00              1.87     233.17
  data required time                                                                                        233.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        233.17
  data arrival time                                                                                        -408.80
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.63


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_13__61_/d (d04fyj03yd0b0)                 0.00    23.36     1.00     0.00    10.21 &   380.26 f
  data arrival time                                                                                         380.26

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.00     159.00
  clock reconvergence pessimism                                                                    0.00     159.00
  clock uncertainty                                                                               50.00     209.00
  fifo1/data_mem_reg_13__61_/clk (d04fyj03yd0b0)                                                            209.00 r
  library hold time                                                              1.00             -4.41     204.59
  data required time                                                                                        204.59
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        204.59
  data arrival time                                                                                        -380.26
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.66


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_29__51_/d (d04fyj03yd0b0)                 0.00    35.08     1.00     0.00    18.44 &   399.45 r
  data arrival time                                                                                         399.45

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.77     171.77
  clock reconvergence pessimism                                                                    0.00     171.77
  clock uncertainty                                                                               50.00     221.77
  fifo1/data_mem_reg_29__51_/clk (d04fyj03yd0b0)                                                            221.77 r
  library hold time                                                              1.00              2.01     223.78
  data required time                                                                                        223.78
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.78
  data arrival time                                                                                        -399.45
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.67


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_2__47_/d (d04fyj03yd0b0)                 0.00    28.13     1.00     0.00    17.37 &   396.53 r
  data arrival time                                                                                        396.53

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.71     168.71
  clock reconvergence pessimism                                                                   0.00     168.71
  clock uncertainty                                                                              50.00     218.71
  fifo1/data_mem_reg_2__47_/clk (d04fyj03yd0b0)                                                            218.71 r
  library hold time                                                             1.00              2.13     220.84
  data required time                                                                                       220.84
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.84
  data arrival time                                                                                       -396.53
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.68


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_25__36_/d (d04fyj03yd0b0)                -1.82    43.43     1.00    -0.19    22.85 &   392.17 r
  data arrival time                                                                                         392.17

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.69     164.69
  clock reconvergence pessimism                                                                    0.00     164.69
  clock uncertainty                                                                               50.00     214.69
  fifo0/data_mem_reg_25__36_/clk (d04fyj03yd0b0)                                                            214.69 r
  library hold time                                                              1.00              1.79     216.48
  data required time                                                                                        216.48
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.48
  data arrival time                                                                                        -392.17
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.69


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[24] (in)                                                       13.23                       7.39 &   340.72 r
  din1[24] (net)                               2     1.84 
  place377/a (d04bfn00ynud5)                                 -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                           6.31     1.00              8.93 &   349.92 r
  n378 (net)                                   2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                            -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                      6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                            1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                           -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                     5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                           32    24.00 
  fifo1/data_mem_reg_5__24_/d (d04fyj03yd0b0)                -0.72    44.00     1.00    -0.07    24.92 &   408.20 r
  data arrival time                                                                                        408.20

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              180.70     180.70
  clock reconvergence pessimism                                                                   0.00     180.70
  clock uncertainty                                                                              50.00     230.70
  fifo1/data_mem_reg_5__24_/clk (d04fyj03yd0b0)                                                            230.70 r
  library hold time                                                             1.00              1.80     232.50
  data required time                                                                                       232.50
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       232.50
  data arrival time                                                                                       -408.20
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.70


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/data_mem_reg_29__30_/d (d04fyj03yd0b0)                 0.00    18.96     1.00     0.00     7.08 &   392.15 r
  data arrival time                                                                                         392.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.97     163.97
  clock reconvergence pessimism                                                                    0.00     163.97
  clock uncertainty                                                                               50.00     213.97
  fifo1/data_mem_reg_29__30_/clk (d04fyj03yd0b0)                                                            213.97 r
  library hold time                                                              1.00              2.43     216.40
  data required time                                                                                        216.40
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.40
  data arrival time                                                                                        -392.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.75


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_3__8_/d (d04fyj03yd0b0)                -2.93    57.29     1.00    -0.30    36.70 &   400.11 r
  data arrival time                                                                                       400.11

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             171.46     171.46
  clock reconvergence pessimism                                                                  0.00     171.46
  clock uncertainty                                                                             50.00     221.46
  fifo1/data_mem_reg_3__8_/clk (d04fyj03yd0b0)                                                            221.46 r
  library hold time                                                            1.00              2.88     224.34
  data required time                                                                                      224.34
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      224.34
  data arrival time                                                                                      -400.11
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.77


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_29__11_/d (d04fyj03yd0b0)                 0.00    30.36     1.00     0.00     6.84 &   385.57 r
  data arrival time                                                                                         385.57

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.69     157.69
  clock reconvergence pessimism                                                                    0.00     157.69
  clock uncertainty                                                                               50.00     207.69
  fifo1/data_mem_reg_29__11_/clk (d04fyj03yd0b0)                                                            207.69 r
  library hold time                                                              1.00              2.10     209.79
  data required time                                                                                        209.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.79
  data arrival time                                                                                        -385.57
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.78


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_22__46_/d (d04fyj03yd0b0)                -0.40    48.02     1.00    -0.20    15.85 &   388.72 r
  data arrival time                                                                                         388.72

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.95     160.95
  clock reconvergence pessimism                                                                    0.00     160.95
  clock uncertainty                                                                               50.00     210.95
  fifo1/data_mem_reg_22__46_/clk (d04fyj03yd0b0)                                                            210.95 r
  library hold time                                                              1.00              1.99     212.94
  data required time                                                                                        212.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.94
  data arrival time                                                                                        -388.72
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.79


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_13__21_/d (d04fyj03yd0b0)                 0.00    42.90     1.00     0.00    19.62 &   408.22 r
  data arrival time                                                                                         408.22

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.58     180.58
  clock reconvergence pessimism                                                                    0.00     180.58
  clock uncertainty                                                                               50.00     230.58
  fifo1/data_mem_reg_13__21_/clk (d04fyj03yd0b0)                                                            230.58 r
  library hold time                                                              1.00              1.79     232.37
  data required time                                                                                        232.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.37
  data arrival time                                                                                        -408.22
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.85


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_11__36_/d (d04fyj03yd0b0)                -1.84    43.89     1.00    -0.19    23.69 &   393.01 r
  data arrival time                                                                                         393.01

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.33     165.33
  clock reconvergence pessimism                                                                    0.00     165.33
  clock uncertainty                                                                               50.00     215.33
  fifo0/data_mem_reg_11__36_/clk (d04fyj03yd0b0)                                                            215.33 r
  library hold time                                                              1.00              1.82     217.15
  data required time                                                                                        217.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.15
  data arrival time                                                                                        -393.01
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.86


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[52] (in)                                                        13.87                       7.81 &   341.14 r
  din1[52] (net)                                2     1.96 
  place337/a (d04bfn00ynud5)                                  -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                           10.95     1.00              9.88 &   351.35 r
  n338 (net)                                    2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                            -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                      8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                             32    24.40 
  fifo1/data_mem_reg_21__52_/d (d04fyj03yd0c0)                 0.00    27.53     1.00     0.00     4.45 &   387.83 r
  data arrival time                                                                                         387.83

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.28     160.28
  clock reconvergence pessimism                                                                    0.00     160.28
  clock uncertainty                                                                               50.00     210.28
  fifo1/data_mem_reg_21__52_/clk (d04fyj03yd0c0)                                                            210.28 r
  library hold time                                                              1.00              1.66     211.94
  data required time                                                                                        211.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.94
  data arrival time                                                                                        -387.83
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.89


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_12__61_/d (d04fyj03yd0b0)                 0.00    23.38     1.00     0.00    10.32 &   380.37 f
  data arrival time                                                                                         380.37

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.88     158.88
  clock reconvergence pessimism                                                                    0.00     158.88
  clock uncertainty                                                                               50.00     208.88
  fifo1/data_mem_reg_12__61_/clk (d04fyj03yd0b0)                                                            208.88 r
  library hold time                                                              1.00             -4.42     204.46
  data required time                                                                                        204.46
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        204.46
  data arrival time                                                                                        -380.37
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.91


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_21__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_21__36_/d (d04fyj03yd0b0)                -1.81    43.41     1.00    -0.19    21.42 &   390.74 r
  data arrival time                                                                                         390.74

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.08     163.08
  clock reconvergence pessimism                                                                    0.00     163.08
  clock uncertainty                                                                               50.00     213.08
  fifo0/data_mem_reg_21__36_/clk (d04fyj03yd0b0)                                                            213.08 r
  library hold time                                                              1.00              1.74     214.83
  data required time                                                                                        214.83
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.83
  data arrival time                                                                                        -390.74
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.92


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_20__36_/d (d04fyj03yd0b0)                -1.81    43.43     1.00    -0.19    22.62 &   391.94 r
  data arrival time                                                                                         391.94

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.22     164.22
  clock reconvergence pessimism                                                                    0.00     164.22
  clock uncertainty                                                                               50.00     214.22
  fifo0/data_mem_reg_20__36_/clk (d04fyj03yd0b0)                                                            214.22 r
  library hold time                                                              1.00              1.80     216.01
  data required time                                                                                        216.01
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.01
  data arrival time                                                                                        -391.94
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.93


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[51] (in)                                                       12.48                       6.84 &   340.18 r
  din1[51] (net)                               2     1.69 
  place335/a (d04bfn00ynud5)                                 -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                          12.54     1.00             10.20 &   350.57 r
  n336 (net)                                   2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                           -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                     6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                            32    23.96 
  fifo1/data_mem_reg_3__51_/d (d04fyj03yd0b0)                 0.00    32.74     1.00     0.00    12.95 &   393.96 r
  data arrival time                                                                                        393.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.96     165.96
  clock reconvergence pessimism                                                                   0.00     165.96
  clock uncertainty                                                                              50.00     215.96
  fifo1/data_mem_reg_3__51_/clk (d04fyj03yd0b0)                                                            215.96 r
  library hold time                                                             1.00              2.06     218.02
  data required time                                                                                       218.02
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.02
  data arrival time                                                                                       -393.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.94


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_23__8_/d (d04fyj03yd0b0)                -2.84    55.00     1.00    -0.29    25.91 &   389.32 r
  data arrival time                                                                                        389.32

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.73     160.73
  clock reconvergence pessimism                                                                   0.00     160.73
  clock uncertainty                                                                              50.00     210.73
  fifo1/data_mem_reg_23__8_/clk (d04fyj03yd0b0)                                                            210.73 r
  library hold time                                                             1.00              2.63     213.37
  data required time                                                                                       213.37
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.37
  data arrival time                                                                                       -389.32
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.95


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_7__6_/d (d04fyj03yd0c0)                 0.00    27.89     1.00     0.00     8.64 &   389.51 r
  data arrival time                                                                                       389.51

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             161.89     161.89
  clock reconvergence pessimism                                                                  0.00     161.89
  clock uncertainty                                                                             50.00     211.89
  fifo0/data_mem_reg_7__6_/clk (d04fyj03yd0c0)                                                            211.89 r
  library hold time                                                            1.00              1.67     213.55
  data required time                                                                                      213.55
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      213.55
  data arrival time                                                                                      -389.51
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             175.95


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[2] (in)                                                        11.12                       5.91 &   339.24 r
  din1[2] (net)                                2     1.45 
  place423/a (d04bfn00ynud5)                                  0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                           7.77     1.00              9.20 &   348.62 r
  n424 (net)                                   2     6.62 
  place1340/a (d04inn00ynuc5)                                 0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                         8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                  1     4.53 
  place1354/a (d04inn00ynuf5)                                -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                         5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                  1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                           -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                     4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                            9     8.59 
  fifo1/data_mem_reg_19__2_/d (d04fyj03yd0b0)                 0.00    14.82     1.00     0.00     7.13 &   386.97 r
  data arrival time                                                                                        386.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.52     158.52
  clock reconvergence pessimism                                                                   0.00     158.52
  clock uncertainty                                                                              50.00     208.52
  fifo1/data_mem_reg_19__2_/clk (d04fyj03yd0b0)                                                            208.52 r
  library hold time                                                             1.00              2.48     211.00
  data required time                                                                                       211.00
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.00
  data arrival time                                                                                       -386.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              175.97


  Startpoint: din1[31] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__31_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[31] (in)                                                        14.39                       8.18 &   341.51 r
  din1[31] (net)                                2     2.07 
  route1242/a (d04bfn00ynud5)                                 -0.26    14.42     1.00    -0.03     0.46 &   341.98 r
  route1242/o (d04bfn00ynud5)                                           5.57     1.00              9.01 &   350.98 r
  n11103 (net)                                  1     3.53 
  place360/a (d04bfn00yd0k0)                                   0.00     7.74     1.00     0.00     2.33 &   353.32 r
  place360/o (d04bfn00yd0k0)                                            3.83     1.00              8.74 &   362.05 r
  n361 (net)                                    2     9.85 
  fifo1/place149/a (d04bfn00ynud5)                             0.00    25.05     1.00     0.00    15.58 &   377.64 r
  fifo1/place149/o (d04bfn00ynud5)                                     15.73     1.00             10.48 &   388.12 r
  fifo1/n753 (net)                             32    26.49 
  fifo1/data_mem_reg_28__31_/d (d04fyj03yd0b0)                -0.98    54.64     1.00    -0.10    10.98 &   399.10 r
  data arrival time                                                                                         399.10

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.67     170.67
  clock reconvergence pessimism                                                                    0.00     170.67
  clock uncertainty                                                                               50.00     220.67
  fifo1/data_mem_reg_28__31_/clk (d04fyj03yd0b0)                                                            220.67 r
  library hold time                                                              1.00              2.45     223.13
  data required time                                                                                        223.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.13
  data arrival time                                                                                        -399.10
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.97


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_11__54_/d (d04fyj03yd0b0)                -0.43    45.73     1.00    -0.22    17.94 &   387.54 r
  data arrival time                                                                                         387.54

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.68     159.68
  clock reconvergence pessimism                                                                    0.00     159.68
  clock uncertainty                                                                               50.00     209.68
  fifo1/data_mem_reg_11__54_/clk (d04fyj03yd0b0)                                                            209.68 r
  library hold time                                                              1.00              1.86     211.55
  data required time                                                                                        211.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.55
  data arrival time                                                                                        -387.54
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               175.99


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_9__6_/d (d04fyj03yd0b0)                 0.00    28.71     1.00     0.00     8.58 &   389.46 r
  data arrival time                                                                                       389.46

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             161.29     161.29
  clock reconvergence pessimism                                                                  0.00     161.29
  clock uncertainty                                                                             50.00     211.29
  fifo0/data_mem_reg_9__6_/clk (d04fyj03yd0b0)                                                            211.29 r
  library hold time                                                            1.00              2.16     213.44
  data required time                                                                                      213.44
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      213.44
  data arrival time                                                                                      -389.46
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             176.01


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[50] (in)                                                       11.79                       6.39 &   339.73 r
  din1[50] (net)                               2     1.57 
  route13/a (d04bfn00ynud5)                                  -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                            4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                  2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                            0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                     8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                             2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                            -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                      7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                           31    24.80 
  fifo1/data_mem_reg_8__50_/d (d04fyj03yd0b0)                 0.00    11.87     1.00     0.00     1.15 &   394.66 r
  data arrival time                                                                                        394.66

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.12     166.12
  clock reconvergence pessimism                                                                   0.00     166.12
  clock uncertainty                                                                              50.00     216.12
  fifo1/data_mem_reg_8__50_/clk (d04fyj03yd0b0)                                                            216.12 r
  library hold time                                                             1.00              2.53     218.65
  data required time                                                                                       218.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.65
  data arrival time                                                                                       -394.66
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.02


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_29__5_/d (d04fyj03yd0b0)                -0.82    58.98     1.00    -0.08    30.35 &   393.57 r
  data arrival time                                                                                        393.57

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.65     164.65
  clock reconvergence pessimism                                                                   0.00     164.65
  clock uncertainty                                                                              50.00     214.65
  fifo1/data_mem_reg_29__5_/clk (d04fyj03yd0b0)                                                            214.65 r
  library hold time                                                             1.00              2.90     217.55
  data required time                                                                                       217.55
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.55
  data arrival time                                                                                       -393.57
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.02


  Startpoint: din0[42] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[42] (in)                                                       11.51                       6.24 &   339.57 r
  din0[42] (net)                               2     1.53 
  place473/a (d04bfn00ynue3)                                  0.00    11.52     1.00     0.00     0.20 &   339.77 r
  place473/o (d04bfn00ynue3)                                           7.00     1.00              9.35 &   349.12 r
  n474 (net)                                   2     7.28 
  post_place524/a (d04bfn00yduk0)                            -1.09    15.81     1.00    -0.12     7.27 &   356.39 r
  post_place524/o (d04bfn00yduk0)                                      5.75     1.00             10.38 &   366.77 r
  n3608 (net)                                  4    14.08 
  fifo0/place163/a (d04bfn00yduk0)                           -3.78    26.43     1.00    -1.52    12.45 &   379.22 r
  fifo0/place163/o (d04bfn00yduk0)                                     5.87     1.00             10.97 &   390.19 r
  fifo0/n625 (net)                            32    24.71 
  fifo0/data_mem_reg_7__42_/d (d04fyj03yd0b0)                -0.20    19.33     1.00    -0.11     1.92 &   392.12 r
  data arrival time                                                                                        392.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.65     163.65
  clock reconvergence pessimism                                                                   0.00     163.65
  clock uncertainty                                                                              50.00     213.65
  fifo0/data_mem_reg_7__42_/clk (d04fyj03yd0b0)                                                            213.65 r
  library hold time                                                             1.00              2.43     216.08
  data required time                                                                                       216.08
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.08
  data arrival time                                                                                       -392.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.03


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_19__9_/d (d04fyj03yd0b0)                -1.25    39.43     1.00    -0.13    20.69 &   385.94 r
  data arrival time                                                                                        385.94

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.00     158.00
  clock reconvergence pessimism                                                                   0.00     158.00
  clock uncertainty                                                                              50.00     208.00
  fifo1/data_mem_reg_19__9_/clk (d04fyj03yd0b0)                                                            208.00 r
  library hold time                                                             1.00              1.87     209.87
  data required time                                                                                       209.87
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       209.87
  data arrival time                                                                                       -385.94
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.07


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_15__19_/d (d04fyj03yd0b0)                -0.56    37.19     1.00    -0.06    21.28 &   401.12 r
  data arrival time                                                                                         401.12

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.11     173.11
  clock reconvergence pessimism                                                                    0.00     173.11
  clock uncertainty                                                                               50.00     223.11
  fifo1/data_mem_reg_15__19_/clk (d04fyj03yd0b0)                                                            223.11 r
  library hold time                                                              1.00              1.92     225.03
  data required time                                                                                        225.03
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.03
  data arrival time                                                                                        -401.12
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.09


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_27__8_/d (d04fyj03yd0b0)                -2.83    54.98     1.00    -0.29    25.90 &   389.31 r
  data arrival time                                                                                        389.31

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.51     160.51
  clock reconvergence pessimism                                                                   0.00     160.51
  clock uncertainty                                                                              50.00     210.51
  fifo1/data_mem_reg_27__8_/clk (d04fyj03yd0b0)                                                            210.51 r
  library hold time                                                             1.00              2.67     213.18
  data required time                                                                                       213.18
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.18
  data arrival time                                                                                       -389.31
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.12


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[63] (in)                                                       15.54                       9.30 &   342.63 r
  din1[63] (net)                               2     2.37 
  place1403/a (d04inn00ynuc5)                                -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                        10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                  1     6.86 
  place371/a (d04inn00ynui5)                                 -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                         12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                 40    40.93 
  fifo1/data_mem_reg_9__63_/d (d04fyj03yd0b0)                -4.61    70.97     1.00    -0.72    36.21 &   397.97 r
  data arrival time                                                                                        397.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.80     167.80
  clock reconvergence pessimism                                                                   0.00     167.80
  clock uncertainty                                                                              50.00     217.80
  fifo1/data_mem_reg_9__63_/clk (d04fyj03yd0b0)                                                            217.80 r
  library hold time                                                             1.00              3.98     221.78
  data required time                                                                                       221.78
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.78
  data arrival time                                                                                       -397.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.19


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_19__21_/d (d04fyj03yd0b0)                 0.00    44.66     1.00     0.00    22.56 &   411.16 r
  data arrival time                                                                                         411.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               183.09     183.09
  clock reconvergence pessimism                                                                    0.00     183.09
  clock uncertainty                                                                               50.00     233.09
  fifo1/data_mem_reg_19__21_/clk (d04fyj03yd0b0)                                                            233.09 r
  library hold time                                                              1.00              1.85     234.95
  data required time                                                                                        234.95
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        234.95
  data arrival time                                                                                        -411.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.21


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_10__36_/d (d04fyj03yd0b0)                -1.81    43.42     1.00    -0.19    21.45 &   390.77 r
  data arrival time                                                                                         390.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.73     162.73
  clock reconvergence pessimism                                                                    0.00     162.73
  clock uncertainty                                                                               50.00     212.73
  fifo0/data_mem_reg_10__36_/clk (d04fyj03yd0b0)                                                            212.73 r
  library hold time                                                              1.00              1.79     214.52
  data required time                                                                                        214.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.52
  data arrival time                                                                                        -390.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.25


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_22__19_/d (d04fyj03yd0c0)                -0.27    19.42     1.00    -0.03     3.34 &   383.18 r
  data arrival time                                                                                         383.18

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.21     155.21
  clock reconvergence pessimism                                                                    0.00     155.21
  clock uncertainty                                                                               50.00     205.21
  fifo1/data_mem_reg_22__19_/clk (d04fyj03yd0c0)                                                            205.21 r
  library hold time                                                              1.00              1.72     206.93
  data required time                                                                                        206.93
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        206.93
  data arrival time                                                                                        -383.18
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.25


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[33] (in)                                                        12.94                       7.19 &   340.52 r
  din1[33] (net)                                2     1.79 
  place364/a (d04bfn00ynud5)                                  -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                            6.12     1.00              8.75 &   349.52 r
  n365 (net)                                    1     4.61 
  place365/a (d04bfn00yduo0)                                   0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                            5.06     1.00             10.57 &   364.64 r
  n366 (net)                                    9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                            -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                     11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                            10     9.13 
  fifo1/data_mem_reg_29__33_/d (d04fyj03yd0b0)                 0.00    15.97     1.00     0.00     3.78 &   392.84 r
  data arrival time                                                                                         392.84

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.08     164.08
  clock reconvergence pessimism                                                                    0.00     164.08
  clock uncertainty                                                                               50.00     214.08
  fifo1/data_mem_reg_29__33_/clk (d04fyj03yd0b0)                                                            214.08 r
  library hold time                                                              1.00              2.50     216.58
  data required time                                                                                        216.58
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.58
  data arrival time                                                                                        -392.84
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.26


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_6__36_/d (d04fyj03yd0b0)                -1.82    43.43     1.00    -0.19    23.01 &   392.33 r
  data arrival time                                                                                        392.33

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.27     164.27
  clock reconvergence pessimism                                                                   0.00     164.27
  clock uncertainty                                                                              50.00     214.27
  fifo0/data_mem_reg_6__36_/clk (d04fyj03yd0b0)                                                            214.27 r
  library hold time                                                             1.00              1.81     216.08
  data required time                                                                                       216.08
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.08
  data arrival time                                                                                       -392.33
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.26


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/data_mem_reg_15__30_/d (d04fyj03yd0b0)                 0.00    18.95     1.00     0.00     7.06 &   392.13 r
  data arrival time                                                                                         392.13

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.47     163.47
  clock reconvergence pessimism                                                                    0.00     163.47
  clock uncertainty                                                                               50.00     213.47
  fifo1/data_mem_reg_15__30_/clk (d04fyj03yd0b0)                                                            213.47 r
  library hold time                                                              1.00              2.40     215.87
  data required time                                                                                        215.87
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.87
  data arrival time                                                                                        -392.13
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.26


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_12__17_/d (d04fyj03yd0b0)                 0.00     9.51     1.00     0.00     1.32 &   396.81 r
  data arrival time                                                                                         396.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.91     167.91
  clock reconvergence pessimism                                                                    0.00     167.91
  clock uncertainty                                                                               50.00     217.91
  fifo1/data_mem_reg_12__17_/clk (d04fyj03yd0b0)                                                            217.91 r
  library hold time                                                              1.00              2.62     220.54
  data required time                                                                                        220.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.54
  data arrival time                                                                                        -396.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.27


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_26__14_/d (d04fyj03yd0b0)                 0.00    41.08     1.00     0.00    24.36 &   392.28 r
  data arrival time                                                                                         392.28

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.15     164.15
  clock reconvergence pessimism                                                                    0.00     164.15
  clock uncertainty                                                                               50.00     214.15
  fifo1/data_mem_reg_26__14_/clk (d04fyj03yd0b0)                                                            214.15 r
  library hold time                                                              1.00              1.85     216.01
  data required time                                                                                        216.01
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.01
  data arrival time                                                                                        -392.28
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.28


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_26__17_/d (d04fyj03yd0b0)                 0.00    16.48     1.00     0.00     6.40 &   401.89 r
  data arrival time                                                                                         401.89

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.24     173.24
  clock reconvergence pessimism                                                                    0.00     173.24
  clock uncertainty                                                                               50.00     223.24
  fifo1/data_mem_reg_26__17_/clk (d04fyj03yd0b0)                                                            223.24 r
  library hold time                                                              1.00              2.36     225.60
  data required time                                                                                        225.60
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.60
  data arrival time                                                                                        -401.89
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.29


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_17__36_/d (d04fyj03yd0b0)                -1.81    43.43     1.00    -0.19    22.42 &   391.74 r
  data arrival time                                                                                         391.74

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.65     163.65
  clock reconvergence pessimism                                                                    0.00     163.65
  clock uncertainty                                                                               50.00     213.65
  fifo0/data_mem_reg_17__36_/clk (d04fyj03yd0b0)                                                            213.65 r
  library hold time                                                              1.00              1.79     215.44
  data required time                                                                                        215.44
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.44
  data arrival time                                                                                        -391.74
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.29


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[20] (in)                                                       13.35                       7.47 &   340.80 r
  din1[20] (net)                               2     1.86 
  route1237/a (d04bfn00ynud5)                                -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                          6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                 1     5.17 
  place401/a (d04bfn00yduk0)                                 -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                           5.48     1.00             10.14 &   365.90 r
  n402 (net)                                   9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                           -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                    12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                           32    22.96 
  fifo1/data_mem_reg_2__20_/d (d04fyj03yd0b0)                -0.39    50.71     1.00    -0.20    19.28 &   403.76 r
  data arrival time                                                                                        403.76

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.09     175.09
  clock reconvergence pessimism                                                                   0.00     175.09
  clock uncertainty                                                                              50.00     225.09
  fifo1/data_mem_reg_2__20_/clk (d04fyj03yd0b0)                                                            225.09 r
  library hold time                                                             1.00              2.37     227.46
  data required time                                                                                       227.46
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.46
  data arrival time                                                                                       -403.76
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.30


  Startpoint: din1[56] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__56_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[56] (in)                                                         8.80                       4.82 &   338.16 r
  din1[56] (net)                                2     1.16 
  route28/a (d04bfn00yd0c7)                                   -0.13     8.81     1.00    -0.02     0.13 &   338.28 r
  route28/o (d04bfn00yd0c7)                                             8.61     1.00             10.59 &   348.87 r
  n9903 (net)                                   1     3.97 
  place315/a (d04bfn00yduk0)                                  -0.92    12.04     1.00    -0.11     3.49 &   352.36 r
  place315/o (d04bfn00yduk0)                                            4.43     1.00              9.46 &   361.82 r
  n316 (net)                                    2    10.28 
  fifo1/place129/a (d04bfn00yduo0)                             0.00    28.36     1.00     0.00    15.34 &   377.16 r
  fifo1/place129/o (d04bfn00yduo0)                                      5.66     1.00             12.67 &   389.83 r
  fifo1/n5103 (net)                            32    24.60 
  fifo1/data_mem_reg_26__56_/d (d04fyj03yd0b0)                -0.67    42.00     1.00    -0.07    14.33 &   404.16 r
  data arrival time                                                                                         404.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.01     176.01
  clock reconvergence pessimism                                                                    0.00     176.01
  clock uncertainty                                                                               50.00     226.01
  fifo1/data_mem_reg_26__56_/clk (d04fyj03yd0b0)                                                            226.01 r
  library hold time                                                              1.00              1.83     227.84
  data required time                                                                                        227.84
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.84
  data arrival time                                                                                        -404.16
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.32


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_13__60_/d (d04fyj03yd0b0)                 0.00    19.19     1.00     0.00     6.83 &   386.87 r
  data arrival time                                                                                         386.87

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.16     158.16
  clock reconvergence pessimism                                                                    0.00     158.16
  clock uncertainty                                                                               50.00     208.16
  fifo1/data_mem_reg_13__60_/clk (d04fyj03yd0b0)                                                            208.16 r
  library hold time                                                              1.00              2.39     210.55
  data required time                                                                                        210.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.55
  data arrival time                                                                                        -386.87
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.32


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_1__14_/d (d04fyj03yd0b0)                 0.00    41.12     1.00     0.00    23.50 &   391.42 r
  data arrival time                                                                                        391.42

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.24     163.24
  clock reconvergence pessimism                                                                   0.00     163.24
  clock uncertainty                                                                              50.00     213.24
  fifo1/data_mem_reg_1__14_/clk (d04fyj03yd0b0)                                                            213.24 r
  library hold time                                                             1.00              1.82     215.07
  data required time                                                                                       215.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.07
  data arrival time                                                                                       -391.42
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.36


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_7__8_/d (d04fyj03yd0b0)                -2.92    57.23     1.00    -0.30    35.79 &   399.20 r
  data arrival time                                                                                       399.20

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             169.87     169.87
  clock reconvergence pessimism                                                                  0.00     169.87
  clock uncertainty                                                                             50.00     219.87
  fifo1/data_mem_reg_7__8_/clk (d04fyj03yd0b0)                                                            219.87 r
  library hold time                                                            1.00              2.96     222.83
  data required time                                                                                      222.83
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      222.83
  data arrival time                                                                                      -399.20
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             176.37


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_13__19_/d (d04fyj03yd0b0)                -0.56    37.22     1.00    -0.06    21.83 &   401.68 r
  data arrival time                                                                                         401.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.33     173.33
  clock reconvergence pessimism                                                                    0.00     173.33
  clock uncertainty                                                                               50.00     223.33
  fifo1/data_mem_reg_13__19_/clk (d04fyj03yd0b0)                                                            223.33 r
  library hold time                                                              1.00              1.94     225.27
  data required time                                                                                        225.27
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.27
  data arrival time                                                                                        -401.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.42


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_21__21_/d (d04fyj03yd0b0)                 0.00    43.96     1.00     0.00    21.45 &   410.05 r
  data arrival time                                                                                         410.05

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.85     181.85
  clock reconvergence pessimism                                                                    0.00     181.85
  clock uncertainty                                                                               50.00     231.85
  fifo1/data_mem_reg_21__21_/clk (d04fyj03yd0b0)                                                            231.85 r
  library hold time                                                              1.00              1.78     233.63
  data required time                                                                                        233.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        233.63
  data arrival time                                                                                        -410.05
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.42


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[9] (in)                                                       12.24                       7.08 &   340.41 r
  din1[9] (net)                               2     1.76 
  place1772/a (d04inn00yn0b5)                               -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                        8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                 1     3.40 
  place1773/a (d04inn00ynud0)                               -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                        6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                 1     3.26 
  place407/a (d04bfn00yduo0)                                -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                          7.08     1.00             10.20 &   365.24 r
  n408 (net)                                 40    40.01 
  fifo1/data_mem_reg_4__9_/d (d04fyj03yd0b0)                -1.24    39.43     1.00    -0.13    20.58 &   385.82 r
  data arrival time                                                                                       385.82

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.52     157.52
  clock reconvergence pessimism                                                                  0.00     157.52
  clock uncertainty                                                                             50.00     207.52
  fifo1/data_mem_reg_4__9_/clk (d04fyj03yd0b0)                                                            207.52 r
  library hold time                                                            1.00              1.87     209.39
  data required time                                                                                      209.39
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      209.39
  data arrival time                                                                                      -385.82
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             176.43


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[7] (in)                                                        12.70                       7.52 &   340.85 r
  din1[7] (net)                                2     1.88 
  post_route2/a (d04inn00yn0b5)                              -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                       9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                  1     4.45 
  post_route3/a (d04inn00ynue3)                              -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                      11.37     1.00              7.93 &   358.86 r
  n406 (net)                                   5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                            -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                     11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                           16    12.28 
  fifo1/data_mem_reg_28__7_/d (d04fyj03yd0b0)                 0.00    19.99     1.00     0.00     8.84 &   384.44 r
  data arrival time                                                                                        384.44

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              155.63     155.63
  clock reconvergence pessimism                                                                   0.00     155.63
  clock uncertainty                                                                              50.00     205.63
  fifo1/data_mem_reg_28__7_/clk (d04fyj03yd0b0)                                                            205.63 r
  library hold time                                                             1.00              2.38     208.00
  data required time                                                                                       208.00
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.00
  data arrival time                                                                                       -384.44
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.43


  Startpoint: din0[40] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__40_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[40] (in)                                                       12.47                       6.87 &   340.20 r
  din0[40] (net)                               2     1.70 
  route29/a (d04bfn00ynud5)                                  -0.20    12.48     1.00    -0.02     0.27 &   340.47 r
  route29/o (d04bfn00ynud5)                                            5.84     1.00              8.44 &   348.91 r
  n9899 (net)                                  1     3.90 
  place469/a (d04bfn00yd0k0)                                  0.00     9.61     1.00     0.00     3.61 &   352.52 r
  place469/o (d04bfn00yd0k0)                                           3.45     1.00              8.99 &   361.51 r
  n470 (net)                                   3    14.74 
  fifo0/place161/a (d04bfn00ynud5)                           -2.91    43.25     1.00    -0.32    20.28 &   381.79 r
  fifo0/place161/o (d04bfn00ynud5)                                    14.09     1.00             11.12 &   392.92 r
  fifo0/n618 (net)                            32    26.66 
  fifo0/data_mem_reg_8__40_/d (d04fyj03yd0b0)                -0.62    42.27     1.00    -0.32     3.65 &   396.57 r
  data arrival time                                                                                        396.57

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.29     168.29
  clock reconvergence pessimism                                                                   0.00     168.29
  clock uncertainty                                                                              50.00     218.29
  fifo0/data_mem_reg_8__40_/clk (d04fyj03yd0b0)                                                            218.29 r
  library hold time                                                             1.00              1.83     220.12
  data required time                                                                                       220.12
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.12
  data arrival time                                                                                       -396.57
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.45


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_18__36_/d (d04fyj03yd0b0)                -1.81    43.45     1.00    -0.19    21.94 &   391.26 r
  data arrival time                                                                                         391.26

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.01     163.01
  clock reconvergence pessimism                                                                    0.00     163.01
  clock uncertainty                                                                               50.00     213.01
  fifo0/data_mem_reg_18__36_/clk (d04fyj03yd0b0)                                                            213.01 r
  library hold time                                                              1.00              1.80     214.80
  data required time                                                                                        214.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.80
  data arrival time                                                                                        -391.26
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.46


  Startpoint: din0[19] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[19] (in)                                                        13.43                       7.52 &   340.85 r
  din0[19] (net)                                2     1.88 
  place524/a (d04bfn00ynud5)                                  -0.20    13.45     1.00    -0.02     0.31 &   341.17 r
  place524/o (d04bfn00ynud5)                                            7.20     1.00              8.86 &   350.03 r
  n525 (net)                                    1     8.10 
  place525/a (d04bfn00yduk0)                                  -3.55    26.76     1.00    -1.70    11.43 &   361.46 r
  place525/o (d04bfn00yduk0)                                            5.71     1.00             11.20 &   372.66 r
  n526 (net)                                    9    21.57 
  fifo0/place188/a (d04bfn00yduo0)                            -0.22    23.96     1.00    -0.12    10.72 &   383.37 r
  fifo0/place188/o (d04bfn00yduo0)                                      5.23     1.00             12.09 &   395.46 r
  fifo0/n1110 (net)                            32    25.23 
  fifo0/data_mem_reg_11__19_/d (d04fyj03yd0b0)                 0.00    20.76     1.00     0.00     3.33 &   398.79 r
  data arrival time                                                                                         398.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.97     169.97
  clock reconvergence pessimism                                                                    0.00     169.97
  clock uncertainty                                                                               50.00     219.97
  fifo0/data_mem_reg_11__19_/clk (d04fyj03yd0b0)                                                            219.97 r
  library hold time                                                              1.00              2.32     222.29
  data required time                                                                                        222.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.29
  data arrival time                                                                                        -398.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.50


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[21] (in)                                                       12.65                       7.01 &   340.34 r
  din1[21] (net)                               2     1.74 
  route1241/a (d04bfn00ynud5)                                 0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                          4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                 1     2.80 
  place372/a (d04bfn00ynue3)                                  0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                           7.55     1.00              8.63 &   360.09 r
  n373 (net)                                   2    10.46 
  place373/a (d04bfn00nduk0)                                 -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                           7.22     1.00             13.84 &   388.59 r
  n374 (net)                                  33    26.80 
  fifo1/data_mem_reg_1__21_/d (d04fyj03yd0b0)                 0.00    33.68     1.00     0.00    15.28 &   403.88 r
  data arrival time                                                                                        403.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.42     175.42
  clock reconvergence pessimism                                                                   0.00     175.42
  clock uncertainty                                                                              50.00     225.42
  fifo1/data_mem_reg_1__21_/clk (d04fyj03yd0b0)                                                            225.42 r
  library hold time                                                             1.00              1.93     227.36
  data required time                                                                                       227.36
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.36
  data arrival time                                                                                       -403.88
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.52


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[19] (in)                                                       14.46                       8.20 &   341.53 r
  din1[19] (net)                               2     2.07 
  place399/a (d04bfn00ynud5)                                 -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                           9.97     1.00              9.87 &   351.53 r
  n400 (net)                                   2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                           -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                     6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                           32    24.86 
  fifo1/data_mem_reg_3__19_/d (d04fyj03yd0c0)                -0.54    36.28     1.00    -0.06    18.05 &   397.89 r
  data arrival time                                                                                        397.89

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.68     169.68
  clock reconvergence pessimism                                                                   0.00     169.68
  clock uncertainty                                                                              50.00     219.68
  fifo1/data_mem_reg_3__19_/clk (d04fyj03yd0c0)                                                            219.68 r
  library hold time                                                             1.00              1.67     221.35
  data required time                                                                                       221.35
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.35
  data arrival time                                                                                       -397.89
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.54


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[11] (in)                                                       13.49                       7.60 &   340.93 r
  din1[11] (net)                               2     1.90 
  route8/a (d04bfn00ynue3)                                   -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                             6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                  4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                             0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                     17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                           31    22.08 
  fifo1/data_mem_reg_5__11_/d (d04fyj03yd0b0)                 0.00    24.18     1.00     0.00     2.25 &   380.98 r
  data arrival time                                                                                        380.98

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              152.16     152.16
  clock reconvergence pessimism                                                                   0.00     152.16
  clock uncertainty                                                                              50.00     202.16
  fifo1/data_mem_reg_5__11_/clk (d04fyj03yd0b0)                                                            202.16 r
  library hold time                                                             1.00              2.23     204.39
  data required time                                                                                       204.39
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       204.39
  data arrival time                                                                                       -380.98
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.59


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[0] (in)                                                       12.45                       6.84 &   340.17 r
  din1[0] (net)                               2     1.70 
  place419/a (d04bfn00ynud5)                                -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                          8.63     1.00              8.84 &   349.30 r
  n420 (net)                                  2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                           0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                    5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                          32    25.89 
  fifo1/data_mem_reg_1__0_/d (d04fyj03yd0b0)                -0.43    47.53     1.00    -0.22    16.50 &   393.22 r
  data arrival time                                                                                       393.22

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             164.54     164.54
  clock reconvergence pessimism                                                                  0.00     164.54
  clock uncertainty                                                                             50.00     214.54
  fifo1/data_mem_reg_1__0_/clk (d04fyj03yd0b0)                                                            214.54 r
  library hold time                                                            1.00              1.96     216.50
  data required time                                                                                      216.50
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      216.50
  data arrival time                                                                                      -393.22
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             176.72


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                            -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                      5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                           29    21.40 
  fifo1/data_mem_reg_5__61_/d (d04fyj03yd0b0)                 0.00    25.16     1.00     0.00    13.05 &   383.10 f
  data arrival time                                                                                        383.10

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.85     160.85
  clock reconvergence pessimism                                                                   0.00     160.85
  clock uncertainty                                                                              50.00     210.85
  fifo1/data_mem_reg_5__61_/clk (d04fyj03yd0b0)                                                            210.85 r
  library hold time                                                             1.00             -4.53     206.31
  data required time                                                                                       206.31
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       206.31
  data arrival time                                                                                       -383.10
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.79


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_29__58_/d (d04fyj03yd0b0)                 0.00    14.74     1.00     0.00     5.31 &   387.65 r
  data arrival time                                                                                         387.65

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.30     158.30
  clock reconvergence pessimism                                                                    0.00     158.30
  clock uncertainty                                                                               50.00     208.30
  fifo1/data_mem_reg_29__58_/clk (d04fyj03yd0b0)                                                            208.30 r
  library hold time                                                              1.00              2.54     210.84
  data required time                                                                                        210.84
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.84
  data arrival time                                                                                        -387.65
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.81


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_24__19_/d (d04fyj03yd0b0)                -0.54    36.38     1.00    -0.06    19.04 &   398.89 r
  data arrival time                                                                                         398.89

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.11     170.11
  clock reconvergence pessimism                                                                    0.00     170.11
  clock uncertainty                                                                               50.00     220.11
  fifo1/data_mem_reg_24__19_/clk (d04fyj03yd0b0)                                                            220.11 r
  library hold time                                                              1.00              1.96     222.06
  data required time                                                                                        222.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.06
  data arrival time                                                                                        -398.89
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.82


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_26__29_/d (d04fyj03yd0b0)                -1.01    59.44     1.00    -0.10    33.71 &   408.94 r
  data arrival time                                                                                         408.94

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               178.97     178.97
  clock reconvergence pessimism                                                                    0.00     178.97
  clock uncertainty                                                                               50.00     228.97
  fifo1/data_mem_reg_26__29_/clk (d04fyj03yd0b0)                                                            228.97 r
  library hold time                                                              1.00              3.13     232.09
  data required time                                                                                        232.09
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.09
  data arrival time                                                                                        -408.94
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.84


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_11__49_/d (d04fyj03yd0b0)                -0.50    44.69     1.00    -0.25    11.50 &   388.68 r
  data arrival time                                                                                         388.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.99     159.99
  clock reconvergence pessimism                                                                    0.00     159.99
  clock uncertainty                                                                               50.00     209.99
  fifo1/data_mem_reg_11__49_/clk (d04fyj03yd0b0)                                                            209.99 r
  library hold time                                                              1.00              1.84     211.83
  data required time                                                                                        211.83
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.83
  data arrival time                                                                                        -388.68
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.85


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_25__51_/d (d04fyj03yd0b0)                 0.00    36.23     1.00     0.00    22.09 &   403.10 r
  data arrival time                                                                                         403.10

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.32     174.32
  clock reconvergence pessimism                                                                    0.00     174.32
  clock uncertainty                                                                               50.00     224.32
  fifo1/data_mem_reg_25__51_/clk (d04fyj03yd0b0)                                                            224.32 r
  library hold time                                                              1.00              1.93     226.24
  data required time                                                                                        226.24
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.24
  data arrival time                                                                                        -403.10
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.86


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[0] (in)                                                        12.45                       6.84 &   340.17 r
  din1[0] (net)                                2     1.70 
  place419/a (d04bfn00ynud5)                                 -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                           8.63     1.00              8.84 &   349.30 r
  n420 (net)                                   2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                            0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                     5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                           32    25.89 
  fifo1/data_mem_reg_12__0_/d (d04fyj03yd0c0)                -0.52    56.92     1.00    -0.27    28.86 &   405.58 r
  data arrival time                                                                                        405.58

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.97     175.97
  clock reconvergence pessimism                                                                   0.00     175.97
  clock uncertainty                                                                              50.00     225.97
  fifo1/data_mem_reg_12__0_/clk (d04fyj03yd0c0)                                                            225.97 r
  library hold time                                                             1.00              2.71     228.68
  data required time                                                                                       228.68
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.68
  data arrival time                                                                                       -405.58
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.90


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_27__19_/d (d04fyj03yd0b0)                -0.54    36.21     1.00    -0.06    17.26 &   397.11 r
  data arrival time                                                                                         397.11

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.27     168.27
  clock reconvergence pessimism                                                                    0.00     168.27
  clock uncertainty                                                                               50.00     218.27
  fifo1/data_mem_reg_27__19_/clk (d04fyj03yd0b0)                                                            218.27 r
  library hold time                                                              1.00              1.92     220.20
  data required time                                                                                        220.20
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.20
  data arrival time                                                                                        -397.11
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.91


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_26__24_/d (d04fyj03yd0b0)                -0.72    44.25     1.00    -0.07    26.45 &   409.73 r
  data arrival time                                                                                         409.73

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.93     180.93
  clock reconvergence pessimism                                                                    0.00     180.93
  clock uncertainty                                                                               50.00     230.93
  fifo1/data_mem_reg_26__24_/clk (d04fyj03yd0b0)                                                            230.93 r
  library hold time                                                              1.00              1.88     232.81
  data required time                                                                                        232.81
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.81
  data arrival time                                                                                        -409.73
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.92


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[60] (in)                                                        14.07                       8.18 &   341.51 r
  din1[60] (net)                                2     2.05 
  route14/a (d04inn00ynuc5)                                   -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                           10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                   2     5.56 
  route6/a (d04inn00ynue3)                                    -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                             8.85     1.00              5.95 &   355.92 r
  n323 (net)                                    8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                             -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                       6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                            26    18.98 
  fifo1/data_mem_reg_15__60_/d (d04fyj03yd0b0)                 0.00    21.28     1.00     0.00     9.79 &   389.82 r
  data arrival time                                                                                         389.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.53     160.53
  clock reconvergence pessimism                                                                    0.00     160.53
  clock uncertainty                                                                               50.00     210.53
  fifo1/data_mem_reg_15__60_/clk (d04fyj03yd0b0)                                                            210.53 r
  library hold time                                                              1.00              2.36     212.89
  data required time                                                                                        212.89
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.89
  data arrival time                                                                                        -389.82
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.93


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[46] (in)                                                       11.54                       6.20 &   339.53 r
  din1[46] (net)                               2     1.52 
  place326/a (d04bfn00ynud5)                                  0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                           9.46     1.00              9.43 &   349.14 r
  n327 (net)                                   2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                           -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                     4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                           32    24.17 
  fifo1/data_mem_reg_3__46_/d (d04fyj03yd0c0)                -0.44    52.96     1.00    -0.22    22.07 &   394.95 r
  data arrival time                                                                                        394.95

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.65     165.65
  clock reconvergence pessimism                                                                   0.00     165.65
  clock uncertainty                                                                              50.00     215.65
  fifo1/data_mem_reg_3__46_/clk (d04fyj03yd0c0)                                                            215.65 r
  library hold time                                                             1.00              2.35     218.01
  data required time                                                                                       218.01
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.01
  data arrival time                                                                                       -394.95
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.94


  Startpoint: din1[15] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[15] (in)                                                       14.63                       8.31 &   341.64 r
  din1[15] (net)                               2     2.10 
  place391/a (d04bfn00ynud5)                                 -0.23    14.66     1.00    -0.03     0.42 &   342.07 r
  place391/o (d04bfn00ynud5)                                           9.12     1.00              9.77 &   351.83 r
  n392 (net)                                   2    11.21 
  fifo1/place160/a (d04bfn00yn0f0)                           -8.14    35.23     1.00    -4.17    17.03 &   368.86 r
  fifo1/place160/o (d04bfn00yn0f0)                                    15.51     1.00             13.94 &   382.80 r
  fifo1/n10403 (net)                          32    24.26 
  fifo1/data_mem_reg_3__15_/d (d04fyj03yd0b0)                -2.28    51.02     1.00    -0.23    19.58 &   402.38 r
  data arrival time                                                                                        402.38

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.05     173.05
  clock reconvergence pessimism                                                                   0.00     173.05
  clock uncertainty                                                                              50.00     223.05
  fifo1/data_mem_reg_3__15_/clk (d04fyj03yd0b0)                                                            223.05 r
  library hold time                                                             1.00              2.38     225.43
  data required time                                                                                       225.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.43
  data arrival time                                                                                       -402.38
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              176.95


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_22__51_/d (d04fyj03yd0b0)                 0.00    27.86     1.00     0.00     8.48 &   389.49 r
  data arrival time                                                                                         389.49

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.40     160.40
  clock reconvergence pessimism                                                                    0.00     160.40
  clock uncertainty                                                                               50.00     210.40
  fifo1/data_mem_reg_22__51_/clk (d04fyj03yd0b0)                                                            210.40 r
  library hold time                                                              1.00              2.14     212.54
  data required time                                                                                        212.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.54
  data arrival time                                                                                        -389.49
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.95


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_28__63_/d (d04fyj03yd0c0)                -4.66    71.58     1.00    -0.47    41.78 &   403.54 r
  data arrival time                                                                                         403.54

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.59     172.59
  clock reconvergence pessimism                                                                    0.00     172.59
  clock uncertainty                                                                               50.00     222.59
  fifo1/data_mem_reg_28__63_/clk (d04fyj03yd0c0)                                                            222.59 r
  library hold time                                                              1.00              3.98     226.57
  data required time                                                                                        226.57
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.57
  data arrival time                                                                                        -403.54
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.96


  Startpoint: din0[18] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__18_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[18] (in)                                                        12.90                       7.15 &   340.48 r
  din0[18] (net)                                2     1.78 
  place522/a (d04bfn00ynud5)                                  -0.14    12.91     1.00    -0.08     0.24 &   340.72 r
  place522/o (d04bfn00ynud5)                                            7.54     1.00              8.81 &   349.54 r
  n523 (net)                                    2     7.91 
  place1787/a (d04bfn00ynud5)                                 -3.03    24.65     1.00    -1.39     9.05 &   358.58 r
  place1787/o (d04bfn00ynud5)                                           7.60     1.00              9.75 &   368.33 r
  n2825 (net)                                   1     9.13 
  fifo0/place187/a (d04bfn00yduk0)                            -1.77    33.03     1.00    -0.18    16.49 &   384.82 r
  fifo0/place187/o (d04bfn00yduk0)                                      6.19     1.00             11.54 &   396.37 r
  fifo0/n1090 (net)                            32    24.32 
  fifo0/data_mem_reg_10__18_/d (d04fyj03yd0b0)                 0.00    24.92     1.00     0.00     4.33 &   400.70 r
  data arrival time                                                                                         400.70

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.48     171.48
  clock reconvergence pessimism                                                                    0.00     171.48
  clock uncertainty                                                                               50.00     221.48
  fifo0/data_mem_reg_10__18_/clk (d04fyj03yd0b0)                                                            221.48 r
  library hold time                                                              1.00              2.24     223.72
  data required time                                                                                        223.72
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.72
  data arrival time                                                                                        -400.70
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               176.98


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_20__51_/d (d04fyj03yd0b0)                 0.00    36.30     1.00     0.00    22.86 &   403.88 r
  data arrival time                                                                                         403.88

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.92     174.92
  clock reconvergence pessimism                                                                    0.00     174.92
  clock uncertainty                                                                               50.00     224.92
  fifo1/data_mem_reg_20__51_/clk (d04fyj03yd0b0)                                                            224.92 r
  library hold time                                                              1.00              1.94     226.86
  data required time                                                                                        226.86
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.86
  data arrival time                                                                                        -403.88
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.02


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[3] (in)                                                       12.27                       6.72 &   340.06 r
  din1[3] (net)                               2     1.66 
  post_place291/a (d04bfn00ynud5)                           -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                     5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                 1     4.01 
  place425/a (d04bfn00yduo0)                                -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                          5.01     1.00             10.25 &   362.80 r
  n426 (net)                                  9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                     -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                              5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                           1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                     -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                             13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                          32    23.95 
  fifo1/data_mem_reg_2__3_/d (d04fyj03nd0b0)                -0.24    25.24     1.00    -0.13    10.06 &   406.25 r
  data arrival time                                                                                       406.25

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.41     176.41
  clock reconvergence pessimism                                                                  0.00     176.41
  clock uncertainty                                                                             50.00     226.41
  fifo1/data_mem_reg_2__3_/clk (d04fyj03nd0b0)                                                            226.41 r
  library hold time                                                            1.00              2.80     229.21
  data required time                                                                                      229.21
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      229.21
  data arrival time                                                                                      -406.25
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             177.04


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_12__29_/d (d04fyj03ld0b0)                -0.94    58.18     1.00    -0.10    26.83 &   402.05 r
  data arrival time                                                                                         402.05

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.66     172.66
  clock reconvergence pessimism                                                                    0.00     172.66
  clock uncertainty                                                                               50.00     222.66
  fifo1/data_mem_reg_12__29_/clk (d04fyj03ld0b0)                                                            222.66 r
  library hold time                                                              1.00              2.28     224.94
  data required time                                                                                        224.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.94
  data arrival time                                                                                        -402.05
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.11


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_13__11_/d (d04fyj03yd0b0)                 0.00    32.38     1.00     0.00     8.61 &   387.34 r
  data arrival time                                                                                         387.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.18     158.18
  clock reconvergence pessimism                                                                    0.00     158.18
  clock uncertainty                                                                               50.00     208.18
  fifo1/data_mem_reg_13__11_/clk (d04fyj03yd0b0)                                                            208.18 r
  library hold time                                                              1.00              2.05     210.23
  data required time                                                                                        210.23
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.23
  data arrival time                                                                                        -387.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.11


  Startpoint: din0[9] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[9] (in)                                                        11.89                       6.50 &   339.83 r
  din0[9] (net)                                2     1.60 
  place538/a (d04bfn00ynue3)                                  0.00    11.90     1.00     0.00     0.23 &   340.06 r
  place538/o (d04bfn00ynue3)                                           6.44     1.00              8.99 &   349.05 r
  n539 (net)                                   2    12.17 
  fifo0/place192/a (d04bfn00ynud5)                           -7.32    42.96     1.00    -3.78    21.83 &   370.88 r
  fifo0/place192/o (d04bfn00ynud5)                                     9.92     1.00             11.16 &   382.04 r
  fifo0/n1210 (net)                            8     9.81 
  fifo0/data_mem_reg_13__9_/d (d04fyj03yd0c0)                -0.42    28.12     1.00    -0.04    12.35 &   394.38 r
  data arrival time                                                                                        394.38

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.63     165.63
  clock reconvergence pessimism                                                                   0.00     165.63
  clock uncertainty                                                                              50.00     215.63
  fifo0/data_mem_reg_13__9_/clk (d04fyj03yd0c0)                                                            215.63 r
  library hold time                                                             1.00              1.63     217.26
  data required time                                                                                       217.26
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.26
  data arrival time                                                                                       -394.38
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.13


  Startpoint: din1[53] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__53_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[53] (in)                                                        11.94                       6.48 &   339.81 r
  din1[53] (net)                                2     1.60 
  place309/a (d04bfn00ynud5)                                   0.00    11.95     1.00     0.00     0.25 &   340.06 r
  place309/o (d04bfn00ynud5)                                            8.49     1.00              9.32 &   349.38 r
  n310 (net)                                    2    13.21 
  fifo1/place126/a (d04bfn00yn0e0)                            -6.92    51.54     1.00    -3.08    29.27 &   378.65 r
  fifo1/place126/o (d04bfn00yn0e0)                                     12.06     1.00             12.53 &   391.17 r
  fifo1/n450 (net)                             11     9.06 
  fifo1/data_mem_reg_12__53_/d (d04fyj03yd0b0)                -0.29    17.52     1.00    -0.03     3.80 &   394.97 r
  data arrival time                                                                                         394.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.43     165.43
  clock reconvergence pessimism                                                                    0.00     165.43
  clock uncertainty                                                                               50.00     215.43
  fifo1/data_mem_reg_12__53_/clk (d04fyj03yd0b0)                                                            215.43 r
  library hold time                                                              1.00              2.42     217.84
  data required time                                                                                        217.84
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.84
  data arrival time                                                                                        -394.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.13


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_29__19_/d (d04fyj03yd0b0)                -0.54    36.46     1.00    -0.06    18.49 &   398.34 r
  data arrival time                                                                                         398.34

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.25     169.25
  clock reconvergence pessimism                                                                    0.00     169.25
  clock uncertainty                                                                               50.00     219.25
  fifo1/data_mem_reg_29__19_/clk (d04fyj03yd0b0)                                                            219.25 r
  library hold time                                                              1.00              1.96     221.21
  data required time                                                                                        221.21
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.21
  data arrival time                                                                                        -398.34
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.13


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_31__8_/d (d04fky00ld0a5)                -2.73    55.03     1.00    -0.30    26.76 &   390.17 r
  data arrival time                                                                                        390.17

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.87     161.87
  clock reconvergence pessimism                                                                   0.00     161.87
  clock uncertainty                                                                              50.00     211.87
  fifo1/data_mem_reg_31__8_/clk (d04fky00ld0a5)                                                            211.87 r
  library hold time                                                             1.00              1.16     213.03
  data required time                                                                                       213.03
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.03
  data arrival time                                                                                       -390.17
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.14


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_30__21_/d (d04fyj03yd0b0)                 0.00    39.45     1.00     0.00    14.45 &   403.05 r
  data arrival time                                                                                         403.05

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.01     174.01
  clock reconvergence pessimism                                                                    0.00     174.01
  clock uncertainty                                                                               50.00     224.01
  fifo1/data_mem_reg_30__21_/clk (d04fyj03yd0b0)                                                            224.01 r
  library hold time                                                              1.00              1.89     225.90
  data required time                                                                                        225.90
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.90
  data arrival time                                                                                        -403.05
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.15


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_15__20_/d (d04fyj03yd0b0)                -0.40    51.19     1.00    -0.20    19.73 &   404.20 r
  data arrival time                                                                                         404.20

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.65     174.65
  clock reconvergence pessimism                                                                    0.00     174.65
  clock uncertainty                                                                               50.00     224.65
  fifo1/data_mem_reg_15__20_/clk (d04fyj03yd0b0)                                                            224.65 r
  library hold time                                                              1.00              2.41     227.05
  data required time                                                                                        227.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.05
  data arrival time                                                                                        -404.20
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.15


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[46] (in)                                                       11.54                       6.20 &   339.53 r
  din1[46] (net)                               2     1.52 
  place326/a (d04bfn00ynud5)                                  0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                           9.46     1.00              9.43 &   349.14 r
  n327 (net)                                   2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                           -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                     4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                           32    24.17 
  fifo1/data_mem_reg_8__46_/d (d04fyj03yd0c0)                -0.44    52.97     1.00    -0.22    22.15 &   395.02 r
  data arrival time                                                                                        395.02

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.53     165.53
  clock reconvergence pessimism                                                                   0.00     165.53
  clock uncertainty                                                                              50.00     215.53
  fifo1/data_mem_reg_8__46_/clk (d04fyj03yd0c0)                                                            215.53 r
  library hold time                                                             1.00              2.33     217.86
  data required time                                                                                       217.86
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.86
  data arrival time                                                                                       -395.02
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.16


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_15__5_/d (d04fyj03yd0b0)                -0.82    58.54     1.00    -0.08    30.50 &   393.72 r
  data arrival time                                                                                        393.72

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.64     163.64
  clock reconvergence pessimism                                                                   0.00     163.64
  clock uncertainty                                                                              50.00     213.64
  fifo1/data_mem_reg_15__5_/clk (d04fyj03yd0b0)                                                            213.64 r
  library hold time                                                             1.00              2.92     216.55
  data required time                                                                                       216.55
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       216.55
  data arrival time                                                                                       -393.72
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.16


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[50] (in)                                                        11.79                       6.39 &   339.73 r
  din1[50] (net)                                2     1.57 
  route13/a (d04bfn00ynud5)                                   -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                             4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                   2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                             0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                      8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                              2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                             -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                       7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                            31    24.80 
  fifo1/data_mem_reg_15__50_/d (d04fyj03yd0b0)                 0.00    12.76     1.00     0.00     4.54 &   398.05 r
  data arrival time                                                                                         398.05

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.27     168.27
  clock reconvergence pessimism                                                                    0.00     168.27
  clock uncertainty                                                                               50.00     218.27
  fifo1/data_mem_reg_15__50_/clk (d04fyj03yd0b0)                                                            218.27 r
  library hold time                                                              1.00              2.61     220.88
  data required time                                                                                        220.88
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.88
  data arrival time                                                                                        -398.05
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.17


  Startpoint: din1[38] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__38_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[38] (in)                                                        12.44                       6.84 &   340.17 r
  din1[38] (net)                                2     1.70 
  route1218/a (d04bfn00ynud5)                                  0.00    12.45     1.00     0.00     0.28 &   340.45 r
  route1218/o (d04bfn00ynud5)                                           5.94     1.00              8.36 &   348.81 r
  n11085 (net)                                  1     3.81 
  place341/a (d04bfn00yduk0)                                  -0.50     9.23     1.00    -0.06     3.14 &   351.96 r
  place341/o (d04bfn00yduk0)                                            4.07     1.00              8.64 &   360.59 r
  n342 (net)                                    2    11.88 
  fifo1/place140/a (d04bfn00ynud5)                            -0.45    28.94     1.00    -0.05    18.40 &   378.99 r
  fifo1/place140/o (d04bfn00ynud5)                                      9.10     1.00             10.42 &   389.41 r
  fifo1/n724 (net)                              6     7.09 
  fifo1/data_mem_reg_17__38_/d (d04fyj03yd0b0)                -1.18    14.43     1.00    -0.13     3.04 &   392.45 r
  data arrival time                                                                                         392.45

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.79     162.79
  clock reconvergence pessimism                                                                    0.00     162.79
  clock uncertainty                                                                               50.00     212.79
  fifo1/data_mem_reg_17__38_/clk (d04fyj03yd0b0)                                                            212.79 r
  library hold time                                                              1.00              2.49     215.28
  data required time                                                                                        215.28
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.28
  data arrival time                                                                                        -392.45
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.17


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[19] (in)                                                       14.46                       8.20 &   341.53 r
  din1[19] (net)                               2     2.07 
  place399/a (d04bfn00ynud5)                                 -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                           9.97     1.00              9.87 &   351.53 r
  n400 (net)                                   2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                           -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                     6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                           32    24.86 
  fifo1/data_mem_reg_6__19_/d (d04fyj03yd0c0)                -0.54    36.46     1.00    -0.06    18.43 &   398.28 r
  data arrival time                                                                                        398.28

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.42     169.42
  clock reconvergence pessimism                                                                   0.00     169.42
  clock uncertainty                                                                              50.00     219.42
  fifo1/data_mem_reg_6__19_/clk (d04fyj03yd0c0)                                                            219.42 r
  library hold time                                                             1.00              1.67     221.09
  data required time                                                                                       221.09
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.09
  data arrival time                                                                                       -398.28
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.18


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[1] (in)                                                        12.30                       7.29 &   340.63 r
  din0[1] (net)                                2     1.82 
  route19/a (d04inn00yn0b5)                                  -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                           8.55     1.00              7.34 &   348.22 f
  n551 (net)                                   1     3.99 
  route20/a (d04inn00ynuh5)                                   0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                           9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                  9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                            0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                    11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                           10     9.02 
  fifo0/data_mem_reg_24__1_/d (d04fyj03yd0c0)                -0.27    18.11     1.00    -0.03     6.79 &   389.74 r
  data arrival time                                                                                        389.74

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.80     160.80
  clock reconvergence pessimism                                                                   0.00     160.80
  clock uncertainty                                                                              50.00     210.80
  fifo0/data_mem_reg_24__1_/clk (d04fyj03yd0c0)                                                            210.80 r
  library hold time                                                             1.00              1.74     212.53
  data required time                                                                                       212.53
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.53
  data arrival time                                                                                       -389.74
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.21


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[29] (in)                                                        12.12                       6.66 &   339.99 r
  din1[29] (net)                                2     1.65 
  place356/a (d04bfn00ynue3)                                  -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                            7.20     1.00              9.40 &   349.55 r
  n357 (net)                                    2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                            -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                     12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                             32    23.80 
  fifo1/data_mem_reg_15__29_/d (d04fyj03yd0b0)                -0.99    58.93     1.00    -0.10    30.55 &   405.78 r
  data arrival time                                                                                         405.78

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.50     175.50
  clock reconvergence pessimism                                                                    0.00     175.50
  clock uncertainty                                                                               50.00     225.50
  fifo1/data_mem_reg_15__29_/clk (d04fyj03yd0b0)                                                            225.50 r
  library hold time                                                              1.00              3.05     228.56
  data required time                                                                                        228.56
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.56
  data arrival time                                                                                        -405.78
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.22


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_21__49_/d (d04fyj03yd0b0)                -0.49    44.64     1.00    -0.25    11.55 &   388.73 r
  data arrival time                                                                                         388.73

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.66     159.66
  clock reconvergence pessimism                                                                    0.00     159.66
  clock uncertainty                                                                               50.00     209.66
  fifo1/data_mem_reg_21__49_/clk (d04fyj03yd0b0)                                                            209.66 r
  library hold time                                                              1.00              1.82     211.49
  data required time                                                                                        211.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.49
  data arrival time                                                                                        -388.73
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.24


  Startpoint: din0[0] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[0] (in)                                                        12.74                       7.09 &   340.43 r
  din0[0] (net)                                2     1.77 
  place548/a (d04bfn00ynue3)                                 -0.19    12.76     1.00    -0.02     0.32 &   340.75 r
  place548/o (d04bfn00ynue3)                                           6.65     1.00              9.12 &   349.87 r
  n549 (net)                                   2    10.14 
  post_place236/a (d04bfn00yduk0)                            -4.91    30.91     1.00    -2.51    10.33 &   360.20 r
  post_place236/o (d04bfn00yduk0)                                      6.64     1.00             11.75 &   371.95 r
  n3300 (net)                                  3    15.69 
  fifo0/place194/a (d04bfn00ynud5)                           -1.80    21.45     1.00    -0.19    12.84 &   384.79 r
  fifo0/place194/o (d04bfn00ynud5)                                     8.40     1.00             10.27 &   395.06 r
  fifo0/n1260 (net)                            6     6.03 
  fifo0/data_mem_reg_19__0_/d (d04fyj03yd0b0)                 0.00    11.10     1.00     0.00     2.80 &   397.86 r
  data arrival time                                                                                        397.86

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.14     168.14
  clock reconvergence pessimism                                                                   0.00     168.14
  clock uncertainty                                                                              50.00     218.14
  fifo0/data_mem_reg_19__0_/clk (d04fyj03yd0b0)                                                            218.14 r
  library hold time                                                             1.00              2.45     220.59
  data required time                                                                                       220.59
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.59
  data arrival time                                                                                       -397.86
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.27


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_5__54_/d (d04fyj03yd0b0)                -0.47    49.80     1.00    -0.24    25.77 &   395.37 r
  data arrival time                                                                                        395.37

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.87     165.87
  clock reconvergence pessimism                                                                   0.00     165.87
  clock uncertainty                                                                              50.00     215.87
  fifo1/data_mem_reg_5__54_/clk (d04fyj03yd0b0)                                                            215.87 r
  library hold time                                                             1.00              2.20     218.07
  data required time                                                                                       218.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.07
  data arrival time                                                                                       -395.37
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.30


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_26__12_/d (d04fyj03yd0c0)                 0.00    31.44     1.00     0.00    13.14 &   394.33 r
  data arrival time                                                                                         394.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.35     165.35
  clock reconvergence pessimism                                                                    0.00     165.35
  clock uncertainty                                                                               50.00     215.35
  fifo1/data_mem_reg_26__12_/clk (d04fyj03yd0c0)                                                            215.35 r
  library hold time                                                              1.00              1.67     217.02
  data required time                                                                                        217.02
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.02
  data arrival time                                                                                        -394.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.31


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_2__54_/d (d04fyj03yd0b0)                -0.47    49.64     1.00    -0.24    24.75 &   394.35 r
  data arrival time                                                                                        394.35

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.85     164.85
  clock reconvergence pessimism                                                                   0.00     164.85
  clock uncertainty                                                                              50.00     214.85
  fifo1/data_mem_reg_2__54_/clk (d04fyj03yd0b0)                                                            214.85 r
  library hold time                                                             1.00              2.17     217.02
  data required time                                                                                       217.02
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.02
  data arrival time                                                                                       -394.35
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.32


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[29] (in)                                                       12.12                       6.66 &   339.99 r
  din1[29] (net)                               2     1.65 
  place356/a (d04bfn00ynue3)                                 -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                           7.20     1.00              9.40 &   349.55 r
  n357 (net)                                   2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                           -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                    12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                            32    23.80 
  fifo1/data_mem_reg_3__29_/d (d04fyj03yd0c0)                -1.01    59.61     1.00    -0.10    35.45 &   410.68 r
  data arrival time                                                                                        410.68

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              180.28     180.28
  clock reconvergence pessimism                                                                   0.00     180.28
  clock uncertainty                                                                              50.00     230.28
  fifo1/data_mem_reg_3__29_/clk (d04fyj03yd0c0)                                                            230.28 r
  library hold time                                                             1.00              3.07     233.35
  data required time                                                                                       233.35
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       233.35
  data arrival time                                                                                       -410.68
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.33


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_26__5_/d (d04fyj03yd0c0)                -0.83    59.25     1.00    -0.09    32.62 &   395.84 r
  data arrival time                                                                                        395.84

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.51     165.51
  clock reconvergence pessimism                                                                   0.00     165.51
  clock uncertainty                                                                              50.00     215.51
  fifo1/data_mem_reg_26__5_/clk (d04fyj03yd0c0)                                                            215.51 r
  library hold time                                                             1.00              2.99     218.50
  data required time                                                                                       218.50
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.50
  data arrival time                                                                                       -395.84
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.33


  Startpoint: din1[57] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__57_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[57] (in)                                                        12.84                       7.16 &   340.49 r
  din1[57] (net)                                2     1.78 
  place317/a (d04bfn00ynue3)                                  -0.15    12.86     1.00    -0.08     0.22 &   340.71 r
  place317/o (d04bfn00ynue3)                                            6.94     1.00              9.45 &   350.16 r
  n318 (net)                                    2    11.98 
  fifo1/place130/a (d04bfn00ynud5)                            -3.65    46.31     1.00    -0.37    28.40 &   378.55 r
  fifo1/place130/o (d04bfn00ynud5)                                     16.39     1.00             11.53 &   390.09 r
  fifo1/n540 (net)                             32    24.29 
  fifo1/data_mem_reg_10__57_/d (d04fyj03yd0b0)                -0.44    54.01     1.00    -0.22    11.51 &   401.59 r
  data arrival time                                                                                         401.59

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.72     171.72
  clock reconvergence pessimism                                                                    0.00     171.72
  clock uncertainty                                                                               50.00     221.72
  fifo1/data_mem_reg_10__57_/clk (d04fyj03yd0b0)                                                            221.72 r
  library hold time                                                              1.00              2.52     224.24
  data required time                                                                                        224.24
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.24
  data arrival time                                                                                        -401.59
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.36


  Startpoint: test_si2 (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__68_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                  0.00       0.00
  input external delay                                                                            333.33     333.33 r
  test_si2 (in)                                                         11.48                       6.22 &   339.55 r
  test_si2 (net)                                 2     1.53 
  route37/a (d04bfn00ynue3)                                     0.00    11.49     1.00     0.00     0.22 &   339.78 r
  route37/o (d04bfn00ynue3)                                              5.99     1.00              8.73 &   348.51 r
  n9907 (net)                                    1    14.46 
  fifo1/data_mem_reg_20__68_/si (d04fyj03yd0b0)                -7.84    60.44     1.00    -3.40    36.63 &   385.14 r
  data arrival time                                                                                          385.14

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                170.65     170.65
  clock reconvergence pessimism                                                                     0.00     170.65
  clock uncertainty                                                                                50.00     220.65
  fifo1/data_mem_reg_20__68_/clk (d04fyj03yd0b0)                                                             220.65 r
  library hold time                                                               1.00            -12.89     207.76
  data required time                                                                                         207.76
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.76
  data arrival time                                                                                         -385.14
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                177.38


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_14__5_/d (d04fyj03yd0b0)                -0.83    59.20     1.00    -0.09    32.38 &   395.59 r
  data arrival time                                                                                        395.59

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.20     165.20
  clock reconvergence pessimism                                                                   0.00     165.20
  clock uncertainty                                                                              50.00     215.20
  fifo1/data_mem_reg_14__5_/clk (d04fyj03yd0b0)                                                            215.20 r
  library hold time                                                             1.00              2.99     218.19
  data required time                                                                                       218.19
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.19
  data arrival time                                                                                       -395.59
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.40


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_24__51_/d (d04fyj03yd0c0)                 0.00    27.85     1.00     0.00     8.35 &   389.36 r
  data arrival time                                                                                         389.36

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.19     160.19
  clock reconvergence pessimism                                                                    0.00     160.19
  clock uncertainty                                                                               50.00     210.19
  fifo1/data_mem_reg_24__51_/clk (d04fyj03yd0c0)                                                            210.19 r
  library hold time                                                              1.00              1.69     211.88
  data required time                                                                                        211.88
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.88
  data arrival time                                                                                        -389.36
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.48


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[62] (in)                                                       12.59                       6.95 &   340.28 r
  din1[62] (net)                               2     1.73 
  route42/a (d04bfn00ynud5)                                  -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                            5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                  2     3.98 
  place305/a (d04bfn00ynud5)                                  0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                           7.74     1.00              8.43 &   359.51 r
  n306 (net)                                   3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                           -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                     9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                           11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                           -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                    10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                           12     8.34 
  fifo1/data_mem_reg_2__62_/d (d04fyj03yd0b0)                 0.00    12.17     1.00     0.00     3.41 &   393.19 r
  data arrival time                                                                                        393.19

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.06     163.06
  clock reconvergence pessimism                                                                   0.00     163.06
  clock uncertainty                                                                              50.00     213.06
  fifo1/data_mem_reg_2__62_/clk (d04fyj03yd0b0)                                                            213.06 r
  library hold time                                                             1.00              2.63     215.68
  data required time                                                                                       215.68
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.68
  data arrival time                                                                                       -393.19
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.51


  Startpoint: din1[9] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[9] (in)                                                        12.24                       7.08 &   340.41 r
  din1[9] (net)                                2     1.76 
  place1772/a (d04inn00yn0b5)                                -0.14    12.26     1.00    -0.08     0.20 &   340.62 r
  place1772/o1 (d04inn00yn0b5)                                         8.03     1.00              5.90 &   346.51 f
  n2810 (net)                                  1     3.40 
  place1773/a (d04inn00ynud0)                                -0.74     9.32     1.00    -0.29     1.91 &   348.42 f
  place1773/o1 (d04inn00ynud0)                                         6.13     1.00              5.17 &   353.60 r
  n2811 (net)                                  1     3.26 
  place407/a (d04bfn00yduo0)                                 -0.79     7.63     1.00    -0.47     1.45 &   355.04 r
  place407/o (d04bfn00yduo0)                                           7.08     1.00             10.20 &   365.24 r
  n408 (net)                                  40    40.01 
  fifo1/data_mem_reg_10__9_/d (d04fyj03yd0b0)                -1.25    39.96     1.00    -0.13    24.52 &   389.76 r
  data arrival time                                                                                        389.76

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.42     160.42
  clock reconvergence pessimism                                                                   0.00     160.42
  clock uncertainty                                                                              50.00     210.42
  fifo1/data_mem_reg_10__9_/clk (d04fyj03yd0b0)                                                            210.42 r
  library hold time                                                             1.00              1.82     212.23
  data required time                                                                                       212.23
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.23
  data arrival time                                                                                       -389.76
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.53


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[24] (in)                                                       13.23                       7.39 &   340.72 r
  din1[24] (net)                               2     1.84 
  place377/a (d04bfn00ynud5)                                 -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                           6.31     1.00              8.93 &   349.92 r
  n378 (net)                                   2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                            -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                      6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                            1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                           -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                     5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                           32    24.00 
  fifo1/data_mem_reg_3__24_/d (d04fyj03yd0b0)                -0.73    44.37     1.00    -0.07    27.16 &   410.44 r
  data arrival time                                                                                        410.44

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              181.02     181.02
  clock reconvergence pessimism                                                                   0.00     181.02
  clock uncertainty                                                                              50.00     231.02
  fifo1/data_mem_reg_3__24_/clk (d04fyj03yd0b0)                                                            231.02 r
  library hold time                                                             1.00              1.86     232.88
  data required time                                                                                       232.88
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       232.88
  data arrival time                                                                                       -410.44
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.56


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[19] (in)                                                       14.46                       8.20 &   341.53 r
  din1[19] (net)                               2     2.07 
  place399/a (d04bfn00ynud5)                                 -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                           9.97     1.00              9.87 &   351.53 r
  n400 (net)                                   2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                           -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                     6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                           32    24.86 
  fifo1/data_mem_reg_5__19_/d (d04fyj03yd0b0)                -0.54    36.39     1.00    -0.06    19.13 &   398.98 r
  data arrival time                                                                                        398.98

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.42     169.42
  clock reconvergence pessimism                                                                   0.00     169.42
  clock uncertainty                                                                              50.00     219.42
  fifo1/data_mem_reg_5__19_/clk (d04fyj03yd0b0)                                                            219.42 r
  library hold time                                                             1.00              1.98     221.40
  data required time                                                                                       221.40
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.40
  data arrival time                                                                                       -398.98
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.57


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_21__51_/d (d04fyj03yd0b0)                 0.00    27.93     1.00     0.00     9.08 &   390.09 r
  data arrival time                                                                                         390.09

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.34     160.34
  clock reconvergence pessimism                                                                    0.00     160.34
  clock uncertainty                                                                               50.00     210.34
  fifo1/data_mem_reg_21__51_/clk (d04fyj03yd0b0)                                                            210.34 r
  library hold time                                                              1.00              2.17     212.51
  data required time                                                                                        212.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.51
  data arrival time                                                                                        -390.09
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.58


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[1] (in)                                                       12.30                       7.29 &   340.63 r
  din0[1] (net)                               2     1.82 
  route19/a (d04inn00yn0b5)                                 -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                          8.55     1.00              7.34 &   348.22 f
  n551 (net)                                  1     3.99 
  route20/a (d04inn00ynuh5)                                  0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                          9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                 9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                           0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                   11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                          10     9.02 
  fifo0/data_mem_reg_7__1_/d (d04fyj03yd0c0)                -0.26    18.02     1.00    -0.03     6.18 &   389.14 r
  data arrival time                                                                                       389.14

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             159.83     159.83
  clock reconvergence pessimism                                                                  0.00     159.83
  clock uncertainty                                                                             50.00     209.83
  fifo0/data_mem_reg_7__1_/clk (d04fyj03yd0c0)                                                            209.83 r
  library hold time                                                            1.00              1.68     211.51
  data required time                                                                                      211.51
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      211.51
  data arrival time                                                                                      -389.14
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             177.63


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/data_mem_reg_19__10_/d (d04fyj03yd0b0)                -0.35    21.45     1.00    -0.04     9.38 &   387.79 r
  data arrival time                                                                                         387.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.84     157.84
  clock reconvergence pessimism                                                                    0.00     157.84
  clock uncertainty                                                                               50.00     207.84
  fifo1/data_mem_reg_19__10_/clk (d04fyj03yd0b0)                                                            207.84 r
  library hold time                                                              1.00              2.31     210.15
  data required time                                                                                        210.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.15
  data arrival time                                                                                        -387.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.64


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[33] (in)                                                        12.94                       7.19 &   340.52 r
  din1[33] (net)                                2     1.79 
  place364/a (d04bfn00ynud5)                                  -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                            6.12     1.00              8.75 &   349.52 r
  n365 (net)                                    1     4.61 
  place365/a (d04bfn00yduo0)                                   0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                            5.06     1.00             10.57 &   364.64 r
  n366 (net)                                    9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                            -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                     11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                            10     9.13 
  fifo1/data_mem_reg_12__33_/d (d04fyj03yd0b0)                 0.00    17.67     1.00     0.00     6.02 &   395.08 r
  data arrival time                                                                                         395.08

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.01     165.01
  clock reconvergence pessimism                                                                    0.00     165.01
  clock uncertainty                                                                               50.00     215.01
  fifo1/data_mem_reg_12__33_/clk (d04fyj03yd0b0)                                                            215.01 r
  library hold time                                                              1.00              2.43     217.44
  data required time                                                                                        217.44
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.44
  data arrival time                                                                                        -395.08
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.64


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_26__19_/d (d04fyj03yd0b0)                -0.56    37.24     1.00    -0.06    22.24 &   402.09 r
  data arrival time                                                                                         402.09

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.56     172.56
  clock reconvergence pessimism                                                                    0.00     172.56
  clock uncertainty                                                                               50.00     222.56
  fifo1/data_mem_reg_26__19_/clk (d04fyj03yd0b0)                                                            222.56 r
  library hold time                                                              1.00              1.87     224.43
  data required time                                                                                        224.43
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.43
  data arrival time                                                                                        -402.09
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.66


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[2] (in)                                                        11.12                       5.91 &   339.24 r
  din1[2] (net)                                2     1.45 
  place423/a (d04bfn00ynud5)                                  0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                           7.77     1.00              9.20 &   348.62 r
  n424 (net)                                   2     6.62 
  place1340/a (d04inn00ynuc5)                                 0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                         8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                  1     4.53 
  place1354/a (d04inn00ynuf5)                                -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                         5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                  1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                           -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                     4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                            9     8.59 
  fifo1/route20/a (d04bfn00yd0k0)                             0.00    15.05     1.00     0.00     7.50 &   387.34 r
  fifo1/route20/o (d04bfn00yd0k0)                                      6.86     1.00             10.98 &   398.31 r
  fifo1/n6226 (net)                           24    18.16 
  fifo1/data_mem_reg_24__2_/d (d04fyj03yd0b0)                 0.00    17.56     1.00     0.00     8.14 &   406.46 r
  data arrival time                                                                                        406.46

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.36     176.36
  clock reconvergence pessimism                                                                   0.00     176.36
  clock uncertainty                                                                              50.00     226.36
  fifo1/data_mem_reg_24__2_/clk (d04fyj03yd0b0)                                                            226.36 r
  library hold time                                                             1.00              2.43     228.79
  data required time                                                                                       228.79
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.79
  data arrival time                                                                                       -406.46
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.67


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_3__6_/d (d04fyj03yd0c0)                 0.00    27.89     1.00     0.00     8.71 &   389.59 r
  data arrival time                                                                                       389.59

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             160.30     160.30
  clock reconvergence pessimism                                                                  0.00     160.30
  clock uncertainty                                                                             50.00     210.30
  fifo0/data_mem_reg_3__6_/clk (d04fyj03yd0c0)                                                            210.30 r
  library hold time                                                            1.00              1.59     211.89
  data required time                                                                                      211.89
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      211.89
  data arrival time                                                                                      -389.59
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             177.70


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_15__51_/d (d04fyj03yd0b0)                 0.00    35.02     1.00     0.00    17.78 &   398.79 r
  data arrival time                                                                                         398.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.04     169.04
  clock reconvergence pessimism                                                                    0.00     169.04
  clock uncertainty                                                                               50.00     219.04
  fifo1/data_mem_reg_15__51_/clk (d04fyj03yd0b0)                                                            219.04 r
  library hold time                                                              1.00              2.02     221.06
  data required time                                                                                        221.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.06
  data arrival time                                                                                        -398.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.73


  Startpoint: din1[48] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__48_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[48] (in)                                                       12.38                       6.79 &   340.13 r
  din1[48] (net)                               2     1.68 
  place328/a (d04bfn00ynud5)                                 -0.23    12.39     1.00    -0.03     0.26 &   340.38 r
  place328/o (d04bfn00ynud5)                                           7.05     1.00              9.61 &   350.00 r
  n329 (net)                                   2     5.33 
  place1790/a (d04inn00ynub3)                                 0.00     7.25     1.00     0.00     0.40 &   350.40 r
  place1790/o1 (d04inn00ynub3)                                         5.15     1.00              5.05 &   355.46 f
  n2828 (net)                                  1     1.83 
  place1791/a (d04inn00ynud0)                                -0.23     5.22     1.00    -0.04     0.39 &   355.84 f
  place1791/o1 (d04inn00ynud0)                                         7.47     1.00              4.23 &   360.07 r
  n2829 (net)                                  1     8.48 
  fifo1/place134/a (d04bfn00yduk0)                           -5.59    31.27     1.00    -2.99    13.02 &   373.09 r
  fifo1/place134/o (d04bfn00yduk0)                                     5.33     1.00             11.21 &   384.30 r
  fifo1/n670 (net)                            32    24.83 
  fifo1/data_mem_reg_1__48_/d (d04fyj03yd0b0)                -0.84    51.04     1.00    -0.09    18.59 &   402.89 r
  data arrival time                                                                                        402.89

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.95     172.95
  clock reconvergence pessimism                                                                   0.00     172.95
  clock uncertainty                                                                              50.00     222.95
  fifo1/data_mem_reg_1__48_/clk (d04fyj03yd0b0)                                                            222.95 r
  library hold time                                                             1.00              2.20     225.15
  data required time                                                                                       225.15
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.15
  data arrival time                                                                                       -402.89
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.74


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[12] (in)                                                       15.53                       8.92 &   342.25 r
  din1[12] (net)                               2     2.27 
  place411/a (d04bfn00ynud5)                                 -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                           7.41     1.00              8.77 &   351.27 r
  n412 (net)                                   2     5.80 
  place1809/a (d04bfn00ynud5)                                -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                          6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                  1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                            0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                     5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                           32    22.74 
  fifo1/data_mem_reg_2__12_/d (d04fyj03yd0b0)                 0.00    33.77     1.00     0.00    20.23 &   401.42 r
  data arrival time                                                                                        401.42

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              171.61     171.61
  clock reconvergence pessimism                                                                   0.00     171.61
  clock uncertainty                                                                              50.00     221.61
  fifo1/data_mem_reg_2__12_/clk (d04fyj03yd0b0)                                                            221.61 r
  library hold time                                                             1.00              2.02     223.63
  data required time                                                                                       223.63
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       223.63
  data arrival time                                                                                       -401.42
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.79


  Startpoint: din1[56] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__56_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[56] (in)                                                         8.80                       4.82 &   338.16 r
  din1[56] (net)                                2     1.16 
  route28/a (d04bfn00yd0c7)                                   -0.13     8.81     1.00    -0.02     0.13 &   338.28 r
  route28/o (d04bfn00yd0c7)                                             8.61     1.00             10.59 &   348.87 r
  n9903 (net)                                   1     3.97 
  place315/a (d04bfn00yduk0)                                  -0.92    12.04     1.00    -0.11     3.49 &   352.36 r
  place315/o (d04bfn00yduk0)                                            4.43     1.00              9.46 &   361.82 r
  n316 (net)                                    2    10.28 
  fifo1/place129/a (d04bfn00yduo0)                             0.00    28.36     1.00     0.00    15.34 &   377.16 r
  fifo1/place129/o (d04bfn00yduo0)                                      5.66     1.00             12.67 &   389.83 r
  fifo1/n5103 (net)                            32    24.60 
  fifo1/data_mem_reg_24__56_/d (d04fyj03yd0b0)                -0.18    12.86     1.00    -0.02     2.29 &   392.12 r
  data arrival time                                                                                         392.12

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.71     161.71
  clock reconvergence pessimism                                                                    0.00     161.71
  clock uncertainty                                                                               50.00     211.71
  fifo1/data_mem_reg_24__56_/clk (d04fyj03yd0b0)                                                            211.71 r
  library hold time                                                              1.00              2.58     214.29
  data required time                                                                                        214.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.29
  data arrival time                                                                                        -392.12
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.83


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_5__58_/d (d04fyj03yd0b0)                 0.00    17.46     1.00     0.00     8.74 &   391.08 r
  data arrival time                                                                                        391.08

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.77     160.77
  clock reconvergence pessimism                                                                   0.00     160.77
  clock uncertainty                                                                              50.00     210.77
  fifo1/data_mem_reg_5__58_/clk (d04fyj03yd0b0)                                                            210.77 r
  library hold time                                                             1.00              2.45     213.22
  data required time                                                                                       213.22
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.22
  data arrival time                                                                                       -391.08
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.86


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[50] (in)                                                        11.79                       6.39 &   339.73 r
  din1[50] (net)                                2     1.57 
  route13/a (d04bfn00ynud5)                                   -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                             4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                   2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                             0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                      8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                              2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                             -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                       7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                            31    24.80 
  fifo1/data_mem_reg_26__50_/d (d04fyj03yd0b0)                 0.00    31.31     1.00     0.00    13.13 &   406.64 r
  data arrival time                                                                                         406.64

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.66     176.66
  clock reconvergence pessimism                                                                    0.00     176.66
  clock uncertainty                                                                               50.00     226.66
  fifo1/data_mem_reg_26__50_/clk (d04fyj03yd0b0)                                                            226.66 r
  library hold time                                                              1.00              2.10     228.76
  data required time                                                                                        228.76
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.76
  data arrival time                                                                                        -406.64
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               177.88


  Startpoint: din0[15] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[15] (in)                                                       13.16                       7.34 &   340.67 r
  din0[15] (net)                               2     1.83 
  place516/a (d04bfn00ynud5)                                 -0.23    13.18     1.00    -0.03     0.33 &   341.01 r
  place516/o (d04bfn00ynud5)                                           7.26     1.00              8.97 &   349.98 r
  n517 (net)                                   1     6.96 
  place517/a (d04bfn00yduk0)                                 -2.08    19.47     1.00    -0.61     8.77 &   358.75 r
  place517/o (d04bfn00yduk0)                                           6.06     1.00             10.65 &   369.40 r
  n518 (net)                                   9    22.27 
  fifo0/place184/a (d04bfn00yduk0)                           -0.35    32.52     1.00    -0.18    15.99 &   385.39 r
  fifo0/place184/o (d04bfn00yduk0)                                     5.66     1.00             11.45 &   396.84 r
  fifo0/n1040 (net)                           32    24.78 
  fifo0/data_mem_reg_3__15_/d (d04fyj03yd0b0)                -0.34    24.58     1.00    -0.04     4.00 &   400.83 r
  data arrival time                                                                                        400.83

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.66     170.66
  clock reconvergence pessimism                                                                   0.00     170.66
  clock uncertainty                                                                              50.00     220.66
  fifo0/data_mem_reg_3__15_/clk (d04fyj03yd0b0)                                                            220.66 r
  library hold time                                                             1.00              2.28     222.94
  data required time                                                                                       222.94
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.94
  data arrival time                                                                                       -400.83
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.90


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_2__44_/d (d04fyj03yd0b0)                -0.42    38.76     1.00    -0.22    21.22 &   398.88 r
  data arrival time                                                                                        398.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.01     169.01
  clock reconvergence pessimism                                                                   0.00     169.01
  clock uncertainty                                                                              50.00     219.01
  fifo1/data_mem_reg_2__44_/clk (d04fyj03yd0b0)                                                            219.01 r
  library hold time                                                             1.00              1.88     220.89
  data required time                                                                                       220.89
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.89
  data arrival time                                                                                       -398.88
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              177.99


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_1__36_/d (d04fyj03yd0b0)                -1.81    43.49     1.00    -0.19    21.91 &   391.24 r
  data arrival time                                                                                        391.24

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.43     161.43
  clock reconvergence pessimism                                                                   0.00     161.43
  clock uncertainty                                                                              50.00     211.43
  fifo0/data_mem_reg_1__36_/clk (d04fyj03yd0b0)                                                            211.43 r
  library hold time                                                             1.00              1.76     213.19
  data required time                                                                                       213.19
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.19
  data arrival time                                                                                       -391.24
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.04


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_13__58_/d (d04fyj03yd0b0)                 0.00    15.21     1.00     0.00     7.19 &   389.54 r
  data arrival time                                                                                         389.54

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.00     159.00
  clock reconvergence pessimism                                                                    0.00     159.00
  clock uncertainty                                                                               50.00     209.00
  fifo1/data_mem_reg_13__58_/clk (d04fyj03yd0b0)                                                            209.00 r
  library hold time                                                              1.00              2.49     211.49
  data required time                                                                                        211.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.49
  data arrival time                                                                                        -389.54
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.05


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_20__17_/d (d04fyj03yd0b0)                 0.00    17.40     1.00     0.00     8.95 &   404.44 r
  data arrival time                                                                                         404.44

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.96     173.96
  clock reconvergence pessimism                                                                    0.00     173.96
  clock uncertainty                                                                               50.00     223.96
  fifo1/data_mem_reg_20__17_/clk (d04fyj03yd0b0)                                                            223.96 r
  library hold time                                                              1.00              2.42     226.38
  data required time                                                                                        226.38
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.38
  data arrival time                                                                                        -404.44
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.06


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_15__63_/d (d04fyj03yd0c0)                -4.50    68.89     1.00    -0.96    31.70 &   393.46 r
  data arrival time                                                                                         393.46

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.70     161.70
  clock reconvergence pessimism                                                                    0.00     161.70
  clock uncertainty                                                                               50.00     211.70
  fifo1/data_mem_reg_15__63_/clk (d04fyj03yd0c0)                                                            211.70 r
  library hold time                                                              1.00              3.68     215.37
  data required time                                                                                        215.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.37
  data arrival time                                                                                        -393.46
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.09


  Startpoint: din1[1] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[1] (in)                                                       11.05                       5.92 &   339.26 r
  din1[1] (net)                               2     1.45 
  place421/a (d04bfn00ynue3)                                 0.00    11.06     1.00     0.00     0.18 &   339.43 r
  place421/o (d04bfn00ynue3)                                          7.16     1.00              9.36 &   348.79 r
  n422 (net)                                  2     8.22 
  fifo1/place168/a (d04bfn00yn0f0)                          -1.28    20.15     1.00    -0.14    11.14 &   359.93 r
  fifo1/place168/o (d04bfn00yn0f0)                                    9.94     1.00             12.23 &   372.16 r
  fifo1/n1143 (net)                          32    27.28 
  fifo1/data_mem_reg_6__1_/d (d04fyj03yd0b0)                -0.95    81.20     1.00    -0.49    25.76 &   397.92 r
  data arrival time                                                                                       397.92

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             165.33     165.33
  clock reconvergence pessimism                                                                  0.00     165.33
  clock uncertainty                                                                             50.00     215.33
  fifo1/data_mem_reg_6__1_/clk (d04fyj03yd0b0)                                                            215.33 r
  library hold time                                                            1.00              4.49     219.81
  data required time                                                                                      219.81
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      219.81
  data arrival time                                                                                      -397.92
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             178.10


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_18__47_/d (d04fyj03yd0b0)                 0.00    27.33     1.00     0.00    13.36 &   392.52 r
  data arrival time                                                                                         392.52

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.27     162.27
  clock reconvergence pessimism                                                                    0.00     162.27
  clock uncertainty                                                                               50.00     212.27
  fifo1/data_mem_reg_18__47_/clk (d04fyj03yd0b0)                                                            212.27 r
  library hold time                                                              1.00              2.14     214.41
  data required time                                                                                        214.41
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.41
  data arrival time                                                                                        -392.52
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.11


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[46] (in)                                                       11.54                       6.20 &   339.53 r
  din1[46] (net)                               2     1.52 
  place326/a (d04bfn00ynud5)                                  0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                           9.46     1.00              9.43 &   349.14 r
  n327 (net)                                   2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                           -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                     4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                           32    24.17 
  fifo1/data_mem_reg_4__46_/d (d04fyj03yd0c0)                -0.40    48.02     1.00    -0.20    15.99 &   388.86 r
  data arrival time                                                                                        388.86

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.82     158.82
  clock reconvergence pessimism                                                                   0.00     158.82
  clock uncertainty                                                                              50.00     208.82
  fifo1/data_mem_reg_4__46_/clk (d04fyj03yd0c0)                                                            208.82 r
  library hold time                                                             1.00              1.90     210.72
  data required time                                                                                       210.72
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.72
  data arrival time                                                                                       -388.86
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.14


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_21__17_/d (d04fyj03yd0b0)                 0.00    17.08     1.00     0.00     7.48 &   402.97 r
  data arrival time                                                                                         402.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.34     172.34
  clock reconvergence pessimism                                                                    0.00     172.34
  clock uncertainty                                                                               50.00     222.34
  fifo1/data_mem_reg_21__17_/clk (d04fyj03yd0b0)                                                            222.34 r
  library hold time                                                              1.00              2.46     224.80
  data required time                                                                                        224.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.80
  data arrival time                                                                                        -402.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.17


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_22__12_/d (d04fyj03yd0b0)                 0.00    28.49     1.00     0.00    10.61 &   391.81 r
  data arrival time                                                                                         391.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.50     161.50
  clock reconvergence pessimism                                                                    0.00     161.50
  clock uncertainty                                                                               50.00     211.50
  fifo1/data_mem_reg_22__12_/clk (d04fyj03yd0b0)                                                            211.50 r
  library hold time                                                              1.00              2.13     213.63
  data required time                                                                                        213.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.63
  data arrival time                                                                                        -391.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.18


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_17__58_/d (d04fyj03yd0b0)                 0.00    14.89     1.00     0.00     6.47 &   388.81 r
  data arrival time                                                                                         388.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.10     158.10
  clock reconvergence pessimism                                                                    0.00     158.10
  clock uncertainty                                                                               50.00     208.10
  fifo1/data_mem_reg_17__58_/clk (d04fyj03yd0b0)                                                            208.10 r
  library hold time                                                              1.00              2.52     210.63
  data required time                                                                                        210.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.63
  data arrival time                                                                                        -388.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.19


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[10] (in)                                                       11.97                       6.51 &   339.84 r
  din1[10] (net)                               2     1.60 
  route11/a (d04bfn00ynud5)                                   0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                            6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                  1     4.97 
  place408/a (d04bfn00yduk0)                                 -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                           4.55     1.00              9.39 &   363.13 r
  n409 (net)                                   3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                           -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                    11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                           17    12.97 
  fifo1/route639/a (d04bfn00yn0e3)                           -0.36    21.95     1.00    -0.04    11.39 &   389.80 r
  fifo1/route639/o (d04bfn00yn0e3)                                    11.17     1.00             10.94 &   400.74 r
  fifo1/n6842 (net)                           16    12.03 
  fifo1/data_mem_reg_0__10_/d (d04fyj03yd0b0)                -0.23    17.14     1.00    -0.03     3.53 &   404.27 r
  data arrival time                                                                                        404.27

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.65     173.65
  clock reconvergence pessimism                                                                   0.00     173.65
  clock uncertainty                                                                              50.00     223.65
  fifo1/data_mem_reg_0__10_/clk (d04fyj03yd0b0)                                                            223.65 r
  library hold time                                                             1.00              2.43     226.08
  data required time                                                                                       226.08
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       226.08
  data arrival time                                                                                       -404.27
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.19


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_28__14_/d (d04fyj03yd0b0)                 0.00    40.09     1.00     0.00    17.84 &   385.77 r
  data arrival time                                                                                         385.77

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.73     155.73
  clock reconvergence pessimism                                                                    0.00     155.73
  clock uncertainty                                                                               50.00     205.73
  fifo1/data_mem_reg_28__14_/clk (d04fyj03yd0b0)                                                            205.73 r
  library hold time                                                              1.00              1.85     207.57
  data required time                                                                                        207.57
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        207.57
  data arrival time                                                                                        -385.77
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.19


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_28__47_/d (d04fyj03yd0b0)                 0.00    28.03     1.00     0.00    16.13 &   395.28 r
  data arrival time                                                                                         395.28

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.92     164.92
  clock reconvergence pessimism                                                                    0.00     164.92
  clock uncertainty                                                                               50.00     214.92
  fifo1/data_mem_reg_28__47_/clk (d04fyj03yd0b0)                                                            214.92 r
  library hold time                                                              1.00              2.17     217.09
  data required time                                                                                        217.09
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.09
  data arrival time                                                                                        -395.28
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.20


  Startpoint: din1[20] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__20_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[20] (in)                                                        13.35                       7.47 &   340.80 r
  din1[20] (net)                                2     1.86 
  route1237/a (d04bfn00ynud5)                                 -0.20    13.36     1.00    -0.02     0.32 &   341.12 r
  route1237/o (d04bfn00ynud5)                                           6.11     1.00              8.59 &   349.71 r
  n11098 (net)                                  1     5.17 
  place401/a (d04bfn00yduk0)                                  -1.45    14.68     1.00    -0.29     6.05 &   355.76 r
  place401/o (d04bfn00yduk0)                                            5.48     1.00             10.14 &   365.90 r
  n402 (net)                                    9    23.28 
  fifo1/place165/a (d04bfn00ynue3)                            -0.77    16.76     1.00    -0.08     7.96 &   373.86 r
  fifo1/place165/o (d04bfn00ynue3)                                     12.41     1.00             10.61 &   384.47 r
  fifo1/n1122 (net)                            32    22.96 
  fifo1/data_mem_reg_13__20_/d (d04fyj03yd0b0)                -0.41    53.13     1.00    -0.21    24.04 &   408.51 r
  data arrival time                                                                                         408.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               177.72     177.72
  clock reconvergence pessimism                                                                    0.00     177.72
  clock uncertainty                                                                               50.00     227.72
  fifo1/data_mem_reg_13__20_/clk (d04fyj03yd0b0)                                                            227.72 r
  library hold time                                                              1.00              2.57     230.29
  data required time                                                                                        230.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        230.29
  data arrival time                                                                                        -408.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.22


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_8__54_/d (d04fyj03yd0b0)                -0.47    49.80     1.00    -0.24    25.77 &   395.37 r
  data arrival time                                                                                        395.37

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.89     164.89
  clock reconvergence pessimism                                                                   0.00     164.89
  clock uncertainty                                                                              50.00     214.89
  fifo1/data_mem_reg_8__54_/clk (d04fyj03yd0b0)                                                            214.89 r
  library hold time                                                             1.00              2.20     217.10
  data required time                                                                                       217.10
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.10
  data arrival time                                                                                       -395.37
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.27


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_10__14_/d (d04fyj03yd0b0)                 0.00    41.11     1.00     0.00    24.20 &   392.13 r
  data arrival time                                                                                         392.13

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.07     162.07
  clock reconvergence pessimism                                                                    0.00     162.07
  clock uncertainty                                                                               50.00     212.07
  fifo1/data_mem_reg_10__14_/clk (d04fyj03yd0b0)                                                            212.07 r
  library hold time                                                              1.00              1.78     213.85
  data required time                                                                                        213.85
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.85
  data arrival time                                                                                        -392.13
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.28


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[52] (in)                                                       13.87                       7.81 &   341.14 r
  din1[52] (net)                               2     1.96 
  place337/a (d04bfn00ynud5)                                 -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                          10.95     1.00              9.88 &   351.35 r
  n338 (net)                                   2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                           -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                     8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                            32    24.40 
  fifo1/data_mem_reg_3__52_/d (d04fyj03yd0b0)                 0.00    45.40     1.00     0.00    12.66 &   396.05 r
  data arrival time                                                                                        396.05

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.95     165.95
  clock reconvergence pessimism                                                                   0.00     165.95
  clock uncertainty                                                                              50.00     215.95
  fifo1/data_mem_reg_3__52_/clk (d04fyj03yd0b0)                                                            215.95 r
  library hold time                                                             1.00              1.80     217.76
  data required time                                                                                       217.76
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.76
  data arrival time                                                                                       -396.05
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.29


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[47] (in)                                                       13.29                       7.42 &   340.75 r
  din1[47] (net)                               2     1.85 
  place327/a (d04bfn00ynud5)                                 -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                           8.07     1.00              8.53 &   349.61 r
  n328 (net)                                   2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                           -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                     7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                            32    22.98 
  fifo1/data_mem_reg_0__47_/d (d04fyj03yd0b0)                 0.00    20.85     1.00     0.00     7.77 &   386.93 r
  data arrival time                                                                                        386.93

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              156.28     156.28
  clock reconvergence pessimism                                                                   0.00     156.28
  clock uncertainty                                                                              50.00     206.28
  fifo1/data_mem_reg_0__47_/clk (d04fyj03yd0b0)                                                            206.28 r
  library hold time                                                             1.00              2.35     208.64
  data required time                                                                                       208.64
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.64
  data arrival time                                                                                       -386.93
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.29


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[26] (in)                                                        11.85                       6.99 &   340.33 r
  din1[26] (net)                                2     1.74 
  route1219/a (d04inn00yn0b5)                                 -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                         10.43     1.00              6.84 &   347.05 f
  n382 (net)                                    1     5.25 
  route1220/a (d04inn00ynuf5)                                 -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                          9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                  3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                            -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                     14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                            32    23.22 
  fifo1/data_mem_reg_17__26_/d (d04fyj03yd0c0)                -0.36    24.19     1.00    -0.04     2.26 &   390.14 r
  data arrival time                                                                                         390.14

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.19     160.19
  clock reconvergence pessimism                                                                    0.00     160.19
  clock uncertainty                                                                               50.00     210.19
  fifo1/data_mem_reg_17__26_/clk (d04fyj03yd0c0)                                                            210.19 r
  library hold time                                                              1.00              1.65     211.83
  data required time                                                                                        211.83
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.83
  data arrival time                                                                                        -390.14
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.31


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_4__14_/d (d04fyj03yd0b0)                 0.00    40.90     1.00     0.00    20.79 &   388.71 r
  data arrival time                                                                                        388.71

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.56     158.56
  clock reconvergence pessimism                                                                   0.00     158.56
  clock uncertainty                                                                              50.00     208.56
  fifo1/data_mem_reg_4__14_/clk (d04fyj03yd0b0)                                                            208.56 r
  library hold time                                                             1.00              1.84     210.40
  data required time                                                                                       210.40
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.40
  data arrival time                                                                                       -388.71
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.31


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_12__58_/d (d04fyj03yd0b0)                 0.00    15.22     1.00     0.00     7.35 &   389.69 r
  data arrival time                                                                                         389.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.87     158.87
  clock reconvergence pessimism                                                                    0.00     158.87
  clock uncertainty                                                                               50.00     208.87
  fifo1/data_mem_reg_12__58_/clk (d04fyj03yd0b0)                                                            208.87 r
  library hold time                                                              1.00              2.50     211.37
  data required time                                                                                        211.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.37
  data arrival time                                                                                        -389.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.32


  Startpoint: din1[12] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[12] (in)                                                        15.53                       8.92 &   342.25 r
  din1[12] (net)                                2     2.27 
  place411/a (d04bfn00ynud5)                                  -1.06    15.57     1.00    -0.29     0.25 &   342.50 r
  place411/o (d04bfn00ynud5)                                            7.41     1.00              8.77 &   351.27 r
  n412 (net)                                    2     5.80 
  place1809/a (d04bfn00ynud5)                                 -1.04    15.58     1.00    -0.11     6.25 &   357.51 r
  place1809/o (d04bfn00ynud5)                                           6.62     1.00              9.49 &   367.01 r
  n2846 (net)                                   1     5.18 
  fifo1/place166/a (d04bfn00yduk0)                             0.00    11.38     1.00     0.00     4.77 &   371.78 r
  fifo1/place166/o (d04bfn00yduk0)                                      5.65     1.00              9.41 &   381.19 r
  fifo1/n1138 (net)                            32    22.74 
  fifo1/data_mem_reg_21__12_/d (d04fyj03yd0b0)                 0.00    33.70     1.00     0.00    19.91 &   401.11 r
  data arrival time                                                                                         401.11

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.76     170.76
  clock reconvergence pessimism                                                                    0.00     170.76
  clock uncertainty                                                                               50.00     220.76
  fifo1/data_mem_reg_21__12_/clk (d04fyj03yd0b0)                                                            220.76 r
  library hold time                                                              1.00              2.01     222.77
  data required time                                                                                        222.77
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.77
  data arrival time                                                                                        -401.11
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.34


  Startpoint: din1[53] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__53_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[53] (in)                                                       11.94                       6.48 &   339.81 r
  din1[53] (net)                               2     1.60 
  place309/a (d04bfn00ynud5)                                  0.00    11.95     1.00     0.00     0.25 &   340.06 r
  place309/o (d04bfn00ynud5)                                           8.49     1.00              9.32 &   349.38 r
  n310 (net)                                   2    13.21 
  fifo1/place126/a (d04bfn00yn0e0)                           -6.92    51.54     1.00    -3.08    29.27 &   378.65 r
  fifo1/place126/o (d04bfn00yn0e0)                                    12.06     1.00             12.53 &   391.17 r
  fifo1/n450 (net)                            11     9.06 
  fifo1/data_mem_reg_5__53_/d (d04fyj03yd0b0)                -0.34    20.04     1.00    -0.04     7.50 &   398.67 r
  data arrival time                                                                                        398.67

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.96     167.96
  clock reconvergence pessimism                                                                   0.00     167.96
  clock uncertainty                                                                              50.00     217.96
  fifo1/data_mem_reg_5__53_/clk (d04fyj03yd0b0)                                                            217.96 r
  library hold time                                                             1.00              2.37     220.33
  data required time                                                                                       220.33
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.33
  data arrival time                                                                                       -398.67
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.34


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[19] (in)                                                       14.46                       8.20 &   341.53 r
  din1[19] (net)                               2     2.07 
  place399/a (d04bfn00ynud5)                                 -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                           9.97     1.00              9.87 &   351.53 r
  n400 (net)                                   2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                           -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                     6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                           32    24.86 
  fifo1/data_mem_reg_8__19_/d (d04fyj03yd0b0)                -0.54    36.37     1.00    -0.06    18.95 &   398.80 r
  data arrival time                                                                                        398.80

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.52     168.52
  clock reconvergence pessimism                                                                   0.00     168.52
  clock uncertainty                                                                              50.00     218.52
  fifo1/data_mem_reg_8__19_/clk (d04fyj03yd0b0)                                                            218.52 r
  library hold time                                                             1.00              1.89     220.41
  data required time                                                                                       220.41
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.41
  data arrival time                                                                                       -398.80
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.39


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_18__17_/d (d04fyj03yd0b0)                 0.00    16.56     1.00     0.00     6.87 &   402.36 r
  data arrival time                                                                                         402.36

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.45     171.45
  clock reconvergence pessimism                                                                    0.00     171.45
  clock uncertainty                                                                               50.00     221.45
  fifo1/data_mem_reg_18__17_/clk (d04fyj03yd0b0)                                                            221.45 r
  library hold time                                                              1.00              2.48     223.94
  data required time                                                                                        223.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.94
  data arrival time                                                                                        -402.36
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.42


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[51] (in)                                                       12.48                       6.84 &   340.18 r
  din1[51] (net)                               2     1.69 
  place335/a (d04bfn00ynud5)                                 -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                          12.54     1.00             10.20 &   350.57 r
  n336 (net)                                   2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                           -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                     6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                            32    23.96 
  fifo1/data_mem_reg_4__51_/d (d04fyj03yd0c0)                 0.00    27.88     1.00     0.00     8.70 &   389.71 r
  data arrival time                                                                                        389.71

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.67     159.67
  clock reconvergence pessimism                                                                   0.00     159.67
  clock uncertainty                                                                              50.00     209.67
  fifo1/data_mem_reg_4__51_/clk (d04fyj03yd0c0)                                                            209.67 r
  library hold time                                                             1.00              1.61     211.28
  data required time                                                                                       211.28
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.28
  data arrival time                                                                                       -389.71
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.43


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_2__6_/d (d04fyj03yd0b0)                 0.00    41.16     1.00     0.00    24.17 &   405.05 r
  data arrival time                                                                                       405.05

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             174.76     174.76
  clock reconvergence pessimism                                                                  0.00     174.76
  clock uncertainty                                                                             50.00     224.76
  fifo0/data_mem_reg_2__6_/clk (d04fyj03yd0b0)                                                            224.76 r
  library hold time                                                            1.00              1.84     226.60
  data required time                                                                                      226.60
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      226.60
  data arrival time                                                                                      -405.05
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             178.45


  Startpoint: din1[39] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[39] (in)                                                        13.22                       7.38 &   340.72 r
  din1[39] (net)                                2     1.84 
  place343/a (d04bfn00ynud5)                                  -0.20    13.24     1.00    -0.02     0.27 &   340.99 r
  place343/o (d04bfn00ynud5)                                            6.44     1.00              9.08 &   350.07 r
  n344 (net)                                    1     4.74 
  place344/a (d04bfn00yduk0)                                   0.00    10.24     1.00     0.00     4.03 &   354.10 r
  place344/o (d04bfn00yduk0)                                            4.60     1.00              9.18 &   363.28 r
  n345 (net)                                    2     8.51 
  fifo1/place141/a (d04bfn00ynue3)                            -0.62    13.30     1.00    -0.07     7.39 &   370.67 r
  fifo1/place141/o (d04bfn00ynue3)                                     14.10     1.00              9.80 &   380.47 r
  fifo1/n726 (net)                             32    25.95 
  fifo1/data_mem_reg_27__39_/d (d04fyj03yd0b0)                -0.41    53.59     1.00    -0.21    17.40 &   397.87 r
  data arrival time                                                                                         397.87

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.91     166.91
  clock reconvergence pessimism                                                                    0.00     166.91
  clock uncertainty                                                                               50.00     216.91
  fifo1/data_mem_reg_27__39_/clk (d04fyj03yd0b0)                                                            216.91 r
  library hold time                                                              1.00              2.50     219.41
  data required time                                                                                        219.41
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.41
  data arrival time                                                                                        -397.87
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.46


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_2__60_/d (d04fyj03yd0b0)                 0.00    22.29     1.00     0.00    13.35 &   393.39 r
  data arrival time                                                                                        393.39

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.57     162.57
  clock reconvergence pessimism                                                                   0.00     162.57
  clock uncertainty                                                                              50.00     212.57
  fifo1/data_mem_reg_2__60_/clk (d04fyj03yd0b0)                                                            212.57 r
  library hold time                                                             1.00              2.36     214.93
  data required time                                                                                       214.93
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       214.93
  data arrival time                                                                                       -393.39
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.46


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_19__51_/d (d04fyj03yd0c0)                 0.00    27.89     1.00     0.00     8.80 &   389.81 r
  data arrival time                                                                                         389.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.67     159.67
  clock reconvergence pessimism                                                                    0.00     159.67
  clock uncertainty                                                                               50.00     209.67
  fifo1/data_mem_reg_19__51_/clk (d04fyj03yd0c0)                                                            209.67 r
  library hold time                                                              1.00              1.68     211.35
  data required time                                                                                        211.35
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.35
  data arrival time                                                                                        -389.81
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.46


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[2] (in)                                                        11.12                       5.91 &   339.24 r
  din1[2] (net)                                2     1.45 
  place423/a (d04bfn00ynud5)                                  0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                           7.77     1.00              9.20 &   348.62 r
  n424 (net)                                   2     6.62 
  place1340/a (d04inn00ynuc5)                                 0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                         8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                  1     4.53 
  place1354/a (d04inn00ynuf5)                                -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                         5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                  1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                           -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                     4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                            9     8.59 
  fifo1/route20/a (d04bfn00yd0k0)                             0.00    15.05     1.00     0.00     7.50 &   387.34 r
  fifo1/route20/o (d04bfn00yd0k0)                                      6.86     1.00             10.98 &   398.31 r
  fifo1/n6226 (net)                           24    18.16 
  fifo1/data_mem_reg_12__2_/d (d04fyj03yd0c0)                 0.00    17.55     1.00     0.00     8.09 &   406.41 r
  data arrival time                                                                                        406.41

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.20     176.20
  clock reconvergence pessimism                                                                   0.00     176.20
  clock uncertainty                                                                              50.00     226.20
  fifo1/data_mem_reg_12__2_/clk (d04fyj03yd0c0)                                                            226.20 r
  library hold time                                                             1.00              1.74     227.94
  data required time                                                                                       227.94
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.94
  data arrival time                                                                                       -406.41
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.46


  Startpoint: din0[35] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__35_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[35] (in)                                                        12.37                       6.79 &   340.12 r
  din0[35] (net)                                2     1.68 
  route70/a (d04bfn00ynud5)                                   -0.20    12.38     1.00    -0.02     0.27 &   340.39 r
  route70/o (d04bfn00ynud5)                                             6.20     1.00              8.75 &   349.14 r
  n9944 (net)                                   1     4.68 
  place491/a (d04bfn00yd0k0)                                  -1.10    11.19     1.00    -0.16     4.20 &   353.34 r
  place491/o (d04bfn00yd0k0)                                            4.43     1.00              9.49 &   362.83 r
  n492 (net)                                    3    14.84 
  fifo0/place172/a (d04bfn00nduk0)                            -4.25    36.63     1.00    -1.80    17.60 &   380.43 r
  fifo0/place172/o (d04bfn00nduk0)                                      6.44     1.00             13.78 &   394.21 r
  fifo0/n7803 (net)                            32    25.33 
  fifo0/data_mem_reg_16__35_/d (d04fyj03yd0b0)                 0.00    32.04     1.00     0.00     5.85 &   400.06 r
  data arrival time                                                                                         400.06

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.45     169.45
  clock reconvergence pessimism                                                                    0.00     169.45
  clock uncertainty                                                                               50.00     219.45
  fifo0/data_mem_reg_16__35_/clk (d04fyj03yd0b0)                                                            219.45 r
  library hold time                                                              1.00              2.10     221.55
  data required time                                                                                        221.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.55
  data arrival time                                                                                        -400.06
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.52


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_1__58_/d (d04fyj03yd0b0)                 0.00    15.12     1.00     0.00     4.14 &   386.49 r
  data arrival time                                                                                        386.49

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              155.50     155.50
  clock reconvergence pessimism                                                                   0.00     155.50
  clock uncertainty                                                                              50.00     205.50
  fifo1/data_mem_reg_1__58_/clk (d04fyj03yd0b0)                                                            205.50 r
  library hold time                                                             1.00              2.45     207.95
  data required time                                                                                       207.95
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       207.95
  data arrival time                                                                                       -386.49
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.54


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_13__47_/d (d04fyj03yd0b0)                 0.00    27.74     1.00     0.00    15.08 &   394.24 r
  data arrival time                                                                                         394.24

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.47     163.47
  clock reconvergence pessimism                                                                    0.00     163.47
  clock uncertainty                                                                               50.00     213.47
  fifo1/data_mem_reg_13__47_/clk (d04fyj03yd0b0)                                                            213.47 r
  library hold time                                                              1.00              2.22     215.69
  data required time                                                                                        215.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.69
  data arrival time                                                                                        -394.24
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.55


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_24__36_/d (d04fyj03yd0b0)                -1.80    43.37     1.00    -0.19    21.42 &   390.74 r
  data arrival time                                                                                         390.74

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.36     160.36
  clock reconvergence pessimism                                                                    0.00     160.36
  clock uncertainty                                                                               50.00     210.36
  fifo0/data_mem_reg_24__36_/clk (d04fyj03yd0b0)                                                            210.36 r
  library hold time                                                              1.00              1.81     212.17
  data required time                                                                                        212.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.17
  data arrival time                                                                                        -390.74
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.57


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_12__51_/d (d04fyj03yd0c0)                 0.00    34.05     1.00     0.00    15.38 &   396.39 r
  data arrival time                                                                                         396.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.23     166.23
  clock reconvergence pessimism                                                                    0.00     166.23
  clock uncertainty                                                                               50.00     216.23
  fifo1/data_mem_reg_12__51_/clk (d04fyj03yd0c0)                                                            216.23 r
  library hold time                                                              1.00              1.58     217.81
  data required time                                                                                        217.81
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.81
  data arrival time                                                                                        -396.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.58


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_27__63_/d (d04fyj03yd0c0)                -4.67    71.64     1.00    -0.47    42.63 &   404.39 r
  data arrival time                                                                                         404.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.80     171.80
  clock reconvergence pessimism                                                                    0.00     171.80
  clock uncertainty                                                                               50.00     221.80
  fifo1/data_mem_reg_27__63_/clk (d04fyj03yd0c0)                                                            221.80 r
  library hold time                                                              1.00              4.00     225.80
  data required time                                                                                        225.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.80
  data arrival time                                                                                        -404.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.59


  Startpoint: din0[35] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__35_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[35] (in)                                                        12.37                       6.79 &   340.12 r
  din0[35] (net)                                2     1.68 
  route70/a (d04bfn00ynud5)                                   -0.20    12.38     1.00    -0.02     0.27 &   340.39 r
  route70/o (d04bfn00ynud5)                                             6.20     1.00              8.75 &   349.14 r
  n9944 (net)                                   1     4.68 
  place491/a (d04bfn00yd0k0)                                  -1.10    11.19     1.00    -0.16     4.20 &   353.34 r
  place491/o (d04bfn00yd0k0)                                            4.43     1.00              9.49 &   362.83 r
  n492 (net)                                    3    14.84 
  fifo0/place172/a (d04bfn00nduk0)                            -4.25    36.63     1.00    -1.80    17.60 &   380.43 r
  fifo0/place172/o (d04bfn00nduk0)                                      6.44     1.00             13.78 &   394.21 r
  fifo0/n7803 (net)                            32    25.33 
  fifo0/data_mem_reg_26__35_/d (d04fyj03yd0b0)                 0.00    32.04     1.00     0.00     5.76 &   399.97 r
  data arrival time                                                                                         399.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.35     169.35
  clock reconvergence pessimism                                                                    0.00     169.35
  clock uncertainty                                                                               50.00     219.35
  fifo0/data_mem_reg_26__35_/clk (d04fyj03yd0b0)                                                            219.35 r
  library hold time                                                              1.00              2.04     221.38
  data required time                                                                                        221.38
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.38
  data arrival time                                                                                        -399.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.59


  Startpoint: din1[52] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__52_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[52] (in)                                                        13.87                       7.81 &   341.14 r
  din1[52] (net)                                2     1.96 
  place337/a (d04bfn00ynud5)                                  -0.66    13.89     1.00    -0.07     0.33 &   341.47 r
  place337/o (d04bfn00ynud5)                                           10.95     1.00              9.88 &   351.35 r
  n338 (net)                                    2    11.36 
  fifo1/place138/a (d04bfn00yd0i0)                            -5.55    35.22     1.00    -2.87    17.89 &   369.25 r
  fifo1/place138/o (d04bfn00yd0i0)                                      8.35     1.00             14.14 &   383.39 r
  fifo1/n717 (net)                             32    24.40 
  fifo1/data_mem_reg_19__52_/d (d04fyj03yd0b0)                 0.00    35.16     1.00     0.00     6.85 &   390.23 r
  data arrival time                                                                                         390.23

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.63     159.63
  clock reconvergence pessimism                                                                    0.00     159.63
  clock uncertainty                                                                               50.00     209.63
  fifo1/data_mem_reg_19__52_/clk (d04fyj03yd0b0)                                                            209.63 r
  library hold time                                                              1.00              2.00     211.63
  data required time                                                                                        211.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.63
  data arrival time                                                                                        -390.23
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.60


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_0__36_/d (d04fyj03yd0b0)                -1.80    43.38     1.00    -0.19    21.49 &   390.81 r
  data arrival time                                                                                        390.81

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.45     160.45
  clock reconvergence pessimism                                                                   0.00     160.45
  clock uncertainty                                                                              50.00     210.45
  fifo0/data_mem_reg_0__36_/clk (d04fyj03yd0b0)                                                            210.45 r
  library hold time                                                             1.00              1.74     212.20
  data required time                                                                                       212.20
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.20
  data arrival time                                                                                       -390.81
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.61


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[51] (in)                                                       12.48                       6.84 &   340.18 r
  din1[51] (net)                               2     1.69 
  place335/a (d04bfn00ynud5)                                 -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                          12.54     1.00             10.20 &   350.57 r
  n336 (net)                                   2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                           -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                     6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                            32    23.96 
  fifo1/data_mem_reg_8__51_/d (d04fyj03yd0b0)                 0.00    34.07     1.00     0.00    15.76 &   396.77 r
  data arrival time                                                                                        396.77

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.11     166.11
  clock reconvergence pessimism                                                                   0.00     166.11
  clock uncertainty                                                                              50.00     216.11
  fifo1/data_mem_reg_8__51_/clk (d04fyj03yd0b0)                                                            216.11 r
  library hold time                                                             1.00              1.99     218.10
  data required time                                                                                       218.10
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.10
  data arrival time                                                                                       -396.77
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.66


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_27__46_/d (d04fyj03yd0b0)                -0.46    55.78     1.00    -0.24    28.55 &   401.42 r
  data arrival time                                                                                         401.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.09     170.09
  clock reconvergence pessimism                                                                    0.00     170.09
  clock uncertainty                                                                               50.00     220.09
  fifo1/data_mem_reg_27__46_/clk (d04fyj03yd0b0)                                                            220.09 r
  library hold time                                                              1.00              2.64     222.73
  data required time                                                                                        222.73
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.73
  data arrival time                                                                                        -401.42
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.69


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[42] (in)                                                        12.76                       7.05 &   340.39 r
  din1[42] (net)                                2     1.75 
  route1224/a (d04bfn00ynud5)                                 -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                           6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                  1     5.30 
  place349/a (d04bfn00yduk0)                                   0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                            5.19     1.00              9.53 &   363.96 r
  n350 (net)                                    3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                            -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                      6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                             32    24.23 
  fifo1/data_mem_reg_20__42_/d (d04fyj03yd0b0)                -0.35    23.97     1.00    -0.04     5.06 &   394.47 r
  data arrival time                                                                                         394.47

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.52     163.52
  clock reconvergence pessimism                                                                    0.00     163.52
  clock uncertainty                                                                               50.00     213.52
  fifo1/data_mem_reg_20__42_/clk (d04fyj03yd0b0)                                                            213.52 r
  library hold time                                                              1.00              2.23     215.75
  data required time                                                                                        215.75
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.75
  data arrival time                                                                                        -394.47
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.72


  Startpoint: din0[8] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[8] (in)                                                        11.83                       6.42 &   339.75 r
  din0[8] (net)                                2     1.59 
  place536/a (d04bfn00ynud5)                                  0.00    11.84     1.00     0.00     0.27 &   340.02 r
  place536/o (d04bfn00ynud5)                                           6.43     1.00              8.81 &   348.83 r
  n537 (net)                                   2     4.65 
  fifo0/route764/a (d04bfn00ynud5)                            0.00     9.90     1.00     0.00     4.08 &   352.91 r
  fifo0/route764/o (d04bfn00ynud5)                                    13.59     1.00              9.92 &   362.83 r
  fifo0/n7273 (net)                            1    15.03 
  fifo0/route774/a (d04inn00ynue3)                          -11.16    39.61     1.00    -6.06    17.02 &   379.85 r
  fifo0/route774/o1 (d04inn00ynue3)                                   10.34     1.00              5.41 &   385.26 f
  fifo0/n1190 (net)                            1     4.88 
  fifo0/route777/a (d04inn00ydui0)                            0.00    12.54     1.00     0.00     3.42 &   388.68 f
  fifo0/route777/o1 (d04inn00ydui0)                                   11.56     1.00              6.84 &   395.51 r
  fifo0/n7269 (net)                           32    24.62 
  fifo0/data_mem_reg_20__8_/d (d04fyj03yd0b0)                -0.27    22.09     1.00    -0.15     5.22 &   400.74 r
  data arrival time                                                                                        400.74

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              169.73     169.73
  clock reconvergence pessimism                                                                   0.00     169.73
  clock uncertainty                                                                              50.00     219.73
  fifo0/data_mem_reg_20__8_/clk (d04fyj03yd0b0)                                                            219.73 r
  library hold time                                                             1.00              2.29     222.02
  data required time                                                                                       222.02
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.02
  data arrival time                                                                                       -400.74
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.72


  Startpoint: din0[22] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__22_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[22] (in)                                                        13.04                       7.25 &   340.58 r
  din0[22] (net)                                2     1.80 
  place498/a (d04bfn00ynud5)                                   0.00    13.05     1.00     0.00     0.27 &   340.85 r
  place498/o (d04bfn00ynud5)                                            6.27     1.00              8.79 &   349.65 r
  n499 (net)                                    1     4.96 
  place499/a (d04bfn00yduk0)                                  -1.15    12.46     1.00    -0.13     5.06 &   354.71 r
  place499/o (d04bfn00yduk0)                                            4.98     1.00              9.63 &   364.33 r
  n500 (net)                                    2    14.97 
  fifo0/place175/a (d04bfn00yduk0)                            -0.69    39.92     1.00    -0.07    22.51 &   386.84 r
  fifo0/place175/o (d04bfn00yduk0)                                      5.35     1.00             11.81 &   398.65 r
  fifo0/n840 (net)                             32    26.22 
  fifo0/data_mem_reg_13__22_/d (d04fyj03yd0c0)                -0.27    40.41     1.00    -0.14     5.17 &   403.82 r
  data arrival time                                                                                         403.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.45     173.45
  clock reconvergence pessimism                                                                    0.00     173.45
  clock uncertainty                                                                               50.00     223.45
  fifo0/data_mem_reg_13__22_/clk (d04fyj03yd0c0)                                                            223.45 r
  library hold time                                                              1.00              1.60     225.05
  data required time                                                                                        225.05
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.05
  data arrival time                                                                                        -403.82
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.78


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[10] (in)                                                       11.97                       6.51 &   339.84 r
  din1[10] (net)                               2     1.60 
  route11/a (d04bfn00ynud5)                                   0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                            6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                  1     4.97 
  place408/a (d04bfn00yduk0)                                 -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                           4.55     1.00              9.39 &   363.13 r
  n409 (net)                                   3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                           -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                    11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                           17    12.97 
  fifo1/data_mem_reg_9__10_/d (d04fyj03yd0b0)                -0.36    21.68     1.00    -0.04    10.12 &   388.53 r
  data arrival time                                                                                        388.53

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.44     157.44
  clock reconvergence pessimism                                                                   0.00     157.44
  clock uncertainty                                                                              50.00     207.44
  fifo1/data_mem_reg_9__10_/clk (d04fyj03yd0b0)                                                            207.44 r
  library hold time                                                             1.00              2.32     209.75
  data required time                                                                                       209.75
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       209.75
  data arrival time                                                                                       -388.53
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.78


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[26] (in)                                                        11.85                       6.99 &   340.33 r
  din1[26] (net)                                2     1.74 
  route1219/a (d04inn00yn0b5)                                 -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                         10.43     1.00              6.84 &   347.05 f
  n382 (net)                                    1     5.25 
  route1220/a (d04inn00ynuf5)                                 -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                          9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                  3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                            -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                     14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                            32    23.22 
  fifo1/data_mem_reg_30__26_/d (d04fyj03yd0b0)                -0.73    46.76     1.00    -0.07    14.04 &   401.93 r
  data arrival time                                                                                         401.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.12     171.12
  clock reconvergence pessimism                                                                    0.00     171.12
  clock uncertainty                                                                               50.00     221.12
  fifo1/data_mem_reg_30__26_/clk (d04fyj03yd0b0)                                                            221.12 r
  library hold time                                                              1.00              2.02     223.14
  data required time                                                                                        223.14
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.14
  data arrival time                                                                                        -401.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.78


  Startpoint: din1[38] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__38_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[38] (in)                                                        12.44                       6.84 &   340.17 r
  din1[38] (net)                                2     1.70 
  route1218/a (d04bfn00ynud5)                                  0.00    12.45     1.00     0.00     0.28 &   340.45 r
  route1218/o (d04bfn00ynud5)                                           5.94     1.00              8.36 &   348.81 r
  n11085 (net)                                  1     3.81 
  place341/a (d04bfn00yduk0)                                  -0.50     9.23     1.00    -0.06     3.14 &   351.96 r
  place341/o (d04bfn00yduk0)                                            4.07     1.00              8.64 &   360.59 r
  n342 (net)                                    2    11.88 
  fifo1/place140/a (d04bfn00ynud5)                            -0.45    28.94     1.00    -0.05    18.40 &   378.99 r
  fifo1/place140/o (d04bfn00ynud5)                                      9.10     1.00             10.42 &   389.41 r
  fifo1/n724 (net)                              6     7.09 
  fifo1/data_mem_reg_20__38_/d (d04fyj03yd0b0)                -1.30    15.33     1.00    -0.15     4.38 &   393.79 r
  data arrival time                                                                                         393.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.51     162.51
  clock reconvergence pessimism                                                                    0.00     162.51
  clock uncertainty                                                                               50.00     212.51
  fifo1/data_mem_reg_20__38_/clk (d04fyj03yd0b0)                                                            212.51 r
  library hold time                                                              1.00              2.47     214.98
  data required time                                                                                        214.98
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.98
  data arrival time                                                                                        -393.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.81


  Startpoint: din1[46] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__46_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[46] (in)                                                        11.54                       6.20 &   339.53 r
  din1[46] (net)                                2     1.52 
  place326/a (d04bfn00ynud5)                                   0.00    11.55     1.00     0.00     0.18 &   339.71 r
  place326/o (d04bfn00ynud5)                                            9.46     1.00              9.43 &   349.14 r
  n327 (net)                                    2     9.03 
  fifo1/place132/a (d04bfn00yduo0)                            -3.06    25.65     1.00    -1.25    11.64 &   360.78 r
  fifo1/place132/o (d04bfn00yduo0)                                      4.85     1.00             12.09 &   372.87 r
  fifo1/n6103 (net)                            32    24.17 
  fifo1/data_mem_reg_25__46_/d (d04fyj03yd0b0)                -0.47    56.93     1.00    -0.24    33.32 &   406.19 r
  data arrival time                                                                                         406.19

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.58     174.58
  clock reconvergence pessimism                                                                    0.00     174.58
  clock uncertainty                                                                               50.00     224.58
  fifo1/data_mem_reg_25__46_/clk (d04fyj03yd0b0)                                                            224.58 r
  library hold time                                                              1.00              2.77     227.35
  data required time                                                                                        227.35
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.35
  data arrival time                                                                                        -406.19
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.84


  Startpoint: din1[15] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[15] (in)                                                       14.63                       8.31 &   341.64 r
  din1[15] (net)                               2     2.10 
  place391/a (d04bfn00ynud5)                                 -0.23    14.66     1.00    -0.03     0.42 &   342.07 r
  place391/o (d04bfn00ynud5)                                           9.12     1.00              9.77 &   351.83 r
  n392 (net)                                   2    11.21 
  fifo1/place160/a (d04bfn00yn0f0)                           -8.14    35.23     1.00    -4.17    17.03 &   368.86 r
  fifo1/place160/o (d04bfn00yn0f0)                                    15.51     1.00             13.94 &   382.80 r
  fifo1/n10403 (net)                          32    24.26 
  fifo1/data_mem_reg_5__15_/d (d04fyj03yd0b0)                -2.29    51.07     1.00    -0.23    21.28 &   404.09 r
  data arrival time                                                                                        404.09

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              172.80     172.80
  clock reconvergence pessimism                                                                   0.00     172.80
  clock uncertainty                                                                              50.00     222.80
  fifo1/data_mem_reg_5__15_/clk (d04fyj03yd0b0)                                                            222.80 r
  library hold time                                                             1.00              2.40     225.20
  data required time                                                                                       225.20
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.20
  data arrival time                                                                                       -404.09
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.89


  Startpoint: din1[11] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[11] (in)                                                        13.49                       7.60 &   340.93 r
  din1[11] (net)                                2     1.90 
  route8/a (d04bfn00ynue3)                                    -0.32    13.51     1.00    -0.04     0.31 &   341.24 r
  route8/o (d04bfn00ynue3)                                              6.56     1.00              9.24 &   350.48 r
  n9897 (net)                                   4     9.18 
  fifo1/route27/a (d04bfn00ynue3)                              0.00    27.92     1.00     0.00    15.97 &   366.45 r
  fifo1/route27/o (d04bfn00ynue3)                                      17.92     1.00             12.27 &   378.73 r
  fifo1/n6223 (net)                            31    22.08 
  fifo1/data_mem_reg_20__11_/d (d04fyj03yd0b0)                 0.00    35.85     1.00     0.00    14.82 &   393.54 r
  data arrival time                                                                                         393.54

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.64     162.64
  clock reconvergence pessimism                                                                    0.00     162.64
  clock uncertainty                                                                               50.00     212.64
  fifo1/data_mem_reg_20__11_/clk (d04fyj03yd0b0)                                                            212.64 r
  library hold time                                                              1.00              1.99     214.63
  data required time                                                                                        214.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.63
  data arrival time                                                                                        -393.54
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               178.91


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_9__36_/d (d04fyj03yd0b0)                -1.81    43.42     1.00    -0.19    21.54 &   390.86 r
  data arrival time                                                                                        390.86

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.12     160.12
  clock reconvergence pessimism                                                                   0.00     160.12
  clock uncertainty                                                                              50.00     210.12
  fifo0/data_mem_reg_9__36_/clk (d04fyj03yd0b0)                                                            210.12 r
  library hold time                                                             1.00              1.78     211.90
  data required time                                                                                       211.90
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.90
  data arrival time                                                                                       -390.86
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.95


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[55] (in)                                                       16.97                       9.89 &   343.23 r
  din1[55] (net)                               2     2.55 
  place313/a (d04bfn00ynue3)                                 -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                           7.15     1.00              9.63 &   352.90 r
  n314 (net)                                   2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                            0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                    11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                           10     9.11 
  fifo1/route19/a (d04bfn00yduk0)                            -0.37    19.11     1.00    -0.04     7.75 &   388.33 r
  fifo1/route19/o (d04bfn00yduk0)                                      5.96     1.00             10.82 &   399.14 r
  fifo1/n6217 (net)                           23    16.97 
  fifo1/data_mem_reg_3__55_/d (d04fyj03yd0b0)                -0.08     6.76     1.00    -0.01     0.41 &   399.55 r
  data arrival time                                                                                        399.55

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.85     167.85
  clock reconvergence pessimism                                                                   0.00     167.85
  clock uncertainty                                                                              50.00     217.85
  fifo1/data_mem_reg_3__55_/clk (d04fyj03yd0b0)                                                            217.85 r
  library hold time                                                             1.00              2.72     220.57
  data required time                                                                                       220.57
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.57
  data arrival time                                                                                       -399.55
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.98


  Startpoint: din1[56] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__56_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[56] (in)                                                        8.80                       4.82 &   338.16 r
  din1[56] (net)                               2     1.16 
  route28/a (d04bfn00yd0c7)                                  -0.13     8.81     1.00    -0.02     0.13 &   338.28 r
  route28/o (d04bfn00yd0c7)                                            8.61     1.00             10.59 &   348.87 r
  n9903 (net)                                  1     3.97 
  place315/a (d04bfn00yduk0)                                 -0.92    12.04     1.00    -0.11     3.49 &   352.36 r
  place315/o (d04bfn00yduk0)                                           4.43     1.00              9.46 &   361.82 r
  n316 (net)                                   2    10.28 
  fifo1/place129/a (d04bfn00yduo0)                            0.00    28.36     1.00     0.00    15.34 &   377.16 r
  fifo1/place129/o (d04bfn00yduo0)                                     5.66     1.00             12.67 &   389.83 r
  fifo1/n5103 (net)                           32    24.60 
  fifo1/data_mem_reg_8__56_/d (d04fyj03yd0b0)                -0.22    15.08     1.00    -0.02     3.07 &   392.91 r
  data arrival time                                                                                        392.91

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.39     161.39
  clock reconvergence pessimism                                                                   0.00     161.39
  clock uncertainty                                                                              50.00     211.39
  fifo1/data_mem_reg_8__56_/clk (d04fyj03yd0b0)                                                            211.39 r
  library hold time                                                             1.00              2.52     213.91
  data required time                                                                                       213.91
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.91
  data arrival time                                                                                       -392.91
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              178.99


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[45] (in)                                                        9.57                       5.19 &   338.52 r
  din1[45] (net)                               2     1.26 
  route68/a (d04bfn00ynub5)                                  -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                            8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                  1     3.22 
  place324/a (d04bfn00ynue3)                                  0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                           7.76     1.00              9.64 &   360.66 r
  n325 (net)                                   2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                            0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                     4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                            32    23.10 
  fifo1/data_mem_reg_3__45_/d (d04fyj03yd0b0)                 0.00    43.25     1.00     0.00    16.28 &   398.36 r
  data arrival time                                                                                        398.36

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.59     167.59
  clock reconvergence pessimism                                                                   0.00     167.59
  clock uncertainty                                                                              50.00     217.59
  fifo1/data_mem_reg_3__45_/clk (d04fyj03yd0b0)                                                            217.59 r
  library hold time                                                             1.00              1.76     219.36
  data required time                                                                                       219.36
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.36
  data arrival time                                                                                       -398.36
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.01


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_23__54_/d (d04fyj03yd0b0)                -0.47    50.04     1.00    -0.24    25.90 &   395.51 r
  data arrival time                                                                                         395.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.27     164.27
  clock reconvergence pessimism                                                                    0.00     164.27
  clock uncertainty                                                                               50.00     214.27
  fifo1/data_mem_reg_23__54_/clk (d04fyj03yd0b0)                                                            214.27 r
  library hold time                                                              1.00              2.22     216.49
  data required time                                                                                        216.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.49
  data arrival time                                                                                        -395.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.01


  Startpoint: din1[18] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__18_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[18] (in)                                                        13.83                       7.83 &   341.16 r
  din1[18] (net)                                2     1.97 
  route1217/a (d04bfn00ynud5)                                 -0.23    13.85     1.00    -0.03     0.41 &   341.57 r
  route1217/o (d04bfn00ynud5)                                           4.63     1.00              8.61 &   350.18 r
  n11084 (net)                                  1     2.48 
  place397/a (d04bfn00ynud5)                                   0.00     5.28     1.00     0.00     1.31 &   351.49 r
  place397/o (d04bfn00ynud5)                                           11.31     1.00              8.55 &   360.05 r
  n398 (net)                                    2    11.54 
  fifo1/place163/a (d04bfn00yn0f0)                            -0.47    30.73     1.00    -0.05    17.17 &   377.22 r
  fifo1/place163/o (d04bfn00yn0f0)                                     14.90     1.00             13.23 &   390.45 r
  fifo1/n1100 (net)                            32    25.13 
  fifo1/data_mem_reg_15__18_/d (d04fyj03yd0b0)                -0.55    51.27     1.00    -0.28    14.40 &   404.84 r
  data arrival time                                                                                         404.84

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.48     173.48
  clock reconvergence pessimism                                                                    0.00     173.48
  clock uncertainty                                                                               50.00     223.48
  fifo1/data_mem_reg_15__18_/clk (d04fyj03yd0b0)                                                            223.48 r
  library hold time                                                              1.00              2.31     225.80
  data required time                                                                                        225.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.80
  data arrival time                                                                                        -404.84
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.05


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_11__45_/d (d04fyj03yd0b0)                 0.00    32.46     1.00     0.00     7.24 &   389.32 r
  data arrival time                                                                                         389.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.24     158.24
  clock reconvergence pessimism                                                                    0.00     158.24
  clock uncertainty                                                                               50.00     208.24
  fifo1/data_mem_reg_11__45_/clk (d04fyj03yd0b0)                                                            208.24 r
  library hold time                                                              1.00              2.02     210.26
  data required time                                                                                        210.26
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.26
  data arrival time                                                                                        -389.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.06


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[62] (in)                                                       12.59                       6.95 &   340.28 r
  din1[62] (net)                               2     1.73 
  route42/a (d04bfn00ynud5)                                  -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                            5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                  2     3.98 
  place305/a (d04bfn00ynud5)                                  0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                           7.74     1.00              8.43 &   359.51 r
  n306 (net)                                   3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                           -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                     9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                           11     9.04 
  fifo1/route643/a (d04bfn00ynud5)                           -0.26    15.19     1.00    -0.03     6.29 &   380.55 r
  fifo1/route643/o (d04bfn00ynud5)                                     9.46     1.00             10.43 &   390.98 r
  fifo1/n6846 (net)                           10     7.76 
  fifo1/data_mem_reg_8__62_/d (d04fyj03yd0b0)                -0.27    12.58     1.00    -0.03     3.19 &   394.17 r
  data arrival time                                                                                        394.17

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.50     162.50
  clock reconvergence pessimism                                                                   0.00     162.50
  clock uncertainty                                                                              50.00     212.50
  fifo1/data_mem_reg_8__62_/clk (d04fyj03yd0b0)                                                            212.50 r
  library hold time                                                             1.00              2.60     215.11
  data required time                                                                                       215.11
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.11
  data arrival time                                                                                       -394.17
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.07


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[2] (in)                                                       11.12                       5.91 &   339.24 r
  din1[2] (net)                               2     1.45 
  place423/a (d04bfn00ynud5)                                 0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                          7.77     1.00              9.20 &   348.62 r
  n424 (net)                                  2     6.62 
  place1340/a (d04inn00ynuc5)                                0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                        8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                 1     4.53 
  place1354/a (d04inn00ynuf5)                               -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                        5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                 1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                          -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                    4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                           9     8.59 
  fifo1/route20/a (d04bfn00yd0k0)                            0.00    15.05     1.00     0.00     7.50 &   387.34 r
  fifo1/route20/o (d04bfn00yd0k0)                                     6.86     1.00             10.98 &   398.31 r
  fifo1/n6226 (net)                          24    18.16 
  fifo1/data_mem_reg_2__2_/d (d04fyj03yd0b0)                 0.00    14.63     1.00     0.00     4.25 &   402.57 r
  data arrival time                                                                                       402.57

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             170.97     170.97
  clock reconvergence pessimism                                                                  0.00     170.97
  clock uncertainty                                                                             50.00     220.97
  fifo1/data_mem_reg_2__2_/clk (d04fyj03yd0b0)                                                            220.97 r
  library hold time                                                            1.00              2.53     223.50
  data required time                                                                                      223.50
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      223.50
  data arrival time                                                                                      -402.57
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             179.07


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[63] (in)                                                       15.54                       9.30 &   342.63 r
  din1[63] (net)                               2     2.37 
  place1403/a (d04inn00ynuc5)                                -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                        10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                  1     6.86 
  place371/a (d04inn00ynui5)                                 -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                         12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                 40    40.93 
  fifo1/data_mem_reg_4__63_/d (d04fyj03yd0b0)                -4.62    71.11     1.00    -0.65    37.23 &   398.99 r
  data arrival time                                                                                        398.99

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.94     165.94
  clock reconvergence pessimism                                                                   0.00     165.94
  clock uncertainty                                                                              50.00     215.94
  fifo1/data_mem_reg_4__63_/clk (d04fyj03yd0b0)                                                            215.94 r
  library hold time                                                             1.00              3.97     219.91
  data required time                                                                                       219.91
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.91
  data arrival time                                                                                       -398.99
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.08


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[54] (in)                                                       13.83                       7.78 &   341.12 r
  din1[54] (net)                               2     1.95 
  place311/a (d04bfn00ynud5)                                 -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                           8.31     1.00              9.99 &   351.41 r
  n312 (net)                                   2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                           -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                     4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                           32    23.94 
  fifo1/data_mem_reg_0__54_/d (d04fyj03yd0b0)                -0.43    45.69     1.00    -0.22    17.38 &   386.98 r
  data arrival time                                                                                        386.98

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              156.04     156.04
  clock reconvergence pessimism                                                                   0.00     156.04
  clock uncertainty                                                                              50.00     206.04
  fifo1/data_mem_reg_0__54_/clk (d04fyj03yd0b0)                                                            206.04 r
  library hold time                                                             1.00              1.83     207.87
  data required time                                                                                       207.87
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       207.87
  data arrival time                                                                                       -386.98
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.11


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_13__44_/d (d04fyj03yd0b0)                -0.41    38.30     1.00    -0.21    17.83 &   395.50 r
  data arrival time                                                                                         395.50

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.44     164.44
  clock reconvergence pessimism                                                                    0.00     164.44
  clock uncertainty                                                                               50.00     214.44
  fifo1/data_mem_reg_13__44_/clk (d04fyj03yd0b0)                                                            214.44 r
  library hold time                                                              1.00              1.93     216.37
  data required time                                                                                        216.37
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.37
  data arrival time                                                                                        -395.50
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.12


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/data_mem_reg_23__25_/d (d04fyj03yd0b0)                -0.23    15.46     1.00    -0.03     4.19 &   393.93 r
  data arrival time                                                                                         393.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.27     162.27
  clock reconvergence pessimism                                                                    0.00     162.27
  clock uncertainty                                                                               50.00     212.27
  fifo1/data_mem_reg_23__25_/clk (d04fyj03yd0b0)                                                            212.27 r
  library hold time                                                              1.00              2.53     214.79
  data required time                                                                                        214.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.79
  data arrival time                                                                                        -393.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.14


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_5__13_/d (d04fyj03yd0b0)                 0.00    53.53     1.00     0.00    18.80 &   383.98 r
  data arrival time                                                                                        383.98

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              152.29     152.29
  clock reconvergence pessimism                                                                   0.00     152.29
  clock uncertainty                                                                              50.00     202.29
  fifo1/data_mem_reg_5__13_/clk (d04fyj03yd0b0)                                                            202.29 r
  library hold time                                                             1.00              2.54     204.83
  data required time                                                                                       204.83
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       204.83
  data arrival time                                                                                       -383.98
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.15


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_22__61_/d (d04fyj03yd0b0)                 0.00    25.58     1.00     0.00    14.95 &   384.99 f
  data arrival time                                                                                         384.99

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.51     160.51
  clock reconvergence pessimism                                                                    0.00     160.51
  clock uncertainty                                                                               50.00     210.51
  fifo1/data_mem_reg_22__61_/clk (d04fyj03yd0b0)                                                            210.51 r
  library hold time                                                              1.00             -4.67     205.83
  data required time                                                                                        205.83
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        205.83
  data arrival time                                                                                        -384.99
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.16


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[3] (in)                                                        12.27                       6.72 &   340.06 r
  din1[3] (net)                                2     1.66 
  post_place291/a (d04bfn00ynud5)                            -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                      5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                  1     4.01 
  place425/a (d04bfn00yduo0)                                 -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                           5.01     1.00             10.25 &   362.80 r
  n426 (net)                                   9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                      -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                               5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                            1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                      -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                              13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                           32    23.95 
  fifo1/data_mem_reg_24__3_/d (d04fyj03yd0b0)                -0.26    26.85     1.00    -0.14    13.07 &   409.27 r
  data arrival time                                                                                        409.27

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              177.89     177.89
  clock reconvergence pessimism                                                                   0.00     177.89
  clock uncertainty                                                                              50.00     227.89
  fifo1/data_mem_reg_24__3_/clk (d04fyj03yd0b0)                                                            227.89 r
  library hold time                                                             1.00              2.21     230.10
  data required time                                                                                       230.10
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.10
  data arrival time                                                                                       -409.27
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.17


  Startpoint: din1[48] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__48_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[48] (in)                                                        12.38                       6.79 &   340.13 r
  din1[48] (net)                                2     1.68 
  place328/a (d04bfn00ynud5)                                  -0.23    12.39     1.00    -0.03     0.26 &   340.38 r
  place328/o (d04bfn00ynud5)                                            7.05     1.00              9.61 &   350.00 r
  n329 (net)                                    2     5.33 
  place1790/a (d04inn00ynub3)                                  0.00     7.25     1.00     0.00     0.40 &   350.40 r
  place1790/o1 (d04inn00ynub3)                                          5.15     1.00              5.05 &   355.46 f
  n2828 (net)                                   1     1.83 
  place1791/a (d04inn00ynud0)                                 -0.23     5.22     1.00    -0.04     0.39 &   355.84 f
  place1791/o1 (d04inn00ynud0)                                          7.47     1.00              4.23 &   360.07 r
  n2829 (net)                                   1     8.48 
  fifo1/place134/a (d04bfn00yduk0)                            -5.59    31.27     1.00    -2.99    13.02 &   373.09 r
  fifo1/place134/o (d04bfn00yduk0)                                      5.33     1.00             11.21 &   384.30 r
  fifo1/n670 (net)                             32    24.83 
  fifo1/data_mem_reg_16__48_/d (d04fyj03yd0b0)                -0.65    40.40     1.00    -0.07     8.27 &   392.57 r
  data arrival time                                                                                         392.57

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.55     161.55
  clock reconvergence pessimism                                                                    0.00     161.55
  clock uncertainty                                                                               50.00     211.55
  fifo1/data_mem_reg_16__48_/clk (d04fyj03yd0b0)                                                            211.55 r
  library hold time                                                              1.00              1.83     213.39
  data required time                                                                                        213.39
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.39
  data arrival time                                                                                        -392.57
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.18


  Startpoint: din1[53] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__53_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[53] (in)                                                       11.94                       6.48 &   339.81 r
  din1[53] (net)                               2     1.60 
  place309/a (d04bfn00ynud5)                                  0.00    11.95     1.00     0.00     0.25 &   340.06 r
  place309/o (d04bfn00ynud5)                                           8.49     1.00              9.32 &   349.38 r
  n310 (net)                                   2    13.21 
  fifo1/place126/a (d04bfn00yn0e0)                           -6.92    51.54     1.00    -3.08    29.27 &   378.65 r
  fifo1/place126/o (d04bfn00yn0e0)                                    12.06     1.00             12.53 &   391.17 r
  fifo1/n450 (net)                            11     9.06 
  fifo1/data_mem_reg_3__53_/d (d04fyj03yd0b0)                -0.35    20.51     1.00    -0.04     8.46 &   399.63 r
  data arrival time                                                                                        399.63

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.09     168.09
  clock reconvergence pessimism                                                                   0.00     168.09
  clock uncertainty                                                                              50.00     218.09
  fifo1/data_mem_reg_3__53_/clk (d04fyj03yd0b0)                                                            218.09 r
  library hold time                                                             1.00              2.36     220.44
  data required time                                                                                       220.44
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.44
  data arrival time                                                                                       -399.63
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.19


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_29__14_/d (d04fyj03yd0b0)                 0.00    41.10     1.00     0.00    23.97 &   391.89 r
  data arrival time                                                                                         391.89

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.83     160.83
  clock reconvergence pessimism                                                                    0.00     160.83
  clock uncertainty                                                                               50.00     210.83
  fifo1/data_mem_reg_29__14_/clk (d04fyj03yd0b0)                                                            210.83 r
  library hold time                                                              1.00              1.86     212.69
  data required time                                                                                        212.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.69
  data arrival time                                                                                        -391.89
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.20


  Startpoint: din1[43] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__43_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[43] (in)                                                        12.85                       7.13 &   340.47 r
  din1[43] (net)                                2     1.78 
  place351/a (d04bfn00ynud5)                                  -0.28    12.87     1.00    -0.03     0.31 &   340.78 r
  place351/o (d04bfn00ynud5)                                            6.11     1.00              9.17 &   349.94 r
  n352 (net)                                    1     4.47 
  place352/a (d04bfn00yduo0)                                   0.00     8.91     1.00     0.00     3.21 &   353.16 r
  place352/o (d04bfn00yduo0)                                            4.69     1.00             10.07 &   363.22 r
  n353 (net)                                    9    22.57 
  fifo1/place145/a (d04bfn00lduk0)                            -0.26    19.74     1.00    -0.03     9.00 &   372.22 r
  fifo1/place145/o (d04bfn00lduk0)                                      6.38     1.00             13.53 &   385.75 r
  fifo1/n741 (net)                             32    25.08 
  fifo1/data_mem_reg_13__43_/d (d04fyj03yd0b0)                 0.00    25.10     1.00     0.00     3.16 &   388.91 r
  data arrival time                                                                                         388.91

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.38     157.38
  clock reconvergence pessimism                                                                    0.00     157.38
  clock uncertainty                                                                               50.00     207.38
  fifo1/data_mem_reg_13__43_/clk (d04fyj03yd0b0)                                                            207.38 r
  library hold time                                                              1.00              2.26     209.64
  data required time                                                                                        209.64
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.64
  data arrival time                                                                                        -388.91
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.27


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_27__51_/d (d04fyj03yd0b0)                 0.00    35.81     1.00     0.00    20.14 &   401.15 r
  data arrival time                                                                                         401.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.90     169.90
  clock reconvergence pessimism                                                                    0.00     169.90
  clock uncertainty                                                                               50.00     219.90
  fifo1/data_mem_reg_27__51_/clk (d04fyj03yd0b0)                                                            219.90 r
  library hold time                                                              1.00              1.97     221.87
  data required time                                                                                        221.87
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.87
  data arrival time                                                                                        -401.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.28


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[42] (in)                                                        12.76                       7.05 &   340.39 r
  din1[42] (net)                                2     1.75 
  route1224/a (d04bfn00ynud5)                                 -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                           6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                  1     5.30 
  place349/a (d04bfn00yduk0)                                   0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                            5.19     1.00              9.53 &   363.96 r
  n350 (net)                                    3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                            -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                      6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                             32    24.23 
  fifo1/data_mem_reg_29__42_/d (d04fyj03yd0b0)                -0.38    25.94     1.00    -0.04     5.88 &   395.29 r
  data arrival time                                                                                         395.29

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.75     163.75
  clock reconvergence pessimism                                                                    0.00     163.75
  clock uncertainty                                                                               50.00     213.75
  fifo1/data_mem_reg_29__42_/clk (d04fyj03yd0b0)                                                            213.75 r
  library hold time                                                              1.00              2.25     215.99
  data required time                                                                                        215.99
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.99
  data arrival time                                                                                        -395.29
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.30


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[58] (in)                                                        13.96                       8.30 &   341.63 r
  din1[58] (net)                                2     2.09 
  route1208/a (d04inn00ynuc5)                                 -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                         12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                   2     8.85 
  route1207/a (d04inn00ynuf5)                                 -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                          9.27     1.00              6.58 &   361.31 r
  n320 (net)                                    4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                            -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                      7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                            32    24.08 
  fifo1/data_mem_reg_22__58_/d (d04fyj03yd0b0)                 0.00    17.59     1.00     0.00     9.67 &   392.02 r
  data arrival time                                                                                         392.02

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.33     160.33
  clock reconvergence pessimism                                                                    0.00     160.33
  clock uncertainty                                                                               50.00     210.33
  fifo1/data_mem_reg_22__58_/clk (d04fyj03yd0b0)                                                            210.33 r
  library hold time                                                              1.00              2.39     212.72
  data required time                                                                                        212.72
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.72
  data arrival time                                                                                        -392.02
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.30


  Startpoint: din1[37] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__37_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[37] (in)                                                        13.80                       7.77 &   341.10 r
  din1[37] (net)                                2     1.95 
  place339/a (d04bfn00ynud5)                                  -0.21    13.82     1.00    -0.02     0.33 &   341.43 r
  place339/o (d04bfn00ynud5)                                            7.68     1.00              8.68 &   350.12 r
  n340 (net)                                    2     6.21 
  fifo1/place458/a (d04inn00wn0a5)                             0.00    15.77     1.00     0.00     7.03 &   357.15 r
  fifo1/place458/o1 (d04inn00wn0a5)                                     8.82     1.00              9.90 &   367.05 f
  fifo1/n2220 (net)                             1     1.24 
  fifo1/place457/a (d04inn00ynuc5)                             0.00     8.82     1.00     0.00     0.13 &   367.17 f
  fifo1/place457/o1 (d04inn00ynuc5)                                    10.47     1.00              6.35 &   373.52 r
  fifo1/n2219 (net)                             1     6.98 
  fifo1/place139/a (d04bfn00yduk0)                            -2.54    28.87     1.00    -0.83    12.52 &   386.04 r
  fifo1/place139/o (d04bfn00yduk0)                                      5.71     1.00             11.15 &   397.19 r
  fifo1/n719 (net)                             32    23.44 
  fifo1/data_mem_reg_27__37_/d (d04fyj03yd0b0)                 0.00    18.61     1.00     0.00     2.50 &   399.69 r
  data arrival time                                                                                         399.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.93     167.93
  clock reconvergence pessimism                                                                    0.00     167.93
  clock uncertainty                                                                               50.00     217.93
  fifo1/data_mem_reg_27__37_/clk (d04fyj03yd0b0)                                                            217.93 r
  library hold time                                                              1.00              2.43     220.36
  data required time                                                                                        220.36
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.36
  data arrival time                                                                                        -399.69
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.33


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[19] (in)                                                       14.46                       8.20 &   341.53 r
  din1[19] (net)                               2     2.07 
  place399/a (d04bfn00ynud5)                                 -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                           9.97     1.00              9.87 &   351.53 r
  n400 (net)                                   2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                           -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                     6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                           32    24.86 
  fifo1/data_mem_reg_7__19_/d (d04fyj03yd0b0)                -0.54    36.41     1.00    -0.06    19.17 &   399.01 r
  data arrival time                                                                                        399.01

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.67     167.67
  clock reconvergence pessimism                                                                   0.00     167.67
  clock uncertainty                                                                              50.00     217.67
  fifo1/data_mem_reg_7__19_/clk (d04fyj03yd0b0)                                                            217.67 r
  library hold time                                                             1.00              1.96     219.63
  data required time                                                                                       219.63
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.63
  data arrival time                                                                                       -399.01
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.39


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[45] (in)                                                        9.57                       5.19 &   338.52 r
  din1[45] (net)                               2     1.26 
  route68/a (d04bfn00ynub5)                                  -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                            8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                  1     3.22 
  place324/a (d04bfn00ynue3)                                  0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                           7.76     1.00              9.64 &   360.66 r
  n325 (net)                                   2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                            0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                     4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                            32    23.10 
  fifo1/data_mem_reg_5__45_/d (d04fyj03yd0b0)                 0.00    43.26     1.00     0.00    16.61 &   398.69 r
  data arrival time                                                                                        398.69

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              167.52     167.52
  clock reconvergence pessimism                                                                   0.00     167.52
  clock uncertainty                                                                              50.00     217.52
  fifo1/data_mem_reg_5__45_/clk (d04fyj03yd0b0)                                                            217.52 r
  library hold time                                                             1.00              1.76     219.28
  data required time                                                                                       219.28
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.28
  data arrival time                                                                                       -398.69
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.40


  Startpoint: din1[51] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__51_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[51] (in)                                                        12.48                       6.84 &   340.18 r
  din1[51] (net)                                2     1.69 
  place335/a (d04bfn00ynud5)                                  -0.21    12.49     1.00    -0.02     0.20 &   340.38 r
  place335/o (d04bfn00ynud5)                                           12.54     1.00             10.20 &   350.57 r
  n336 (net)                                    2    12.62 
  fifo1/place137/a (d04bfn00yduk0)                            -0.53    35.45     1.00    -0.27    18.58 &   369.16 r
  fifo1/place137/o (d04bfn00yduk0)                                      6.71     1.00             11.85 &   381.01 r
  fifo1/n715 (net)                             32    23.96 
  fifo1/data_mem_reg_16__51_/d (d04fyj03yd0b0)                 0.00    32.58     1.00     0.00    13.29 &   394.30 r
  data arrival time                                                                                         394.30

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.81     162.81
  clock reconvergence pessimism                                                                    0.00     162.81
  clock uncertainty                                                                               50.00     212.81
  fifo1/data_mem_reg_16__51_/clk (d04fyj03yd0b0)                                                            212.81 r
  library hold time                                                              1.00              2.04     214.85
  data required time                                                                                        214.85
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.85
  data arrival time                                                                                        -394.30
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.46


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_11__47_/d (d04fyj03yd0b0)                 0.00    24.28     1.00     0.00     8.76 &   387.92 r
  data arrival time                                                                                         387.92

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.17     156.17
  clock reconvergence pessimism                                                                    0.00     156.17
  clock uncertainty                                                                               50.00     206.17
  fifo1/data_mem_reg_11__47_/clk (d04fyj03yd0b0)                                                            206.17 r
  library hold time                                                              1.00              2.27     208.44
  data required time                                                                                        208.44
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        208.44
  data arrival time                                                                                        -387.92
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.48


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[3] (in)                                                        12.27                       6.72 &   340.06 r
  din1[3] (net)                                2     1.66 
  post_place291/a (d04bfn00ynud5)                            -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                      5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                  1     4.01 
  place425/a (d04bfn00yduo0)                                 -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                           5.01     1.00             10.25 &   362.80 r
  n426 (net)                                   9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                      -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                               5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                            1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                      -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                              13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                           32    23.95 
  fifo1/data_mem_reg_21__3_/d (d04fyj03yd0b0)                -0.24    24.64     1.00    -0.13     8.76 &   404.96 r
  data arrival time                                                                                        404.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.19     173.19
  clock reconvergence pessimism                                                                   0.00     173.19
  clock uncertainty                                                                              50.00     223.19
  fifo1/data_mem_reg_21__3_/clk (d04fyj03yd0b0)                                                            223.19 r
  library hold time                                                             1.00              2.27     225.46
  data required time                                                                                       225.46
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       225.46
  data arrival time                                                                                       -404.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.49


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_17__8_/d (d04fyj03yd0b0)                -2.84    55.01     1.00    -0.29    25.91 &   389.33 r
  data arrival time                                                                                        389.33

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.12     157.12
  clock reconvergence pessimism                                                                   0.00     157.12
  clock uncertainty                                                                              50.00     207.12
  fifo1/data_mem_reg_17__8_/clk (d04fyj03yd0b0)                                                            207.12 r
  library hold time                                                             1.00              2.69     209.81
  data required time                                                                                       209.81
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       209.81
  data arrival time                                                                                       -389.33
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.52


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/data_mem_reg_13__30_/d (d04fyj03yd0b0)                 0.00    17.07     1.00     0.00     4.64 &   389.70 r
  data arrival time                                                                                         389.70

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.71     157.71
  clock reconvergence pessimism                                                                    0.00     157.71
  clock uncertainty                                                                               50.00     207.71
  fifo1/data_mem_reg_13__30_/clk (d04fyj03yd0b0)                                                            207.71 r
  library hold time                                                              1.00              2.47     210.18
  data required time                                                                                        210.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.18
  data arrival time                                                                                        -389.70
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.53


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[50] (in)                                                       11.79                       6.39 &   339.73 r
  din1[50] (net)                               2     1.57 
  route13/a (d04bfn00ynud5)                                  -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                            4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                  2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                            0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                     8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                             2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                            -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                      7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                           31    24.80 
  fifo1/data_mem_reg_7__50_/d (d04fyj03yd0b0)                 0.00    14.42     1.00     0.00     1.81 &   395.32 r
  data arrival time                                                                                        395.32

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              163.29     163.29
  clock reconvergence pessimism                                                                   0.00     163.29
  clock uncertainty                                                                              50.00     213.29
  fifo1/data_mem_reg_7__50_/clk (d04fyj03yd0b0)                                                            213.29 r
  library hold time                                                             1.00              2.51     215.79
  data required time                                                                                       215.79
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.79
  data arrival time                                                                                       -395.32
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.53


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_16__8_/d (d04fyj03yd0b0)                -2.92    57.18     1.00    -0.30    35.19 &   398.60 r
  data arrival time                                                                                        398.60

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.23     166.23
  clock reconvergence pessimism                                                                   0.00     166.23
  clock uncertainty                                                                              50.00     216.23
  fifo1/data_mem_reg_16__8_/clk (d04fyj03yd0b0)                                                            216.23 r
  library hold time                                                             1.00              2.83     219.06
  data required time                                                                                       219.06
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       219.06
  data arrival time                                                                                       -398.60
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.54


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[3] (in)                                                        15.73                       9.08 &   342.41 r
  din0[3] (net)                                2     2.32 
  place554/a (d04bfn00ynue3)                                  0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                           7.19     1.00              9.77 &   352.73 r
  n555 (net)                                   2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                           -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                    14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                           32    22.71 
  fifo0/data_mem_reg_19__3_/d (d04fyj03yd0b0)                 0.00    46.71     1.00     0.00    20.47 &   401.63 r
  data arrival time                                                                                        401.63

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.19     170.19
  clock reconvergence pessimism                                                                   0.00     170.19
  clock uncertainty                                                                              50.00     220.19
  fifo0/data_mem_reg_19__3_/clk (d04fyj03yd0b0)                                                            220.19 r
  library hold time                                                             1.00              1.87     222.07
  data required time                                                                                       222.07
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.07
  data arrival time                                                                                       -401.63
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.56


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[3] (in)                                                        15.73                       9.08 &   342.41 r
  din0[3] (net)                                2     2.32 
  place554/a (d04bfn00ynue3)                                  0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                           7.19     1.00              9.77 &   352.73 r
  n555 (net)                                   2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                           -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                    14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                           32    22.71 
  fifo0/data_mem_reg_24__3_/d (d04fyj03yd0b0)                 0.00    41.19     1.00     0.00    11.97 &   393.13 r
  data arrival time                                                                                        393.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.71     161.71
  clock reconvergence pessimism                                                                   0.00     161.71
  clock uncertainty                                                                              50.00     211.71
  fifo0/data_mem_reg_24__3_/clk (d04fyj03yd0b0)                                                            211.71 r
  library hold time                                                             1.00              1.86     213.57
  data required time                                                                                       213.57
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.57
  data arrival time                                                                                       -393.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.57


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_26__8_/d (d04fyj03yd0b0)                -2.92    56.97     1.00    -0.30    33.42 &   396.84 r
  data arrival time                                                                                        396.84

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              164.32     164.32
  clock reconvergence pessimism                                                                   0.00     164.32
  clock uncertainty                                                                              50.00     214.32
  fifo1/data_mem_reg_26__8_/clk (d04fyj03yd0b0)                                                            214.32 r
  library hold time                                                             1.00              2.93     217.25
  data required time                                                                                       217.25
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.25
  data arrival time                                                                                       -396.84
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.59


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[6] (in)                                                        12.64                       6.98 &   340.32 r
  din0[6] (net)                                2     1.74 
  place531/a (d04bfn00ynud5)                                  0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                           6.44     1.00              8.40 &   349.02 r
  n532 (net)                                   2     4.57 
  route35/a (d04bfn00yduk0)                                   0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                            4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                  1     9.91 
  place532/a (d04bfn00yduo0)                                 -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                           6.25     1.00             11.88 &   380.87 r
  n533 (net)                                  34    29.74 
  fifo0/data_mem_reg_22__6_/d (d04fyj03yd0c0)                 0.00    40.23     1.00     0.00    23.40 &   404.28 r
  data arrival time                                                                                        404.28

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              173.01     173.01
  clock reconvergence pessimism                                                                   0.00     173.01
  clock uncertainty                                                                              50.00     223.01
  fifo0/data_mem_reg_22__6_/clk (d04fyj03yd0c0)                                                            223.01 r
  library hold time                                                             1.00              1.66     224.67
  data required time                                                                                       224.67
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       224.67
  data arrival time                                                                                       -404.28
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.61


  Startpoint: din1[31] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__31_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[31] (in)                                                        14.39                       8.18 &   341.51 r
  din1[31] (net)                                2     2.07 
  route1242/a (d04bfn00ynud5)                                 -0.26    14.42     1.00    -0.03     0.46 &   341.98 r
  route1242/o (d04bfn00ynud5)                                           5.57     1.00              9.01 &   350.98 r
  n11103 (net)                                  1     3.53 
  place360/a (d04bfn00yd0k0)                                   0.00     7.74     1.00     0.00     2.33 &   353.32 r
  place360/o (d04bfn00yd0k0)                                            3.83     1.00              8.74 &   362.05 r
  n361 (net)                                    2     9.85 
  fifo1/place149/a (d04bfn00ynud5)                             0.00    25.05     1.00     0.00    15.58 &   377.64 r
  fifo1/place149/o (d04bfn00ynud5)                                     15.73     1.00             10.48 &   388.12 r
  fifo1/n753 (net)                             32    26.49 
  fifo1/data_mem_reg_15__31_/d (d04fyj03yd0b0)                -0.83    47.05     1.00    -0.09     6.89 &   395.01 r
  data arrival time                                                                                         395.01

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.53     163.53
  clock reconvergence pessimism                                                                    0.00     163.53
  clock uncertainty                                                                               50.00     213.53
  fifo1/data_mem_reg_15__31_/clk (d04fyj03yd0b0)                                                            213.53 r
  library hold time                                                              1.00              1.87     215.40
  data required time                                                                                        215.40
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.40
  data arrival time                                                                                        -395.01
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.61


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_13__14_/d (d04fyj03yd0c0)                 0.00    41.11     1.00     0.00    22.39 &   390.31 r
  data arrival time                                                                                         390.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.10     159.10
  clock reconvergence pessimism                                                                    0.00     159.10
  clock uncertainty                                                                               50.00     209.10
  fifo1/data_mem_reg_13__14_/clk (d04fyj03yd0c0)                                                            209.10 r
  library hold time                                                              1.00              1.57     210.67
  data required time                                                                                        210.67
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.67
  data arrival time                                                                                        -390.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.64


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[3] (in)                                                        15.73                       9.08 &   342.41 r
  din0[3] (net)                                2     2.32 
  place554/a (d04bfn00ynue3)                                  0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                           7.19     1.00              9.77 &   352.73 r
  n555 (net)                                   2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                           -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                    14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                           32    22.71 
  fifo0/data_mem_reg_11__3_/d (d04fyj03yd0b0)                 0.00    44.72     1.00     0.00    16.42 &   397.58 r
  data arrival time                                                                                        397.58

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.09     166.09
  clock reconvergence pessimism                                                                   0.00     166.09
  clock uncertainty                                                                              50.00     216.09
  fifo0/data_mem_reg_11__3_/clk (d04fyj03yd0b0)                                                            216.09 r
  library hold time                                                             1.00              1.83     217.93
  data required time                                                                                       217.93
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.93
  data arrival time                                                                                       -397.58
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.65


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[1] (in)                                                        12.30                       7.29 &   340.63 r
  din0[1] (net)                                2     1.82 
  route19/a (d04inn00yn0b5)                                  -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                           8.55     1.00              7.34 &   348.22 f
  n551 (net)                                   1     3.99 
  route20/a (d04inn00ynuh5)                                   0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                           9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                  9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                            0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                    11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                           10     9.02 
  fifo0/data_mem_reg_14__1_/d (d04fyj03yd0c0)                -0.27    18.12     1.00    -0.03     7.01 &   389.97 r
  data arrival time                                                                                        389.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.60     158.60
  clock reconvergence pessimism                                                                   0.00     158.60
  clock uncertainty                                                                              50.00     208.60
  fifo0/data_mem_reg_14__1_/clk (d04fyj03yd0c0)                                                            208.60 r
  library hold time                                                             1.00              1.69     210.29
  data required time                                                                                       210.29
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.29
  data arrival time                                                                                       -389.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.68


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_20__5_/d (d04fyj03yd0c0)                -0.81    58.21     1.00    -0.08    28.42 &   391.64 r
  data arrival time                                                                                        391.64

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.11     159.11
  clock reconvergence pessimism                                                                   0.00     159.11
  clock uncertainty                                                                              50.00     209.11
  fifo1/data_mem_reg_20__5_/clk (d04fyj03yd0c0)                                                            209.11 r
  library hold time                                                             1.00              2.80     211.91
  data required time                                                                                       211.91
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.91
  data arrival time                                                                                       -391.64
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.73


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_31__14_/d (d04fky00ld0a5)                 0.00    41.13     1.00     0.00    23.12 &   391.04 r
  data arrival time                                                                                         391.04

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.02     160.02
  clock reconvergence pessimism                                                                    0.00     160.02
  clock uncertainty                                                                               50.00     210.02
  fifo1/data_mem_reg_31__14_/clk (d04fky00ld0a5)                                                            210.02 r
  library hold time                                                              1.00              1.27     211.29
  data required time                                                                                        211.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.29
  data arrival time                                                                                        -391.04
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.75


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_23__36_/d (d04fyj03yd0b0)                -1.81    43.44     1.00    -0.19    21.77 &   391.09 r
  data arrival time                                                                                         391.09

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.55     159.55
  clock reconvergence pessimism                                                                    0.00     159.55
  clock uncertainty                                                                               50.00     209.55
  fifo0/data_mem_reg_23__36_/clk (d04fyj03yd0b0)                                                            209.55 r
  library hold time                                                              1.00              1.77     211.32
  data required time                                                                                        211.32
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.32
  data arrival time                                                                                        -391.09
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.77


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_15__47_/d (d04fyj03yd0b0)                 0.00    27.80     1.00     0.00    15.16 &   394.32 r
  data arrival time                                                                                         394.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.40     162.40
  clock reconvergence pessimism                                                                    0.00     162.40
  clock uncertainty                                                                               50.00     212.40
  fifo1/data_mem_reg_15__47_/clk (d04fyj03yd0b0)                                                            212.40 r
  library hold time                                                              1.00              2.13     214.54
  data required time                                                                                        214.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.54
  data arrival time                                                                                        -394.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.78


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_21__63_/d (d04fyj03yd0b0)                -4.66    71.59     1.00    -0.47    42.21 &   403.97 r
  data arrival time                                                                                         403.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.09     170.09
  clock reconvergence pessimism                                                                    0.00     170.09
  clock uncertainty                                                                               50.00     220.09
  fifo1/data_mem_reg_21__63_/clk (d04fyj03yd0b0)                                                            220.09 r
  library hold time                                                              1.00              4.08     224.17
  data required time                                                                                        224.17
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.17
  data arrival time                                                                                        -403.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.80


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/data_mem_reg_14__30_/d (d04fyj03yd0b0)                 0.00    18.21     1.00     0.00     5.93 &   390.99 r
  data arrival time                                                                                         390.99

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.73     158.73
  clock reconvergence pessimism                                                                    0.00     158.73
  clock uncertainty                                                                               50.00     208.73
  fifo1/data_mem_reg_14__30_/clk (d04fyj03yd0b0)                                                            208.73 r
  library hold time                                                              1.00              2.45     211.18
  data required time                                                                                        211.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.18
  data arrival time                                                                                        -390.99
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.81


  Startpoint: din1[35] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__35_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[35] (in)                                                       16.03                       9.22 &   342.55 r
  din1[35] (net)                               2     2.35 
  place368/a (d04bfn00ynud5)                                 -1.55    16.07     1.00    -1.00    -0.45 &   342.10 r
  place368/o (d04bfn00ynud5)                                           9.57     1.00              9.41 &   351.51 r
  n369 (net)                                   2    14.45 
  fifo1/place153/a (d04bfn00yduk0)                           -4.72    59.54     1.00    -0.89    33.09 &   384.61 r
  fifo1/place153/o (d04bfn00yduk0)                                     7.01     1.00             13.20 &   397.80 r
  fifo1/n8203 (net)                           32    26.13 
  fifo1/data_mem_reg_8__35_/d (d04fyj03yd0b0)                 0.00    36.68     1.00     0.00    10.45 &   408.25 r
  data arrival time                                                                                        408.25

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.48     176.48
  clock reconvergence pessimism                                                                   0.00     176.48
  clock uncertainty                                                                              50.00     226.48
  fifo1/data_mem_reg_8__35_/clk (d04fyj03yd0b0)                                                            226.48 r
  library hold time                                                             1.00              1.95     228.43
  data required time                                                                                       228.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.43
  data arrival time                                                                                       -408.25
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.82


  Startpoint: din1[26] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__26_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[26] (in)                                                        11.85                       6.99 &   340.33 r
  din1[26] (net)                                2     1.74 
  route1219/a (d04inn00yn0b5)                                 -0.92    11.86     1.00    -0.38    -0.12 &   340.21 r
  route1219/o1 (d04inn00yn0b5)                                         10.43     1.00              6.84 &   347.05 f
  n382 (net)                                    1     5.25 
  route1220/a (d04inn00ynuf5)                                 -0.88    14.53     1.00    -0.10     4.81 &   351.86 f
  route1220/o1 (d04inn00ynuf5)                                          9.75     1.00              6.54 &   358.40 r
  n11086 (net)                                  3    11.73 
  fifo1/place157/a (d04bfn00yn0f0)                            -0.39    27.09     1.00    -0.04    16.08 &   374.47 r
  fifo1/place157/o (d04bfn00yn0f0)                                     14.08     1.00             13.41 &   387.88 r
  fifo1/n9303 (net)                            32    23.22 
  fifo1/data_mem_reg_23__26_/d (d04fyj03yd0c0)                -0.47    31.07     1.00    -0.05     4.47 &   392.35 r
  data arrival time                                                                                         392.35

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.81     160.81
  clock reconvergence pessimism                                                                    0.00     160.81
  clock uncertainty                                                                               50.00     210.81
  fifo1/data_mem_reg_23__26_/clk (d04fyj03yd0c0)                                                            210.81 r
  library hold time                                                              1.00              1.69     212.50
  data required time                                                                                        212.50
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.50
  data arrival time                                                                                        -392.35
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.85


  Startpoint: din1[39] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__39_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[39] (in)                                                        13.22                       7.38 &   340.72 r
  din1[39] (net)                                2     1.84 
  place343/a (d04bfn00ynud5)                                  -0.20    13.24     1.00    -0.02     0.27 &   340.99 r
  place343/o (d04bfn00ynud5)                                            6.44     1.00              9.08 &   350.07 r
  n344 (net)                                    1     4.74 
  place344/a (d04bfn00yduk0)                                   0.00    10.24     1.00     0.00     4.03 &   354.10 r
  place344/o (d04bfn00yduk0)                                            4.60     1.00              9.18 &   363.28 r
  n345 (net)                                    2     8.51 
  fifo1/place141/a (d04bfn00ynue3)                            -0.62    13.30     1.00    -0.07     7.39 &   370.67 r
  fifo1/place141/o (d04bfn00ynue3)                                     14.10     1.00              9.80 &   380.47 r
  fifo1/n726 (net)                             32    25.95 
  fifo1/data_mem_reg_28__39_/d (d04fyj03yd0c0)                -0.43    56.48     1.00    -0.22    26.38 &   406.84 r
  data arrival time                                                                                         406.84

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               174.27     174.27
  clock reconvergence pessimism                                                                    0.00     174.27
  clock uncertainty                                                                               50.00     224.27
  fifo1/data_mem_reg_28__39_/clk (d04fyj03yd0c0)                                                            224.27 r
  library hold time                                                              1.00              2.69     226.96
  data required time                                                                                        226.96
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        226.96
  data arrival time                                                                                        -406.84
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.89


  Startpoint: din0[9] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_31__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[9] (in)                                                        11.89                       6.50 &   339.83 r
  din0[9] (net)                                2     1.60 
  place538/a (d04bfn00ynue3)                                  0.00    11.90     1.00     0.00     0.23 &   340.06 r
  place538/o (d04bfn00ynue3)                                           6.44     1.00              8.99 &   349.05 r
  n539 (net)                                   2    12.17 
  fifo0/place192/a (d04bfn00ynud5)                           -7.32    42.96     1.00    -3.78    21.83 &   370.88 r
  fifo0/place192/o (d04bfn00ynud5)                                     9.92     1.00             11.16 &   382.04 r
  fifo0/n1210 (net)                            8     9.81 
  fifo0/data_mem_reg_31__9_/d (d04fky00ld0a5)                -0.34    24.29     1.00    -0.04     6.69 &   388.73 r
  data arrival time                                                                                        388.73

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              156.72     156.72
  clock reconvergence pessimism                                                                   0.00     156.72
  clock uncertainty                                                                              50.00     206.72
  fifo0/data_mem_reg_31__9_/clk (d04fky00ld0a5)                                                            206.72 r
  library hold time                                                             1.00              2.08     208.80
  data required time                                                                                       208.80
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       208.80
  data arrival time                                                                                       -388.73
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              179.93


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[50] (in)                                                        11.79                       6.39 &   339.73 r
  din1[50] (net)                                2     1.57 
  route13/a (d04bfn00ynud5)                                   -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                             4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                   2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                             0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                      8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                              2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                             -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                       7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                            31    24.80 
  fifo1/data_mem_reg_12__50_/d (d04fyj03yd0b0)                 0.00    12.76     1.00     0.00     4.61 &   398.12 r
  data arrival time                                                                                         398.12

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.63     165.63
  clock reconvergence pessimism                                                                    0.00     165.63
  clock uncertainty                                                                               50.00     215.63
  fifo1/data_mem_reg_12__50_/clk (d04fyj03yd0b0)                                                            215.63 r
  library hold time                                                              1.00              2.54     218.18
  data required time                                                                                        218.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.18
  data arrival time                                                                                        -398.12
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               179.94


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[3] (in)                                                       12.27                       6.72 &   340.06 r
  din1[3] (net)                               2     1.66 
  post_place291/a (d04bfn00ynud5)                           -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                     5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                 1     4.01 
  place425/a (d04bfn00yduo0)                                -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                          5.01     1.00             10.25 &   362.80 r
  n426 (net)                                  9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                     -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                              5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                           1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                     -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                             13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                          32    23.95 
  fifo1/data_mem_reg_6__3_/d (d04fyj03nd0b0)                -0.25    25.69     1.00    -0.13    11.41 &   407.61 r
  data arrival time                                                                                       407.61

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             174.87     174.87
  clock reconvergence pessimism                                                                  0.00     174.87
  clock uncertainty                                                                             50.00     224.87
  fifo1/data_mem_reg_6__3_/clk (d04fyj03nd0b0)                                                            224.87 r
  library hold time                                                            1.00              2.78     227.65
  data required time                                                                                      227.65
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.65
  data arrival time                                                                                      -407.61
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             179.96


  Startpoint: din0[21] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[21] (in)                                                        13.15                       7.33 &   340.66 r
  din0[21] (net)                                2     1.83 
  place496/a (d04bfn00ynud5)                                   0.00    13.17     1.00     0.00     0.33 &   341.00 r
  place496/o (d04bfn00ynud5)                                            6.70     1.00              8.82 &   349.81 r
  n497 (net)                                    1     6.90 
  place497/a (d04bfn00yduk0)                                  -2.98    20.03     1.00    -1.57     8.03 &   357.84 r
  place497/o (d04bfn00yduk0)                                            5.67     1.00             10.87 &   368.71 r
  n498 (net)                                    9    22.15 
  fifo0/place174/a (d04bfn00yduk0)                             0.00    27.77     1.00     0.00    13.34 &   382.05 r
  fifo0/place174/o (d04bfn00yduk0)                                      4.86     1.00             10.84 &   392.89 r
  fifo0/n8203 (net)                            32    23.73 
  fifo0/data_mem_reg_26__21_/d (d04fyj03yd0b0)                -0.35    49.99     1.00    -0.18    11.50 &   404.39 r
  data arrival time                                                                                         404.39

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.28     172.28
  clock reconvergence pessimism                                                                    0.00     172.28
  clock uncertainty                                                                               50.00     222.28
  fifo0/data_mem_reg_26__21_/clk (d04fyj03yd0b0)                                                            222.28 r
  library hold time                                                              1.00              2.11     224.39
  data required time                                                                                        224.39
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.39
  data arrival time                                                                                        -404.39
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.00


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[49] (in)                                                       13.64                       7.71 &   341.04 r
  din1[49] (net)                               2     1.94 
  place330/a (d04bfn00ynue3)                                 -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                           8.41     1.00             10.48 &   351.91 r
  n331 (net)                                   2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                           -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                    14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                           32    23.84 
  fifo1/data_mem_reg_4__49_/d (d04fyj03yd0c0)                -0.52    46.55     1.00    -0.26    13.54 &   390.72 r
  data arrival time                                                                                        390.72

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.81     158.81
  clock reconvergence pessimism                                                                   0.00     158.81
  clock uncertainty                                                                              50.00     208.81
  fifo1/data_mem_reg_4__49_/clk (d04fyj03yd0c0)                                                            208.81 r
  library hold time                                                             1.00              1.89     210.70
  data required time                                                                                       210.70
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.70
  data arrival time                                                                                       -390.72
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.02


  Startpoint: din1[48] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__48_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[48] (in)                                                        12.38                       6.79 &   340.13 r
  din1[48] (net)                                2     1.68 
  place328/a (d04bfn00ynud5)                                  -0.23    12.39     1.00    -0.03     0.26 &   340.38 r
  place328/o (d04bfn00ynud5)                                            7.05     1.00              9.61 &   350.00 r
  n329 (net)                                    2     5.33 
  place1790/a (d04inn00ynub3)                                  0.00     7.25     1.00     0.00     0.40 &   350.40 r
  place1790/o1 (d04inn00ynub3)                                          5.15     1.00              5.05 &   355.46 f
  n2828 (net)                                   1     1.83 
  place1791/a (d04inn00ynud0)                                 -0.23     5.22     1.00    -0.04     0.39 &   355.84 f
  place1791/o1 (d04inn00ynud0)                                          7.47     1.00              4.23 &   360.07 r
  n2829 (net)                                   1     8.48 
  fifo1/place134/a (d04bfn00yduk0)                            -5.59    31.27     1.00    -2.99    13.02 &   373.09 r
  fifo1/place134/o (d04bfn00yduk0)                                      5.33     1.00             11.21 &   384.30 r
  fifo1/n670 (net)                             32    24.83 
  fifo1/data_mem_reg_10__48_/d (d04fyj03yd0b0)                -0.82    49.83     1.00    -0.08    16.98 &   401.28 r
  data arrival time                                                                                         401.28

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.12     169.12
  clock reconvergence pessimism                                                                    0.00     169.12
  clock uncertainty                                                                               50.00     219.12
  fifo1/data_mem_reg_10__48_/clk (d04fyj03yd0b0)                                                            219.12 r
  library hold time                                                              1.00              2.12     221.24
  data required time                                                                                        221.24
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.24
  data arrival time                                                                                        -401.28
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.04


  Startpoint: din0[40] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__40_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[40] (in)                                                        12.47                       6.87 &   340.20 r
  din0[40] (net)                                2     1.70 
  route29/a (d04bfn00ynud5)                                   -0.20    12.48     1.00    -0.02     0.27 &   340.47 r
  route29/o (d04bfn00ynud5)                                             5.84     1.00              8.44 &   348.91 r
  n9899 (net)                                   1     3.90 
  place469/a (d04bfn00yd0k0)                                   0.00     9.61     1.00     0.00     3.61 &   352.52 r
  place469/o (d04bfn00yd0k0)                                            3.45     1.00              8.99 &   361.51 r
  n470 (net)                                    3    14.74 
  fifo0/place161/a (d04bfn00ynud5)                            -2.91    43.25     1.00    -0.32    20.28 &   381.79 r
  fifo0/place161/o (d04bfn00ynud5)                                     14.09     1.00             11.12 &   392.92 r
  fifo0/n618 (net)                             32    26.66 
  fifo0/data_mem_reg_22__40_/d (d04fyj03yd0b0)                -0.79    53.36     1.00    -0.40     6.57 &   399.49 r
  data arrival time                                                                                         399.49

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.08     167.08
  clock reconvergence pessimism                                                                    0.00     167.08
  clock uncertainty                                                                               50.00     217.08
  fifo0/data_mem_reg_22__40_/clk (d04fyj03yd0b0)                                                            217.08 r
  library hold time                                                              1.00              2.36     219.44
  data required time                                                                                        219.44
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.44
  data arrival time                                                                                        -399.49
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.04


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[49] (in)                                                       13.64                       7.71 &   341.04 r
  din1[49] (net)                               2     1.94 
  place330/a (d04bfn00ynue3)                                 -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                           8.41     1.00             10.48 &   351.91 r
  n331 (net)                                   2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                           -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                    14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                           32    23.84 
  fifo1/data_mem_reg_3__49_/d (d04fyj03yd0b0)                -0.57    51.67     1.00    -0.29    21.22 &   398.40 r
  data arrival time                                                                                        398.40

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.91     165.91
  clock reconvergence pessimism                                                                   0.00     165.91
  clock uncertainty                                                                              50.00     215.91
  fifo1/data_mem_reg_3__49_/clk (d04fyj03yd0b0)                                                            215.91 r
  library hold time                                                             1.00              2.40     218.32
  data required time                                                                                       218.32
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.32
  data arrival time                                                                                       -398.40
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.08


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[10] (in)                                                       11.97                       6.51 &   339.84 r
  din1[10] (net)                               2     1.60 
  route11/a (d04bfn00ynud5)                                   0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                            6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                  1     4.97 
  place408/a (d04bfn00yduk0)                                 -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                           4.55     1.00              9.39 &   363.13 r
  n409 (net)                                   3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                           -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                    11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                           17    12.97 
  fifo1/data_mem_reg_4__10_/d (d04fyj03yd0b0)                -0.36    21.92     1.00    -0.04    11.17 &   389.58 r
  data arrival time                                                                                        389.58

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.14     157.14
  clock reconvergence pessimism                                                                   0.00     157.14
  clock uncertainty                                                                              50.00     207.14
  fifo1/data_mem_reg_4__10_/clk (d04fyj03yd0b0)                                                            207.14 r
  library hold time                                                             1.00              2.29     209.43
  data required time                                                                                       209.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       209.43
  data arrival time                                                                                       -389.58
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.15


  Startpoint: din1[18] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__18_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[18] (in)                                                       13.83                       7.83 &   341.16 r
  din1[18] (net)                               2     1.97 
  route1217/a (d04bfn00ynud5)                                -0.23    13.85     1.00    -0.03     0.41 &   341.57 r
  route1217/o (d04bfn00ynud5)                                          4.63     1.00              8.61 &   350.18 r
  n11084 (net)                                 1     2.48 
  place397/a (d04bfn00ynud5)                                  0.00     5.28     1.00     0.00     1.31 &   351.49 r
  place397/o (d04bfn00ynud5)                                          11.31     1.00              8.55 &   360.05 r
  n398 (net)                                   2    11.54 
  fifo1/place163/a (d04bfn00yn0f0)                           -0.47    30.73     1.00    -0.05    17.17 &   377.22 r
  fifo1/place163/o (d04bfn00yn0f0)                                    14.90     1.00             13.23 &   390.45 r
  fifo1/n1100 (net)                           32    25.13 
  fifo1/data_mem_reg_5__18_/d (d04fyj03yd0b0)                -0.58    54.04     1.00    -0.30    18.69 &   409.14 r
  data arrival time                                                                                        409.14

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.40     176.40
  clock reconvergence pessimism                                                                   0.00     176.40
  clock uncertainty                                                                              50.00     226.40
  fifo1/data_mem_reg_5__18_/clk (d04fyj03yd0b0)                                                            226.40 r
  library hold time                                                             1.00              2.54     228.94
  data required time                                                                                       228.94
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.94
  data arrival time                                                                                       -409.14
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.20


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/route24/a (d04bfn00yduk0)                             -0.33    20.70     1.00    -0.04    10.36 &   400.11 r
  fifo1/route24/o (d04bfn00yduk0)                                       6.88     1.00             11.56 &   411.67 r
  fifo1/n6222 (net)                            20    15.14 
  fifo1/data_mem_reg_21__25_/d (d04fyj03yd0c0)                 0.00     9.52     1.00     0.00     1.99 &   413.66 r
  data arrival time                                                                                         413.66

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               181.68     181.68
  clock reconvergence pessimism                                                                    0.00     181.68
  clock uncertainty                                                                               50.00     231.68
  fifo1/data_mem_reg_21__25_/clk (d04fyj03yd0c0)                                                            231.68 r
  library hold time                                                              1.00              1.76     233.44
  data required time                                                                                        233.44
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        233.44
  data arrival time                                                                                        -413.66
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.22


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_22__8_/d (d04fyj03yd0b0)                -2.92    57.22     1.00    -0.30    35.65 &   399.07 r
  data arrival time                                                                                        399.07

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              165.90     165.90
  clock reconvergence pessimism                                                                   0.00     165.90
  clock uncertainty                                                                              50.00     215.90
  fifo1/data_mem_reg_22__8_/clk (d04fyj03yd0b0)                                                            215.90 r
  library hold time                                                             1.00              2.95     218.84
  data required time                                                                                       218.84
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.84
  data arrival time                                                                                       -399.07
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.22


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_28__44_/d (d04fyj03yd0b0)                -0.41    38.39     1.00    -0.21    19.00 &   396.66 r
  data arrival time                                                                                         396.66

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.53     164.53
  clock reconvergence pessimism                                                                    0.00     164.53
  clock uncertainty                                                                               50.00     214.53
  fifo1/data_mem_reg_28__44_/clk (d04fyj03yd0b0)                                                            214.53 r
  library hold time                                                              1.00              1.90     216.43
  data required time                                                                                        216.43
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.43
  data arrival time                                                                                        -396.66
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.23


  Startpoint: din0[1] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__1_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[1] (in)                                                        12.30                       7.29 &   340.63 r
  din0[1] (net)                                2     1.82 
  route19/a (d04inn00yn0b5)                                  -0.59    12.32     1.00    -0.07     0.26 &   340.89 r
  route19/o1 (d04inn00yn0b5)                                           8.55     1.00              7.34 &   348.22 f
  n551 (net)                                   1     3.99 
  route20/a (d04inn00ynuh5)                                   0.00     8.77     1.00     0.00     0.97 &   349.19 f
  route20/o1 (d04inn00ynuh5)                                           9.64     1.00              4.91 &   354.10 r
  n9889 (net)                                  9    22.50 
  fifo0/place195/a (d04bfn00ynud5)                            0.00    28.09     1.00     0.00    18.01 &   372.11 r
  fifo0/place195/o (d04bfn00ynud5)                                    11.25     1.00             10.85 &   382.96 r
  fifo0/n1280 (net)                           10     9.02 
  fifo0/route778/a (d04bfn00yduk0)                           -0.27    18.19     1.00    -0.03     6.74 &   389.70 r
  fifo0/route778/o (d04bfn00yduk0)                                     6.57     1.00             10.88 &   400.57 r
  fifo0/n7270 (net)                           23    16.49 
  fifo0/data_mem_reg_19__1_/d (d04fyj03yd0b0)                 0.00     9.22     1.00     0.00     1.06 &   401.64 r
  data arrival time                                                                                        401.64

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.90     168.90
  clock reconvergence pessimism                                                                   0.00     168.90
  clock uncertainty                                                                              50.00     218.90
  fifo0/data_mem_reg_19__1_/clk (d04fyj03yd0b0)                                                            218.90 r
  library hold time                                                             1.00              2.50     221.40
  data required time                                                                                       221.40
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       221.40
  data arrival time                                                                                       -401.64
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.23


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_3__58_/d (d04fyj03yd0b0)                 0.00    17.58     1.00     0.00     9.60 &   391.94 r
  data arrival time                                                                                        391.94

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.24     159.24
  clock reconvergence pessimism                                                                   0.00     159.24
  clock uncertainty                                                                              50.00     209.24
  fifo1/data_mem_reg_3__58_/clk (d04fyj03yd0b0)                                                            209.24 r
  library hold time                                                             1.00              2.46     211.70
  data required time                                                                                       211.70
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       211.70
  data arrival time                                                                                       -391.94
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.24


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[0] (in)                                                        12.45                       6.84 &   340.17 r
  din1[0] (net)                                2     1.70 
  place419/a (d04bfn00ynud5)                                 -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                           8.63     1.00              8.84 &   349.30 r
  n420 (net)                                   2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                            0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                     5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                           32    25.89 
  fifo1/data_mem_reg_10__0_/d (d04fyj03yd0c0)                -0.45    49.60     1.00    -0.23    16.87 &   393.59 r
  data arrival time                                                                                        393.59

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.37     161.37
  clock reconvergence pessimism                                                                   0.00     161.37
  clock uncertainty                                                                              50.00     211.37
  fifo1/data_mem_reg_10__0_/clk (d04fyj03yd0c0)                                                            211.37 r
  library hold time                                                             1.00              1.97     213.34
  data required time                                                                                       213.34
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.34
  data arrival time                                                                                       -393.59
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.25


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/route24/a (d04bfn00yduk0)                             -0.33    20.70     1.00    -0.04    10.36 &   400.11 r
  fifo1/route24/o (d04bfn00yduk0)                                       6.88     1.00             11.56 &   411.67 r
  fifo1/n6222 (net)                            20    15.14 
  fifo1/data_mem_reg_19__25_/d (d04fyj03yd0b0)                 0.00    11.64     1.00     0.00     4.12 &   415.79 r
  data arrival time                                                                                         415.79

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               182.89     182.89
  clock reconvergence pessimism                                                                    0.00     182.89
  clock uncertainty                                                                               50.00     232.89
  fifo1/data_mem_reg_19__25_/clk (d04fyj03yd0b0)                                                            232.89 r
  library hold time                                                              1.00              2.64     235.53
  data required time                                                                                        235.53
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        235.53
  data arrival time                                                                                        -415.79
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.26


  Startpoint: din0[42] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[42] (in)                                                       11.51                       6.24 &   339.57 r
  din0[42] (net)                               2     1.53 
  place473/a (d04bfn00ynue3)                                  0.00    11.52     1.00     0.00     0.20 &   339.77 r
  place473/o (d04bfn00ynue3)                                           7.00     1.00              9.35 &   349.12 r
  n474 (net)                                   2     7.28 
  post_place524/a (d04bfn00yduk0)                            -1.09    15.81     1.00    -0.12     7.27 &   356.39 r
  post_place524/o (d04bfn00yduk0)                                      5.75     1.00             10.38 &   366.77 r
  n3608 (net)                                  4    14.08 
  fifo0/place163/a (d04bfn00yduk0)                           -3.78    26.43     1.00    -1.52    12.45 &   379.22 r
  fifo0/place163/o (d04bfn00yduk0)                                     5.87     1.00             10.97 &   390.19 r
  fifo0/n625 (net)                            32    24.71 
  fifo0/data_mem_reg_5__42_/d (d04fyj03yd0b0)                -0.39    35.91     1.00    -0.20    12.77 &   402.97 r
  data arrival time                                                                                        402.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.77     170.77
  clock reconvergence pessimism                                                                   0.00     170.77
  clock uncertainty                                                                              50.00     220.77
  fifo0/data_mem_reg_5__42_/clk (d04fyj03yd0b0)                                                            220.77 r
  library hold time                                                             1.00              1.89     222.65
  data required time                                                                                       222.65
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.65
  data arrival time                                                                                       -402.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.32


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_12__63_/d (d04fyj03yd0c0)                -4.50    68.80     1.00    -1.03    30.69 &   392.45 r
  data arrival time                                                                                         392.45

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.44     158.44
  clock reconvergence pessimism                                                                    0.00     158.44
  clock uncertainty                                                                               50.00     208.44
  fifo1/data_mem_reg_12__63_/clk (d04fyj03yd0c0)                                                            208.44 r
  library hold time                                                              1.00              3.66     212.10
  data required time                                                                                        212.10
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.10
  data arrival time                                                                                        -392.45
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.35


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[2] (in)                                                       11.12                       5.91 &   339.24 r
  din1[2] (net)                               2     1.45 
  place423/a (d04bfn00ynud5)                                 0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                          7.77     1.00              9.20 &   348.62 r
  n424 (net)                                  2     6.62 
  place1340/a (d04inn00ynuc5)                                0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                        8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                 1     4.53 
  place1354/a (d04inn00ynuf5)                               -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                        5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                 1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                          -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                    4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                           9     8.59 
  fifo1/route20/a (d04bfn00yd0k0)                            0.00    15.05     1.00     0.00     7.50 &   387.34 r
  fifo1/route20/o (d04bfn00yd0k0)                                     6.86     1.00             10.98 &   398.31 r
  fifo1/n6226 (net)                          24    18.16 
  fifo1/data_mem_reg_8__2_/d (d04fyj03yd0b0)                 0.00    17.99     1.00     0.00     9.98 &   408.30 r
  data arrival time                                                                                       408.30

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             175.49     175.49
  clock reconvergence pessimism                                                                  0.00     175.49
  clock uncertainty                                                                             50.00     225.49
  fifo1/data_mem_reg_8__2_/clk (d04fyj03yd0b0)                                                            225.49 r
  library hold time                                                            1.00              2.45     227.94
  data required time                                                                                      227.94
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.94
  data arrival time                                                                                      -408.30
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             180.35


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/route24/a (d04bfn00yduk0)                             -0.33    20.70     1.00    -0.04    10.36 &   400.11 r
  fifo1/route24/o (d04bfn00yduk0)                                       6.88     1.00             11.56 &   411.67 r
  fifo1/n6222 (net)                            20    15.14 
  fifo1/data_mem_reg_13__25_/d (d04fyj03yd0b0)                 0.00     9.13     1.00     0.00     1.50 &   413.17 r
  data arrival time                                                                                         413.17

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               180.13     180.13
  clock reconvergence pessimism                                                                    0.00     180.13
  clock uncertainty                                                                               50.00     230.13
  fifo1/data_mem_reg_13__25_/clk (d04fyj03yd0b0)                                                            230.13 r
  library hold time                                                              1.00              2.68     232.81
  data required time                                                                                        232.81
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.81
  data arrival time                                                                                        -413.17
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.36


  Startpoint: din0[8] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[8] (in)                                                       11.83                       6.42 &   339.75 r
  din0[8] (net)                               2     1.59 
  place536/a (d04bfn00ynud5)                                 0.00    11.84     1.00     0.00     0.27 &   340.02 r
  place536/o (d04bfn00ynud5)                                          6.43     1.00              8.81 &   348.83 r
  n537 (net)                                  2     4.65 
  fifo0/route764/a (d04bfn00ynud5)                           0.00     9.90     1.00     0.00     4.08 &   352.91 r
  fifo0/route764/o (d04bfn00ynud5)                                   13.59     1.00              9.92 &   362.83 r
  fifo0/n7273 (net)                           1    15.03 
  fifo0/route774/a (d04inn00ynue3)                         -11.16    39.61     1.00    -6.06    17.02 &   379.85 r
  fifo0/route774/o1 (d04inn00ynue3)                                  10.34     1.00              5.41 &   385.26 f
  fifo0/n1190 (net)                           1     4.88 
  fifo0/route777/a (d04inn00ydui0)                           0.00    12.54     1.00     0.00     3.42 &   388.68 f
  fifo0/route777/o1 (d04inn00ydui0)                                  11.56     1.00              6.84 &   395.51 r
  fifo0/n7269 (net)                          32    24.62 
  fifo0/data_mem_reg_2__8_/d (d04fyj03yd0b0)                -0.34    27.17     1.00    -0.18     5.35 &   400.86 r
  data arrival time                                                                                       400.86

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             168.33     168.33
  clock reconvergence pessimism                                                                  0.00     168.33
  clock uncertainty                                                                             50.00     218.33
  fifo0/data_mem_reg_2__8_/clk (d04fyj03yd0b0)                                                            218.33 r
  library hold time                                                            1.00              2.15     220.48
  data required time                                                                                      220.48
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      220.48
  data arrival time                                                                                      -400.86
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             180.38


  Startpoint: din1[40] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__40_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[40] (in)                                                        13.29                       7.43 &   340.76 r
  din1[40] (net)                                2     1.85 
  route1240/a (d04bfn00ynud5)                                 -1.06    13.31     1.00    -0.46    -0.14 &   340.63 r
  route1240/o (d04bfn00ynud5)                                           6.64     1.00              8.88 &   349.51 r
  n11101 (net)                                  1     5.64 
  place345/a (d04bfn00yduk0)                                   0.00    14.36     1.00     0.00     6.36 &   355.87 r
  place345/o (d04bfn00yduk0)                                            4.13     1.00              9.63 &   365.50 r
  n346 (net)                                    2     9.39 
  fifo1/place142/a (d04bfn00ynue3)                             0.00    18.47     1.00     0.00     9.13 &   374.63 r
  fifo1/place142/o (d04bfn00ynue3)                                      6.68     1.00              9.71 &   384.34 r
  fifo1/n728 (net)                              3     8.12 
  fifo1/data_mem_reg_24__40_/d (d04fyj03yd0c0)                -1.62    23.33     1.00    -0.17    10.17 &   394.51 r
  data arrival time                                                                                         394.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.47     162.47
  clock reconvergence pessimism                                                                    0.00     162.47
  clock uncertainty                                                                               50.00     212.47
  fifo1/data_mem_reg_24__40_/clk (d04fyj03yd0c0)                                                            212.47 r
  library hold time                                                              1.00              1.65     214.13
  data required time                                                                                        214.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.13
  data arrival time                                                                                        -394.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.39


  Startpoint: din1[47] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__47_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[47] (in)                                                        13.29                       7.42 &   340.75 r
  din1[47] (net)                                2     1.85 
  place327/a (d04bfn00ynud5)                                  -0.26    13.31     1.00    -0.03     0.32 &   341.07 r
  place327/o (d04bfn00ynud5)                                            8.07     1.00              8.53 &   349.61 r
  n328 (net)                                    2     8.70 
  fifo1/place133/a (d04bfn00nduo0)                            -0.48    27.94     1.00    -0.05    14.46 &   364.07 r
  fifo1/place133/o (d04bfn00nduo0)                                      7.06     1.00             15.09 &   379.16 r
  fifo1/n630 (net)                             32    22.98 
  fifo1/data_mem_reg_12__47_/d (d04fyj03yd0b0)                 0.00    27.84     1.00     0.00    15.77 &   394.93 r
  data arrival time                                                                                         394.93

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.31     162.31
  clock reconvergence pessimism                                                                    0.00     162.31
  clock uncertainty                                                                               50.00     212.31
  fifo1/data_mem_reg_12__47_/clk (d04fyj03yd0b0)                                                            212.31 r
  library hold time                                                              1.00              2.19     214.51
  data required time                                                                                        214.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.51
  data arrival time                                                                                        -394.93
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.42


  Startpoint: din1[7] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__7_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[7] (in)                                                       12.70                       7.52 &   340.85 r
  din1[7] (net)                               2     1.88 
  post_route2/a (d04inn00yn0b5)                             -0.26    12.71     1.00    -0.03     0.30 &   341.15 r
  post_route2/o1 (d04inn00yn0b5)                                      9.35     1.00              5.60 &   346.76 f
  n9886 (net)                                 1     4.45 
  post_route3/a (d04inn00ynue3)                             -1.65    14.07     1.00    -1.11     4.18 &   350.93 f
  post_route3/o1 (d04inn00ynue3)                                     11.37     1.00              7.93 &   358.86 r
  n406 (net)                                  5     8.80 
  fifo1/route17/a (d04bfn00ynue3)                           -0.27    17.47     1.00    -0.03     6.09 &   364.95 r
  fifo1/route17/o (d04bfn00ynue3)                                    11.59     1.00             10.66 &   375.60 r
  fifo1/n6214 (net)                          16    12.28 
  fifo1/data_mem_reg_5__7_/d (d04fyj03yd0b0)                 0.00    20.12     1.00     0.00     9.72 &   385.32 r
  data arrival time                                                                                       385.32

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             152.56     152.56
  clock reconvergence pessimism                                                                  0.00     152.56
  clock uncertainty                                                                             50.00     202.56
  fifo1/data_mem_reg_5__7_/clk (d04fyj03yd0b0)                                                            202.56 r
  library hold time                                                            1.00              2.33     204.89
  data required time                                                                                      204.89
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      204.89
  data arrival time                                                                                      -385.32
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             180.43


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_15__44_/d (d04fyj03yd0b0)                -0.41    38.37     1.00    -0.21    18.84 &   396.51 r
  data arrival time                                                                                         396.51

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.16     164.16
  clock reconvergence pessimism                                                                    0.00     164.16
  clock uncertainty                                                                               50.00     214.16
  fifo1/data_mem_reg_15__44_/clk (d04fyj03yd0b0)                                                            214.16 r
  library hold time                                                              1.00              1.90     216.06
  data required time                                                                                        216.06
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.06
  data arrival time                                                                                        -396.51
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.45


  Startpoint: din1[45] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__45_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[45] (in)                                                         9.57                       5.19 &   338.52 r
  din1[45] (net)                                2     1.26 
  route68/a (d04bfn00ynub5)                                   -0.14     9.57     1.00    -0.02     0.11 &   338.63 r
  route68/o (d04bfn00ynub5)                                             8.42     1.00             10.58 &   349.21 r
  n9941 (net)                                   1     3.22 
  place324/a (d04bfn00ynue3)                                   0.00     9.18     1.00     0.00     1.82 &   351.02 r
  place324/o (d04bfn00ynue3)                                            7.76     1.00              9.64 &   360.66 r
  n325 (net)                                    2     8.38 
  fifo1/place131/a (d04bfn00yduo0)                             0.00    20.92     1.00     0.00     9.75 &   370.41 r
  fifo1/place131/o (d04bfn00yduo0)                                      4.81     1.00             11.67 &   382.08 r
  fifo1/n590 (net)                             32    23.10 
  fifo1/data_mem_reg_25__45_/d (d04fyj03yd0b0)                 0.00    49.70     1.00     0.00    26.89 &   408.97 r
  data arrival time                                                                                         408.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.27     176.27
  clock reconvergence pessimism                                                                    0.00     176.27
  clock uncertainty                                                                               50.00     226.27
  fifo1/data_mem_reg_25__45_/clk (d04fyj03yd0b0)                                                            226.27 r
  library hold time                                                              1.00              2.24     228.52
  data required time                                                                                        228.52
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.52
  data arrival time                                                                                        -408.97
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.45


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_1__8_/d (d04fyj03yd0b0)                -2.92    56.99     1.00    -0.30    33.59 &   397.00 r
  data arrival time                                                                                       397.00

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             163.56     163.56
  clock reconvergence pessimism                                                                  0.00     163.56
  clock uncertainty                                                                             50.00     213.56
  fifo1/data_mem_reg_1__8_/clk (d04fyj03yd0b0)                                                            213.56 r
  library hold time                                                            1.00              2.93     216.49
  data required time                                                                                      216.49
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      216.49
  data arrival time                                                                                      -397.00
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             180.51


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[3] (in)                                                       12.27                       6.72 &   340.06 r
  din1[3] (net)                               2     1.66 
  post_place291/a (d04bfn00ynud5)                           -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                     5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                 1     4.01 
  place425/a (d04bfn00yduo0)                                -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                          5.01     1.00             10.25 &   362.80 r
  n426 (net)                                  9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                     -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                              5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                           1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                     -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                             13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                          32    23.95 
  fifo1/data_mem_reg_0__3_/d (d04fyj03yd0b0)                -0.26    26.76     1.00    -0.14    12.49 &   408.69 r
  data arrival time                                                                                       408.69

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.03     176.03
  clock reconvergence pessimism                                                                  0.00     176.03
  clock uncertainty                                                                             50.00     226.03
  fifo1/data_mem_reg_0__3_/clk (d04fyj03yd0b0)                                                            226.03 r
  library hold time                                                            1.00              2.15     228.18
  data required time                                                                                      228.18
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      228.18
  data arrival time                                                                                      -408.69
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             180.51


  Startpoint: din0[9] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[9] (in)                                                       11.89                       6.50 &   339.83 r
  din0[9] (net)                               2     1.60 
  place538/a (d04bfn00ynue3)                                 0.00    11.90     1.00     0.00     0.23 &   340.06 r
  place538/o (d04bfn00ynue3)                                          6.44     1.00              8.99 &   349.05 r
  n539 (net)                                  2    12.17 
  fifo0/place192/a (d04bfn00ynud5)                          -7.32    42.96     1.00    -3.78    21.83 &   370.88 r
  fifo0/place192/o (d04bfn00ynud5)                                    9.92     1.00             11.16 &   382.04 r
  fifo0/n1210 (net)                           8     9.81 
  fifo0/data_mem_reg_0__9_/d (d04fyj03yd0c0)                -0.42    28.01     1.00    -0.04    12.04 &   394.08 r
  data arrival time                                                                                       394.08

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             161.95     161.95
  clock reconvergence pessimism                                                                  0.00     161.95
  clock uncertainty                                                                             50.00     211.95
  fifo0/data_mem_reg_0__9_/clk (d04fyj03yd0c0)                                                            211.95 r
  library hold time                                                            1.00              1.60     213.55
  data required time                                                                                      213.55
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      213.55
  data arrival time                                                                                      -394.08
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             180.53


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 f
  din1[61] (in)                                                       11.78                       7.70 &   341.03 f
  din1[61] (net)                               3     4.08 
  place303/a (d04bfn00ynud5)                                 -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                           7.00     1.00             10.59 &   352.97 f
  n304 (net)                                   5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                            -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                      5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                           29    21.40 
  fifo1/data_mem_reg_3__61_/d (d04fyj03yd0b0)                 0.00    25.57     1.00     0.00    14.92 &   384.96 f
  data arrival time                                                                                        384.96

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              159.19     159.19
  clock reconvergence pessimism                                                                   0.00     159.19
  clock uncertainty                                                                              50.00     209.19
  fifo1/data_mem_reg_3__61_/clk (d04fyj03yd0b0)                                                            209.19 r
  library hold time                                                             1.00             -4.76     204.43
  data required time                                                                                       204.43
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       204.43
  data arrival time                                                                                       -384.96
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.53


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[33] (in)                                                        12.94                       7.19 &   340.52 r
  din1[33] (net)                                2     1.79 
  place364/a (d04bfn00ynud5)                                  -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                            6.12     1.00              8.75 &   349.52 r
  n365 (net)                                    1     4.61 
  place365/a (d04bfn00yduo0)                                   0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                            5.06     1.00             10.57 &   364.64 r
  n366 (net)                                    9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                            -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                     11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                            10     9.13 
  fifo1/data_mem_reg_14__33_/d (d04fyj03yd0b0)                 0.00    14.66     1.00     0.00     2.84 &   391.90 r
  data arrival time                                                                                         391.90

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.82     158.82
  clock reconvergence pessimism                                                                    0.00     158.82
  clock uncertainty                                                                               50.00     208.82
  fifo1/data_mem_reg_14__33_/clk (d04fyj03yd0b0)                                                            208.82 r
  library hold time                                                              1.00              2.55     211.36
  data required time                                                                                        211.36
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.36
  data arrival time                                                                                        -391.90
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.54


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[8] (in)                                                        12.01                       6.54 &   339.88 r
  din1[8] (net)                                2     1.62 
  route9/a (d04bfn00ynud5)                                    0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                             6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                  1     4.84 
  place406/a (d04bfn00yduo0)                                  0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                           5.60     1.00             10.28 &   363.41 r
  n407 (net)                                  40    41.96 
  fifo1/data_mem_reg_19__8_/d (d04fyj03yd0b0)                -2.87    55.72     1.00    -0.29    27.71 &   391.12 r
  data arrival time                                                                                        391.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.82     157.82
  clock reconvergence pessimism                                                                   0.00     157.82
  clock uncertainty                                                                              50.00     207.82
  fifo1/data_mem_reg_19__8_/clk (d04fyj03yd0b0)                                                            207.82 r
  library hold time                                                             1.00              2.76     210.58
  data required time                                                                                       210.58
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.58
  data arrival time                                                                                       -391.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.54


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[44] (in)                                                        13.90                       7.89 &   341.22 r
  din1[44] (net)                                2     1.97 
  route1205/a (d04inn00ynuc5)                                 -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                          7.97     1.00              5.16 &   346.62 f
  n355 (net)                                    1     4.18 
  route1204/a (d04inn00ynuf5)                                 -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                          6.34     1.00              5.46 &   355.35 r
  n356 (net)                                    2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                            -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                     17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                             32    23.01 
  fifo1/data_mem_reg_23__44_/d (d04fyj03yd0b0)                -0.42    38.64     1.00    -0.22    20.04 &   397.70 r
  data arrival time                                                                                         397.70

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.25     165.25
  clock reconvergence pessimism                                                                    0.00     165.25
  clock uncertainty                                                                               50.00     215.25
  fifo1/data_mem_reg_23__44_/clk (d04fyj03yd0b0)                                                            215.25 r
  library hold time                                                              1.00              1.87     217.12
  data required time                                                                                        217.12
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.12
  data arrival time                                                                                        -397.70
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.58


  Startpoint: din0[19] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[19] (in)                                                        13.43                       7.52 &   340.85 r
  din0[19] (net)                                2     1.88 
  place524/a (d04bfn00ynud5)                                  -0.20    13.45     1.00    -0.02     0.31 &   341.17 r
  place524/o (d04bfn00ynud5)                                            7.20     1.00              8.86 &   350.03 r
  n525 (net)                                    1     8.10 
  place525/a (d04bfn00yduk0)                                  -3.55    26.76     1.00    -1.70    11.43 &   361.46 r
  place525/o (d04bfn00yduk0)                                            5.71     1.00             11.20 &   372.66 r
  n526 (net)                                    9    21.57 
  fifo0/place188/a (d04bfn00yduo0)                            -0.22    23.96     1.00    -0.12    10.72 &   383.37 r
  fifo0/place188/o (d04bfn00yduo0)                                      5.23     1.00             12.09 &   395.46 r
  fifo0/n1110 (net)                            32    25.23 
  fifo0/data_mem_reg_26__19_/d (d04fyj03yd0b0)                 0.00    37.43     1.00     0.00     9.36 &   404.82 r
  data arrival time                                                                                         404.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.27     172.27
  clock reconvergence pessimism                                                                    0.00     172.27
  clock uncertainty                                                                               50.00     222.27
  fifo0/data_mem_reg_26__19_/clk (d04fyj03yd0b0)                                                            222.27 r
  library hold time                                                              1.00              1.96     224.23
  data required time                                                                                        224.23
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.23
  data arrival time                                                                                        -404.82
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.59


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_16__13_/d (d04fyj03yd0b0)                 0.00    59.35     1.00     0.00    34.16 &   399.33 r
  data arrival time                                                                                         399.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.76     165.76
  clock reconvergence pessimism                                                                    0.00     165.76
  clock uncertainty                                                                               50.00     215.76
  fifo1/data_mem_reg_16__13_/clk (d04fyj03yd0b0)                                                            215.76 r
  library hold time                                                              1.00              2.98     218.74
  data required time                                                                                        218.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.74
  data arrival time                                                                                        -399.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.60


  Startpoint: din0[3] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[3] (in)                                                        15.73                       9.08 &   342.41 r
  din0[3] (net)                                2     2.32 
  place554/a (d04bfn00ynue3)                                  0.00    15.77     1.00     0.00     0.55 &   342.96 r
  place554/o (d04bfn00ynue3)                                           7.19     1.00              9.77 &   352.73 r
  n555 (net)                                   2    10.85 
  fifo0/place197/a (d04bfn00ynue3)                           -6.42    33.66     1.00    -3.39    16.70 &   369.43 r
  fifo0/place197/o (d04bfn00ynue3)                                    14.54     1.00             11.73 &   381.16 r
  fifo0/n1310 (net)                           32    22.71 
  fifo0/data_mem_reg_13__3_/d (d04fyj03yd0b0)                 0.00    47.08     1.00     0.00    21.97 &   403.13 r
  data arrival time                                                                                        403.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.36     170.36
  clock reconvergence pessimism                                                                   0.00     170.36
  clock uncertainty                                                                              50.00     220.36
  fifo0/data_mem_reg_13__3_/clk (d04fyj03yd0b0)                                                            220.36 r
  library hold time                                                             1.00              2.15     222.51
  data required time                                                                                       222.51
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.51
  data arrival time                                                                                       -403.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.62


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[36] (in)                                                       11.77                       6.80 &   340.14 r
  din0[36] (net)                               2     1.69 
  post_place496/a (d04inn00yn0b5)                            -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                     8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                  1     3.88 
  post_place497/a (d04inn00ynue3)                            -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                     6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                  1     4.43 
  place493/a (d04bfn00yduo0)                                 -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                           7.75     1.00             11.04 &   369.32 r
  n494 (net)                                  40    49.07 
  fifo0/data_mem_reg_4__36_/d (d04fyj03yd0b0)                -1.81    43.50     1.00    -0.19    21.99 &   391.32 r
  data arrival time                                                                                        391.32

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.90     158.90
  clock reconvergence pessimism                                                                   0.00     158.90
  clock uncertainty                                                                              50.00     208.90
  fifo0/data_mem_reg_4__36_/clk (d04fyj03yd0b0)                                                            208.90 r
  library hold time                                                             1.00              1.79     210.69
  data required time                                                                                       210.69
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.69
  data arrival time                                                                                       -391.32
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.62


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[16] (in)                                                       12.96                       7.21 &   340.54 r
  din1[16] (net)                               2     1.80 
  route16/a (d04bfn00ynud5)                                  -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                            5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                  1     3.33 
  place393/a (d04bfn00yduk0)                                  0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                           4.10     1.00              8.39 &   360.17 r
  n394 (net)                                   2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                            0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                     9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                           10     9.73 
  fifo1/route14/a (d04bfn00yd0k0)                             0.00    20.55     1.00     0.00     8.99 &   396.06 r
  fifo1/route14/o (d04bfn00yd0k0)                                      7.06     1.00             11.83 &   407.89 r
  fifo1/n6218 (net)                           23    17.77 
  fifo1/data_mem_reg_3__16_/d (d04fyj03yd0b0)                 0.00    12.79     1.00     0.00     3.41 &   411.29 r
  data arrival time                                                                                        411.29

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              178.05     178.05
  clock reconvergence pessimism                                                                   0.00     178.05
  clock uncertainty                                                                              50.00     228.05
  fifo1/data_mem_reg_3__16_/clk (d04fyj03yd0b0)                                                            228.05 r
  library hold time                                                             1.00              2.58     230.63
  data required time                                                                                       230.63
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.63
  data arrival time                                                                                       -411.29
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.66


  Startpoint: din1[18] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[18] (in)                                                       13.83                       7.83 &   341.16 r
  din1[18] (net)                               2     1.97 
  route1217/a (d04bfn00ynud5)                                -0.23    13.85     1.00    -0.03     0.41 &   341.57 r
  route1217/o (d04bfn00ynud5)                                          4.63     1.00              8.61 &   350.18 r
  n11084 (net)                                 1     2.48 
  place397/a (d04bfn00ynud5)                                  0.00     5.28     1.00     0.00     1.31 &   351.49 r
  place397/o (d04bfn00ynud5)                                          11.31     1.00              8.55 &   360.05 r
  n398 (net)                                   2    11.54 
  fifo1/place163/a (d04bfn00yn0f0)                           -0.47    30.73     1.00    -0.05    17.17 &   377.22 r
  fifo1/place163/o (d04bfn00yn0f0)                                    14.90     1.00             13.23 &   390.45 r
  fifo1/n1100 (net)                           32    25.13 
  fifo1/data_mem_reg_3__18_/d (d04fyj03yd0b0)                -0.58    54.07     1.00    -0.30    19.22 &   409.67 r
  data arrival time                                                                                        409.67

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.43     176.43
  clock reconvergence pessimism                                                                   0.00     176.43
  clock uncertainty                                                                              50.00     226.43
  fifo1/data_mem_reg_3__18_/clk (d04fyj03yd0b0)                                                            226.43 r
  library hold time                                                             1.00              2.56     228.99
  data required time                                                                                       228.99
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.99
  data arrival time                                                                                       -409.67
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.68


  Startpoint: din1[18] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__18_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[18] (in)                                                        13.83                       7.83 &   341.16 r
  din1[18] (net)                                2     1.97 
  route1217/a (d04bfn00ynud5)                                 -0.23    13.85     1.00    -0.03     0.41 &   341.57 r
  route1217/o (d04bfn00ynud5)                                           4.63     1.00              8.61 &   350.18 r
  n11084 (net)                                  1     2.48 
  place397/a (d04bfn00ynud5)                                   0.00     5.28     1.00     0.00     1.31 &   351.49 r
  place397/o (d04bfn00ynud5)                                           11.31     1.00              8.55 &   360.05 r
  n398 (net)                                    2    11.54 
  fifo1/place163/a (d04bfn00yn0f0)                            -0.47    30.73     1.00    -0.05    17.17 &   377.22 r
  fifo1/place163/o (d04bfn00yn0f0)                                     14.90     1.00             13.23 &   390.45 r
  fifo1/n1100 (net)                            32    25.13 
  fifo1/data_mem_reg_13__18_/d (d04fyj03yd0b0)                -0.58    54.05     1.00    -0.30    18.86 &   409.31 r
  data arrival time                                                                                         409.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.07     176.07
  clock reconvergence pessimism                                                                    0.00     176.07
  clock uncertainty                                                                               50.00     226.07
  fifo1/data_mem_reg_13__18_/clk (d04fyj03yd0b0)                                                            226.07 r
  library hold time                                                              1.00              2.56     228.63
  data required time                                                                                        228.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.63
  data arrival time                                                                                        -409.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.68


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route643/a (d04bfn00ynud5)                            -0.26    15.19     1.00    -0.03     6.29 &   380.55 r
  fifo1/route643/o (d04bfn00ynud5)                                      9.46     1.00             10.43 &   390.98 r
  fifo1/n6846 (net)                            10     7.76 
  fifo1/data_mem_reg_24__62_/d (d04fyj03yd0b0)                -0.66    13.32     1.00    -0.07     5.84 &   396.82 r
  data arrival time                                                                                         396.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.59     163.59
  clock reconvergence pessimism                                                                    0.00     163.59
  clock uncertainty                                                                               50.00     213.59
  fifo1/data_mem_reg_24__62_/clk (d04fyj03yd0b0)                                                            213.59 r
  library hold time                                                              1.00              2.55     216.13
  data required time                                                                                        216.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.13
  data arrival time                                                                                        -396.82
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.69


  Startpoint: din0[15] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[15] (in)                                                        13.16                       7.34 &   340.67 r
  din0[15] (net)                                2     1.83 
  place516/a (d04bfn00ynud5)                                  -0.23    13.18     1.00    -0.03     0.33 &   341.01 r
  place516/o (d04bfn00ynud5)                                            7.26     1.00              8.97 &   349.98 r
  n517 (net)                                    1     6.96 
  place517/a (d04bfn00yduk0)                                  -2.08    19.47     1.00    -0.61     8.77 &   358.75 r
  place517/o (d04bfn00yduk0)                                            6.06     1.00             10.65 &   369.40 r
  n518 (net)                                    9    22.27 
  fifo0/place184/a (d04bfn00yduk0)                            -0.35    32.52     1.00    -0.18    15.99 &   385.39 r
  fifo0/place184/o (d04bfn00yduk0)                                      5.66     1.00             11.45 &   396.84 r
  fifo0/n1040 (net)                            32    24.78 
  fifo0/data_mem_reg_11__15_/d (d04fyj03yd0b0)                -0.49    33.97     1.00    -0.05     6.36 &   403.20 r
  data arrival time                                                                                         403.20

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.51     170.51
  clock reconvergence pessimism                                                                    0.00     170.51
  clock uncertainty                                                                               50.00     220.51
  fifo0/data_mem_reg_11__15_/clk (d04fyj03yd0b0)                                                            220.51 r
  library hold time                                                              1.00              1.98     222.49
  data required time                                                                                        222.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.49
  data arrival time                                                                                        -403.20
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.71


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[6] (in)                                                        12.64                       6.98 &   340.32 r
  din0[6] (net)                                2     1.74 
  place531/a (d04bfn00ynud5)                                  0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                           6.44     1.00              8.40 &   349.02 r
  n532 (net)                                   2     4.57 
  route35/a (d04bfn00yduk0)                                   0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                            4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                  1     9.91 
  place532/a (d04bfn00yduo0)                                 -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                           6.25     1.00             11.88 &   380.87 r
  n533 (net)                                  34    29.74 
  fifo0/data_mem_reg_15__6_/d (d04fyj03yd0b0)                 0.00    31.86     1.00     0.00    10.25 &   391.12 r
  data arrival time                                                                                        391.12

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.33     158.33
  clock reconvergence pessimism                                                                   0.00     158.33
  clock uncertainty                                                                              50.00     208.33
  fifo0/data_mem_reg_15__6_/clk (d04fyj03yd0b0)                                                            208.33 r
  library hold time                                                             1.00              2.05     210.37
  data required time                                                                                       210.37
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.37
  data arrival time                                                                                       -391.12
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.75


  Startpoint: din1[16] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__16_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[16] (in)                                                       12.96                       7.21 &   340.54 r
  din1[16] (net)                               2     1.80 
  route16/a (d04bfn00ynud5)                                  -0.22    12.97     1.00    -0.02     0.32 &   340.86 r
  route16/o (d04bfn00ynud5)                                            5.53     1.00              8.56 &   349.42 r
  n9891 (net)                                  1     3.33 
  place393/a (d04bfn00yduk0)                                  0.00     7.75     1.00     0.00     2.36 &   351.78 r
  place393/o (d04bfn00yduk0)                                           4.10     1.00              8.39 &   360.17 r
  n394 (net)                                   2    11.67 
  fifo1/place161/a (d04bfn00ynue3)                            0.00    26.83     1.00     0.00    16.38 &   376.55 r
  fifo1/place161/o (d04bfn00ynue3)                                     9.73     1.00             10.52 &   387.07 r
  fifo1/n1060 (net)                           10     9.73 
  fifo1/route14/a (d04bfn00yd0k0)                             0.00    20.55     1.00     0.00     8.99 &   396.06 r
  fifo1/route14/o (d04bfn00yd0k0)                                      7.06     1.00             11.83 &   407.89 r
  fifo1/n6218 (net)                           23    17.77 
  fifo1/data_mem_reg_5__16_/d (d04fyj03yd0b0)                 0.00    13.64     1.00     0.00     3.59 &   411.48 r
  data arrival time                                                                                        411.48

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              178.14     178.14
  clock reconvergence pessimism                                                                   0.00     178.14
  clock uncertainty                                                                              50.00     228.14
  fifo1/data_mem_reg_5__16_/clk (d04fyj03yd0b0)                                                            228.14 r
  library hold time                                                             1.00              2.55     230.69
  data required time                                                                                       230.69
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.69
  data arrival time                                                                                       -411.48
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.78


  Startpoint: din1[38] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__38_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[38] (in)                                                       12.44                       6.84 &   340.17 r
  din1[38] (net)                               2     1.70 
  route1218/a (d04bfn00ynud5)                                 0.00    12.45     1.00     0.00     0.28 &   340.45 r
  route1218/o (d04bfn00ynud5)                                          5.94     1.00              8.36 &   348.81 r
  n11085 (net)                                 1     3.81 
  place341/a (d04bfn00yduk0)                                 -0.50     9.23     1.00    -0.06     3.14 &   351.96 r
  place341/o (d04bfn00yduk0)                                           4.07     1.00              8.64 &   360.59 r
  n342 (net)                                   2    11.88 
  fifo1/place140/a (d04bfn00ynud5)                           -0.45    28.94     1.00    -0.05    18.40 &   378.99 r
  fifo1/place140/o (d04bfn00ynud5)                                     9.10     1.00             10.42 &   389.41 r
  fifo1/n724 (net)                             6     7.09 
  fifo1/route25/a (d04bfn00ynue3)                            -1.38    15.85     1.00    -0.15     5.76 &   395.17 r
  fifo1/route25/o (d04bfn00ynue3)                                      9.30     1.00             10.34 &   405.51 r
  fifo1/n6220 (net)                           14    10.65 
  fifo1/data_mem_reg_5__38_/d (d04fyj03yd0b0)                 0.00    15.61     1.00     0.00     3.09 &   408.60 r
  data arrival time                                                                                        408.60

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.33     175.33
  clock reconvergence pessimism                                                                   0.00     175.33
  clock uncertainty                                                                              50.00     225.33
  fifo1/data_mem_reg_5__38_/clk (d04fyj03yd0b0)                                                            225.33 r
  library hold time                                                             1.00              2.48     227.81
  data required time                                                                                       227.81
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       227.81
  data arrival time                                                                                       -408.60
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.79


  Startpoint: din1[49] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__49_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[49] (in)                                                        13.64                       7.71 &   341.04 r
  din1[49] (net)                                2     1.94 
  place330/a (d04bfn00ynue3)                                  -0.26    13.67     1.00    -0.03     0.39 &   341.44 r
  place330/o (d04bfn00ynue3)                                            8.41     1.00             10.48 &   351.91 r
  n331 (net)                                    2    10.01 
  fifo1/place135/a (d04bfn00yn0f0)                            -1.51    22.21     1.00    -0.16    12.30 &   364.21 r
  fifo1/place135/o (d04bfn00yn0f0)                                     14.67     1.00             12.97 &   377.18 r
  fifo1/n7102 (net)                            32    23.84 
  fifo1/data_mem_reg_25__49_/d (d04fyj03yd0b0)                -0.60    53.97     1.00    -0.31    29.48 &   406.66 r
  data arrival time                                                                                         406.66

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.18     173.18
  clock reconvergence pessimism                                                                    0.00     173.18
  clock uncertainty                                                                               50.00     223.18
  fifo1/data_mem_reg_25__49_/clk (d04fyj03yd0b0)                                                            223.18 r
  library hold time                                                              1.00              2.67     225.85
  data required time                                                                                        225.85
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        225.85
  data arrival time                                                                                        -406.66
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.81


  Startpoint: din1[23] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__23_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[23] (in)                                                        11.73                       6.34 &   339.67 r
  din1[23] (net)                                2     1.56 
  route1213/a (d04bfn00ynud5)                                  0.00    11.74     1.00     0.00     0.19 &   339.87 r
  route1213/o (d04bfn00ynud5)                                           6.66     1.00              8.73 &   348.60 r
  n11080 (net)                                  1     5.43 
  route1210/a (d04inn00ynuf5)                                 -1.59    13.05     1.00    -0.65     4.79 &   353.39 r
  route1210/o1 (d04inn00ynuf5)                                          6.32     1.00              5.38 &   358.78 f
  n9884 (net)                                   1     6.46 
  route1209/a (d04inn00yd0q0)                                  0.00     6.34     1.00     0.00     0.26 &   359.04 f
  route1209/o1 (d04inn00yd0q0)                                          6.15     1.00              4.34 &   363.38 r
  n377 (net)                                   40    45.33 
  fifo1/data_mem_reg_10__23_/d (d04fyj03yd0b0)                -1.96    50.28     1.00    -0.20    33.05 &   396.43 r
  data arrival time                                                                                         396.43

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.22     163.22
  clock reconvergence pessimism                                                                    0.00     163.22
  clock uncertainty                                                                               50.00     213.22
  fifo1/data_mem_reg_10__23_/clk (d04fyj03yd0b0)                                                            213.22 r
  library hold time                                                              1.00              2.40     215.61
  data required time                                                                                        215.61
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.61
  data arrival time                                                                                        -396.43
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.81


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[30] (in)                                                       23.52                      13.50 &   346.84 r
  din1[30] (net)                               2     3.55 
  place358/a (d04bfn00ynud5)                                 -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                          11.95     1.00             10.45 &   358.51 r
  n359 (net)                                   2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                           -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                     8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                             9     8.62 
  fifo1/route23/a (d04bfn00yduk0)                             0.00    20.09     1.00     0.00     8.98 &   394.04 r
  fifo1/route23/o (d04bfn00yduk0)                                      6.89     1.00             11.11 &   405.15 r
  fifo1/n6221 (net)                           24    17.66 
  fifo1/data_mem_reg_5__30_/d (d04fyj03yd0b0)                 0.00    16.40     1.00     0.00     6.47 &   411.62 r
  data arrival time                                                                                        411.62

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              178.37     178.37
  clock reconvergence pessimism                                                                   0.00     178.37
  clock uncertainty                                                                              50.00     228.37
  fifo1/data_mem_reg_5__30_/clk (d04fyj03yd0b0)                                                            228.37 r
  library hold time                                                             1.00              2.43     230.80
  data required time                                                                                       230.80
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       230.80
  data arrival time                                                                                       -411.62
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.82


  Startpoint: scan_enable
               (input port clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_83_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  scan_enable (in)                                                                       11.30                       6.47 &   339.80 r
  scan_enable (net)                                               2     1.59 
  post_place107/a (d04inn00yn0b5)                                                0.00    11.31     1.00     0.00     0.21 &   340.01 r
  post_place107/o1 (d04inn00yn0b5)                                                        7.28     1.00              6.40 &   346.41 f
  n3193 (net)                                                     2     3.28 
  post_place318/a (d04inn00ynuf5)                                                0.00     7.36     1.00     0.00     0.54 &   346.95 f
  post_place318/o1 (d04inn00ynuf5)                                                        7.33     1.00              5.62 &   352.57 r
  n3502 (net)                                                     4     7.29 
  place1555/a (d04inn00ynue3)                                                    0.00     8.29     1.00     0.00     1.20 &   353.77 r
  place1555/o1 (d04inn00ynue3)                                                            5.17     1.00              4.95 &   358.72 f
  n2097 (net)                                                     2     5.30 
  place1553/a (d04inn00ynuh5)                                                    0.00     5.40     1.00     0.00     0.79 &   359.50 f
  place1553/o1 (d04inn00ynuh5)                                                            6.78     1.00              4.38 &   363.88 r
  n2093 (net)                                                     4    14.88 
  post_place101/a (d04bfn00yduk0)                                                0.00     8.12     1.00     0.00     0.84 &   364.73 r
  post_place101/o (d04bfn00yduk0)                                                         4.39     1.00              8.99 &   373.72 r
  n3189 (net)                                                     2     9.83 
  post_place30/a (d04bfn00yduo0)                                                 0.00     4.99     1.00     0.00     0.62 &   374.33 r
  post_place30/o (d04bfn00yduo0)                                                          4.96     1.00              9.50 &   383.83 r
  n3357 (net)                                                     6    15.40 
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/ss (d04fyj03yd0b0)                 0.00     6.79     1.00     0.00     0.93 &   384.76 r
  data arrival time                                                                                                           384.76

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 150.29     150.29
  clock reconvergence pessimism                                                                                      0.00     150.29
  clock uncertainty                                                                                                 50.00     200.29
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/clk (d04fyj03yd0b0)                                                             200.29 r
  library hold time                                                                                1.00              3.62     203.92
  data required time                                                                                                          203.92
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          203.92
  data arrival time                                                                                                          -384.76
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 180.84


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_13__63_/d (d04fyj03yd0c0)                -4.52    69.28     1.00    -1.05    30.61 &   392.37 r
  data arrival time                                                                                         392.37

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.82     157.82
  clock reconvergence pessimism                                                                    0.00     157.82
  clock uncertainty                                                                               50.00     207.82
  fifo1/data_mem_reg_13__63_/clk (d04fyj03yd0c0)                                                            207.82 r
  library hold time                                                              1.00              3.69     211.51
  data required time                                                                                        211.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.51
  data arrival time                                                                                        -392.37
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.86


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_25__17_/d (d04fyj03yd0b0)                 0.00    16.52     1.00     0.00     6.60 &   402.09 r
  data arrival time                                                                                         402.09

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.72     168.72
  clock reconvergence pessimism                                                                    0.00     168.72
  clock uncertainty                                                                               50.00     218.72
  fifo1/data_mem_reg_25__17_/clk (d04fyj03yd0b0)                                                            218.72 r
  library hold time                                                              1.00              2.50     221.22
  data required time                                                                                        221.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.22
  data arrival time                                                                                        -402.09
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.87


  Startpoint: din0[36] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__36_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[36] (in)                                                        11.77                       6.80 &   340.14 r
  din0[36] (net)                                2     1.69 
  post_place496/a (d04inn00yn0b5)                             -0.21    11.78     1.00    -0.02     0.24 &   340.37 r
  post_place496/o1 (d04inn00yn0b5)                                      8.91     1.00              5.78 &   346.15 f
  n3578 (net)                                   1     3.88 
  post_place497/a (d04inn00ynue3)                             -0.54    11.12     1.00    -0.07     2.82 &   348.97 f
  post_place497/o1 (d04inn00ynue3)                                      6.28     1.00              4.85 &   353.82 r
  n3579 (net)                                   1     4.43 
  place493/a (d04bfn00yduo0)                                  -0.65    11.67     1.00    -0.07     4.47 &   358.28 r
  place493/o (d04bfn00yduo0)                                            7.75     1.00             11.04 &   369.32 r
  n494 (net)                                   40    49.07 
  fifo0/data_mem_reg_15__36_/d (d04fyj03yd0b0)                -1.86    44.01     1.00    -0.19    25.60 &   394.92 r
  data arrival time                                                                                         394.92

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.20     162.20
  clock reconvergence pessimism                                                                    0.00     162.20
  clock uncertainty                                                                               50.00     212.20
  fifo0/data_mem_reg_15__36_/clk (d04fyj03yd0b0)                                                            212.20 r
  library hold time                                                              1.00              1.84     214.04
  data required time                                                                                        214.04
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.04
  data arrival time                                                                                        -394.92
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.88


  Startpoint: din1[54] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__54_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[54] (in)                                                        13.83                       7.78 &   341.12 r
  din1[54] (net)                                2     1.95 
  place311/a (d04bfn00ynud5)                                  -0.21    13.85     1.00    -0.02     0.30 &   341.42 r
  place311/o (d04bfn00ynud5)                                            8.31     1.00              9.99 &   351.41 r
  n312 (net)                                    2     7.12 
  fifo1/place127/a (d04bfn00yduo0)                            -1.29    16.45     1.00    -0.14     6.88 &   358.28 r
  fifo1/place127/o (d04bfn00yduo0)                                      4.76     1.00             11.32 &   369.60 r
  fifo1/n4702 (net)                            32    23.94 
  fifo1/data_mem_reg_13__54_/d (d04fyj03yd0b0)                -0.48    50.58     1.00    -0.24    29.84 &   399.44 r
  data arrival time                                                                                         399.44

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.26     166.26
  clock reconvergence pessimism                                                                    0.00     166.26
  clock uncertainty                                                                               50.00     216.26
  fifo1/data_mem_reg_13__54_/clk (d04fyj03yd0b0)                                                            216.26 r
  library hold time                                                              1.00              2.28     218.54
  data required time                                                                                        218.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        218.54
  data arrival time                                                                                        -399.44
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.90


  Startpoint: scan_enable
               (input port clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                   0.00       0.00
  input external delay                                                                                             333.33     333.33 r
  scan_enable (in)                                                                       11.30                       6.47 &   339.80 r
  scan_enable (net)                                               2     1.59 
  post_place107/a (d04inn00yn0b5)                                                0.00    11.31     1.00     0.00     0.21 &   340.01 r
  post_place107/o1 (d04inn00yn0b5)                                                        7.28     1.00              6.40 &   346.41 f
  n3193 (net)                                                     2     3.28 
  post_place318/a (d04inn00ynuf5)                                                0.00     7.36     1.00     0.00     0.54 &   346.95 f
  post_place318/o1 (d04inn00ynuf5)                                                        7.33     1.00              5.62 &   352.57 r
  n3502 (net)                                                     4     7.29 
  place1555/a (d04inn00ynue3)                                                    0.00     8.29     1.00     0.00     1.20 &   353.77 r
  place1555/o1 (d04inn00ynue3)                                                            5.17     1.00              4.95 &   358.72 f
  n2097 (net)                                                     2     5.30 
  place1553/a (d04inn00ynuh5)                                                    0.00     5.40     1.00     0.00     0.79 &   359.50 f
  place1553/o1 (d04inn00ynuh5)                                                            6.78     1.00              4.38 &   363.88 r
  n2093 (net)                                                     4    14.88 
  post_place101/a (d04bfn00yduk0)                                                0.00     8.12     1.00     0.00     0.84 &   364.73 r
  post_place101/o (d04bfn00yduk0)                                                         4.39     1.00              8.99 &   373.72 r
  n3189 (net)                                                     2     9.83 
  post_place30/a (d04bfn00yduo0)                                                 0.00     4.99     1.00     0.00     0.62 &   374.33 r
  post_place30/o (d04bfn00yduo0)                                                          4.96     1.00              9.50 &   383.83 r
  n3357 (net)                                                     6    15.40 
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/ss (d04fyj03yd0b0)                 0.00     6.69     1.00     0.00     0.94 &   384.77 r
  data arrival time                                                                                                           384.77

  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 150.23     150.23
  clock reconvergence pessimism                                                                                      0.00     150.23
  clock uncertainty                                                                                                 50.00     200.23
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/clk (d04fyj03yd0b0)                                                             200.23 r
  library hold time                                                                                1.00              3.62     203.85
  data required time                                                                                                          203.85
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          203.85
  data arrival time                                                                                                          -384.77
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 180.91


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_29__62_/d (d04fyj03yd0b0)                 0.00    11.74     1.00     0.00     1.54 &   391.32 r
  data arrival time                                                                                         391.32

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.77     157.77
  clock reconvergence pessimism                                                                    0.00     157.77
  clock uncertainty                                                                               50.00     207.77
  fifo1/data_mem_reg_29__62_/clk (d04fyj03yd0b0)                                                            207.77 r
  library hold time                                                              1.00              2.62     210.39
  data required time                                                                                        210.39
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.39
  data arrival time                                                                                        -391.32
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.92


  Startpoint: din0[33] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[33] (in)                                                       11.97                       6.49 &   339.83 r
  din0[33] (net)                               2     1.60 
  place487/a (d04bfn00ynud5)                                  0.00    11.97     1.00     0.00     0.21 &   340.03 r
  place487/o (d04bfn00ynud5)                                           8.04     1.00              8.86 &   348.89 r
  n488 (net)                                   2     7.42 
  place1784/a (d04bfn00yduk0)                                -3.90    20.72     1.00    -2.18     5.96 &   354.85 r
  place1784/o (d04bfn00yduk0)                                          4.14     1.00             10.29 &   365.14 r
  n2821 (net)                                  1    11.19 
  fifo0/place170/a (d04bfn00yduk0)                           -5.74    40.23     1.00    -2.79    18.86 &   384.00 r
  fifo0/place170/o (d04bfn00yduk0)                                     5.67     1.00             11.99 &   395.99 r
  fifo0/n740 (net)                            32    25.61 
  fifo0/data_mem_reg_1__33_/d (d04fyj03yd0b0)                -0.10     7.39     1.00    -0.01     0.60 &   396.58 r
  data arrival time                                                                                        396.58

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.94     162.94
  clock reconvergence pessimism                                                                   0.00     162.94
  clock uncertainty                                                                              50.00     212.94
  fifo0/data_mem_reg_1__33_/clk (d04fyj03yd0b0)                                                            212.94 r
  library hold time                                                             1.00              2.67     215.61
  data required time                                                                                       215.61
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.61
  data arrival time                                                                                       -396.58
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.97


  Startpoint: din1[5] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__5_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[5] (in)                                                        12.86                       7.14 &   340.47 r
  din1[5] (net)                                2     1.78 
  route4/a (d04bfn00ynud5)                                   -0.85    12.88     1.00    -0.27     0.05 &   340.52 r
  route4/o (d04bfn00ynud5)                                             6.28     1.00              8.48 &   349.00 r
  n9883 (net)                                  1     4.29 
  place403/a (d04bfn00yduo0)                                 -0.54    10.23     1.00    -0.06     3.69 &   352.69 r
  place403/o (d04bfn00yduo0)                                           6.19     1.00             10.53 &   363.22 r
  n404 (net)                                  40    43.07 
  fifo1/data_mem_reg_17__5_/d (d04fyj03yd0b0)                -0.81    58.22     1.00    -0.08    28.59 &   391.81 r
  data arrival time                                                                                        391.81

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.96     157.96
  clock reconvergence pessimism                                                                   0.00     157.96
  clock uncertainty                                                                              50.00     207.96
  fifo1/data_mem_reg_17__5_/clk (d04fyj03yd0b0)                                                            207.96 r
  library hold time                                                             1.00              2.88     210.84
  data required time                                                                                       210.84
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.84
  data arrival time                                                                                       -391.81
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              180.97


  Startpoint: din1[17] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__17_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[17] (in)                                                        13.32                       7.44 &   340.77 r
  din1[17] (net)                                2     1.86 
  place395/a (d04bfn00ynud5)                                  -0.25    13.34     1.00    -0.03     0.33 &   341.10 r
  place395/o (d04bfn00ynud5)                                           10.04     1.00              9.68 &   350.78 r
  n396 (net)                                    2     9.93 
  fifo1/place162/a (d04bfn00ynud5)                            -0.40    26.08     1.00    -0.04    14.69 &   365.47 r
  fifo1/place162/o (d04bfn00ynud5)                                     10.68     1.00             10.47 &   375.94 r
  fifo1/n10803 (net)                            9     8.74 
  fifo1/route16/a (d04bfn00yd0k0)                              0.00    19.80     1.00     0.00     8.13 &   384.07 r
  fifo1/route16/o (d04bfn00yd0k0)                                       6.49     1.00             11.42 &   395.49 r
  fifo1/n6213 (net)                            24    16.71 
  fifo1/data_mem_reg_27__17_/d (d04fyj03yd0b0)                 0.00    16.71     1.00     0.00     6.64 &   402.13 r
  data arrival time                                                                                         402.13

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.73     168.73
  clock reconvergence pessimism                                                                    0.00     168.73
  clock uncertainty                                                                               50.00     218.73
  fifo1/data_mem_reg_27__17_/clk (d04fyj03yd0b0)                                                            218.73 r
  library hold time                                                              1.00              2.42     221.15
  data required time                                                                                        221.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.15
  data arrival time                                                                                        -402.13
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               180.98


  Startpoint: din1[15] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[15] (in)                                                        14.63                       8.31 &   341.64 r
  din1[15] (net)                                2     2.10 
  place391/a (d04bfn00ynud5)                                  -0.23    14.66     1.00    -0.03     0.42 &   342.07 r
  place391/o (d04bfn00ynud5)                                            9.12     1.00              9.77 &   351.83 r
  n392 (net)                                    2    11.21 
  fifo1/place160/a (d04bfn00yn0f0)                            -8.14    35.23     1.00    -4.17    17.03 &   368.86 r
  fifo1/place160/o (d04bfn00yn0f0)                                     15.51     1.00             13.94 &   382.80 r
  fifo1/n10403 (net)                           32    24.26 
  fifo1/data_mem_reg_17__15_/d (d04fyj03yd0b0)                -1.82    42.50     1.00    -0.19     8.92 &   391.72 r
  data arrival time                                                                                         391.72

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.90     158.90
  clock reconvergence pessimism                                                                    0.00     158.90
  clock uncertainty                                                                               50.00     208.90
  fifo1/data_mem_reg_17__15_/clk (d04fyj03yd0b0)                                                            208.90 r
  library hold time                                                              1.00              1.77     210.68
  data required time                                                                                        210.68
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.68
  data arrival time                                                                                        -391.72
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.04


  Startpoint: din1[61] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__61_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 f
  din1[61] (in)                                                        11.78                       7.70 &   341.03 f
  din1[61] (net)                                3     4.08 
  place303/a (d04bfn00ynud5)                                  -0.18    12.45     1.00    -0.02     1.35 &   342.38 f
  place303/o (d04bfn00ynud5)                                            7.00     1.00             10.59 &   352.97 f
  n304 (net)                                    5     6.78 
  fifo1/route15/a (d04bfn00yduo0)                             -1.74    13.56     1.00    -0.69     4.41 &   357.38 f
  fifo1/route15/o (d04bfn00yduo0)                                       5.94     1.00             12.67 &   370.05 f
  fifo1/n6211 (net)                            29    21.40 
  fifo1/data_mem_reg_31__61_/d (d04fky00yd0b0)                 0.00    23.42     1.00     0.00    10.58 &   380.63 f
  data arrival time                                                                                         380.63

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               152.63     152.63
  clock reconvergence pessimism                                                                    0.00     152.63
  clock uncertainty                                                                               50.00     202.63
  fifo1/data_mem_reg_31__61_/clk (d04fky00yd0b0)                                                            202.63 r
  library hold time                                                              1.00             -3.06     199.57
  data required time                                                                                        199.57
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        199.57
  data arrival time                                                                                        -380.63
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.06


  Startpoint: din1[60] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__60_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[60] (in)                                                       14.07                       8.18 &   341.51 r
  din1[60] (net)                               2     2.05 
  route14/a (d04inn00ynuc5)                                  -0.25    14.08     1.00    -0.03     0.28 &   341.79 r
  route14/o1 (d04inn00ynuc5)                                          10.00     1.00              7.35 &   349.14 f
  n9895 (net)                                  2     5.56 
  route6/a (d04inn00ynue3)                                   -0.16    10.54     1.00    -0.02     0.84 &   349.97 f
  route6/o1 (d04inn00ynue3)                                            8.85     1.00              5.95 &   355.92 r
  n323 (net)                                   8     9.84 
  fifo1/route12/a (d04bfn00yduk0)                            -0.45    26.17     1.00    -0.05    12.13 &   368.05 r
  fifo1/route12/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   380.04 r
  fifo1/n6210 (net)                           26    18.98 
  fifo1/data_mem_reg_6__60_/d (d04fyj03yd0b0)                 0.00    19.48     1.00     0.00     7.26 &   387.29 r
  data arrival time                                                                                        387.29

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              153.86     153.86
  clock reconvergence pessimism                                                                   0.00     153.86
  clock uncertainty                                                                              50.00     203.86
  fifo1/data_mem_reg_6__60_/clk (d04fyj03yd0b0)                                                            203.86 r
  library hold time                                                             1.00              2.37     206.23
  data required time                                                                                       206.23
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       206.23
  data arrival time                                                                                       -387.29
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.07


  Startpoint: din0[9] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__9_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[9] (in)                                                        11.89                       6.50 &   339.83 r
  din0[9] (net)                                2     1.60 
  place538/a (d04bfn00ynue3)                                  0.00    11.90     1.00     0.00     0.23 &   340.06 r
  place538/o (d04bfn00ynue3)                                           6.44     1.00              8.99 &   349.05 r
  n539 (net)                                   2    12.17 
  fifo0/place192/a (d04bfn00ynud5)                           -7.32    42.96     1.00    -3.78    21.83 &   370.88 r
  fifo0/place192/o (d04bfn00ynud5)                                     9.92     1.00             11.16 &   382.04 r
  fifo0/n1210 (net)                            8     9.81 
  fifo0/data_mem_reg_15__9_/d (d04fyj03yd0b0)                -0.40    26.86     1.00    -0.04     9.75 &   391.79 r
  data arrival time                                                                                        391.79

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.54     158.54
  clock reconvergence pessimism                                                                   0.00     158.54
  clock uncertainty                                                                              50.00     208.54
  fifo0/data_mem_reg_15__9_/clk (d04fyj03yd0b0)                                                            208.54 r
  library hold time                                                             1.00              2.18     210.72
  data required time                                                                                       210.72
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       210.72
  data arrival time                                                                                       -391.79
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.07


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[3] (in)                                                       12.27                       6.72 &   340.06 r
  din1[3] (net)                               2     1.66 
  post_place291/a (d04bfn00ynud5)                           -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                     5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                 1     4.01 
  place425/a (d04bfn00yduo0)                                -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                          5.01     1.00             10.25 &   362.80 r
  n426 (net)                                  9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                     -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                              5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                           1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                     -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                             13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                          32    23.95 
  fifo1/data_mem_reg_8__3_/d (d04fyj03yd0b0)                -0.26    26.96     1.00    -0.14    13.93 &   410.13 r
  data arrival time                                                                                       410.13

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             176.82     176.82
  clock reconvergence pessimism                                                                  0.00     176.82
  clock uncertainty                                                                             50.00     226.82
  fifo1/data_mem_reg_8__3_/clk (d04fyj03yd0b0)                                                            226.82 r
  library hold time                                                            1.00              2.23     229.05
  data required time                                                                                      229.05
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      229.05
  data arrival time                                                                                      -410.13
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             181.08


  Startpoint: din1[43] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__43_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[43] (in)                                                        12.85                       7.13 &   340.47 r
  din1[43] (net)                                2     1.78 
  place351/a (d04bfn00ynud5)                                  -0.28    12.87     1.00    -0.03     0.31 &   340.78 r
  place351/o (d04bfn00ynud5)                                            6.11     1.00              9.17 &   349.94 r
  n352 (net)                                    1     4.47 
  place352/a (d04bfn00yduo0)                                   0.00     8.91     1.00     0.00     3.21 &   353.16 r
  place352/o (d04bfn00yduo0)                                            4.69     1.00             10.07 &   363.22 r
  n353 (net)                                    9    22.57 
  fifo1/place145/a (d04bfn00lduk0)                            -0.26    19.74     1.00    -0.03     9.00 &   372.22 r
  fifo1/place145/o (d04bfn00lduk0)                                      6.38     1.00             13.53 &   385.75 r
  fifo1/n741 (net)                             32    25.08 
  fifo1/data_mem_reg_28__43_/d (d04fyj03yd0b0)                 0.00    46.65     1.00     0.00    17.44 &   403.19 r
  data arrival time                                                                                         403.19

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.16     170.16
  clock reconvergence pessimism                                                                    0.00     170.16
  clock uncertainty                                                                               50.00     220.16
  fifo1/data_mem_reg_28__43_/clk (d04fyj03yd0b0)                                                            220.16 r
  library hold time                                                              1.00              1.94     222.10
  data required time                                                                                        222.10
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.10
  data arrival time                                                                                        -403.19
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.10


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[6] (in)                                                        12.64                       6.98 &   340.32 r
  din0[6] (net)                                2     1.74 
  place531/a (d04bfn00ynud5)                                  0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                           6.44     1.00              8.40 &   349.02 r
  n532 (net)                                   2     4.57 
  route35/a (d04bfn00yduk0)                                   0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                            4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                  1     9.91 
  place532/a (d04bfn00yduo0)                                 -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                           6.25     1.00             11.88 &   380.87 r
  n533 (net)                                  34    29.74 
  fifo0/data_mem_reg_13__6_/d (d04fyj03yd0c0)                 0.00    39.05     1.00     0.00    18.01 &   398.88 r
  data arrival time                                                                                        398.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.16     166.16
  clock reconvergence pessimism                                                                   0.00     166.16
  clock uncertainty                                                                              50.00     216.16
  fifo0/data_mem_reg_13__6_/clk (d04fyj03yd0c0)                                                            216.16 r
  library hold time                                                             1.00              1.59     217.75
  data required time                                                                                       217.75
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       217.75
  data arrival time                                                                                       -398.88
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.13


  Startpoint: din0[13] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[13] (in)                                                        11.85                       6.81 &   340.15 r
  din0[13] (net)                                2     1.68 
  post_place480/a (d04inn00yn0b5)                             -0.59    11.86     1.00    -0.07     0.15 &   340.30 r
  post_place480/o1 (d04inn00yn0b5)                                      6.74     1.00              6.01 &   346.31 f
  n513 (net)                                    1     3.02 
  post_place481/a (d04inn00ynuf5)                              0.00     6.99     1.00     0.00     0.94 &   347.25 f
  post_place481/o1 (d04inn00ynuf5)                                      5.00     1.00              3.81 &   351.06 r
  n3562 (net)                                   2     8.89 
  post_place559/a (d04bfn00yn0f0)                             -5.11    27.19     1.00    -2.62    10.27 &   361.33 r
  post_place559/o (d04bfn00yn0f0)                                       9.47     1.00             12.83 &   374.16 r
  n3638 (net)                                   1     9.88 
  fifo0/place182/a (d04bfn00yduk0)                            -4.00    24.04     1.00    -2.04     9.66 &   383.82 r
  fifo0/place182/o (d04bfn00yduk0)                                      5.54     1.00             10.93 &   394.75 r
  fifo0/n970 (net)                             32    23.61 
  fifo0/data_mem_reg_13__13_/d (d04fyj03yd0b0)                -0.33    21.98     1.00    -0.04     3.89 &   398.64 r
  data arrival time                                                                                         398.64

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.23     165.23
  clock reconvergence pessimism                                                                    0.00     165.23
  clock uncertainty                                                                               50.00     215.23
  fifo0/data_mem_reg_13__13_/clk (d04fyj03yd0b0)                                                            215.23 r
  library hold time                                                              1.00              2.28     217.51
  data required time                                                                                        217.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.51
  data arrival time                                                                                        -398.64
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.14


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[42] (in)                                                        12.76                       7.05 &   340.39 r
  din1[42] (net)                                2     1.75 
  route1224/a (d04bfn00ynud5)                                 -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                           6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                  1     5.30 
  place349/a (d04bfn00yduk0)                                   0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                            5.19     1.00              9.53 &   363.96 r
  n350 (net)                                    3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                            -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                      6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                             32    24.23 
  fifo1/data_mem_reg_24__42_/d (d04fyj03yd0b0)                -0.45    30.11     1.00    -0.05     9.42 &   398.83 r
  data arrival time                                                                                         398.83

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.55     165.55
  clock reconvergence pessimism                                                                    0.00     165.55
  clock uncertainty                                                                               50.00     215.55
  fifo1/data_mem_reg_24__42_/clk (d04fyj03yd0b0)                                                            215.55 r
  library hold time                                                              1.00              2.14     217.69
  data required time                                                                                        217.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.69
  data arrival time                                                                                        -398.83
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.14


  Startpoint: din1[44] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__44_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[44] (in)                                                       13.90                       7.89 &   341.22 r
  din1[44] (net)                               2     1.97 
  route1205/a (d04inn00ynuc5)                                -0.20    13.91     1.00    -0.02     0.24 &   341.46 r
  route1205/o1 (d04inn00ynuc5)                                         7.97     1.00              5.16 &   346.62 f
  n355 (net)                                   1     4.18 
  route1204/a (d04inn00ynuf5)                                -0.70    11.05     1.00    -0.10     3.28 &   349.90 f
  route1204/o1 (d04inn00ynuf5)                                         6.34     1.00              5.46 &   355.35 r
  n356 (net)                                   2     7.96 
  fifo1/place146/a (d04bfn00ynue3)                           -0.22    16.33     1.00    -0.02     9.21 &   364.56 r
  fifo1/place146/o (d04bfn00ynue3)                                    17.18     1.00             13.10 &   377.66 r
  fifo1/n743 (net)                            32    23.01 
  fifo1/data_mem_reg_6__44_/d (d04fyj03yd0b0)                -0.42    38.78     1.00    -0.22    22.02 &   399.68 r
  data arrival time                                                                                        399.68

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.68     166.68
  clock reconvergence pessimism                                                                   0.00     166.68
  clock uncertainty                                                                              50.00     216.68
  fifo1/data_mem_reg_6__44_/clk (d04fyj03yd0b0)                                                            216.68 r
  library hold time                                                             1.00              1.85     218.53
  data required time                                                                                       218.53
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.53
  data arrival time                                                                                       -399.68
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.14


  Startpoint: din1[55] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__55_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[55] (in)                                                        16.97                       9.89 &   343.23 r
  din1[55] (net)                                2     2.55 
  place313/a (d04bfn00ynue3)                                  -1.44    17.02     1.00    -0.65     0.05 &   343.27 r
  place313/o (d04bfn00ynue3)                                            7.15     1.00              9.63 &   352.90 r
  n314 (net)                                    2     9.95 
  fifo1/place128/a (d04bfn00ynud5)                             0.00    27.59     1.00     0.00    16.81 &   369.71 r
  fifo1/place128/o (d04bfn00ynud5)                                     11.07     1.00             10.87 &   380.58 r
  fifo1/n4903 (net)                            10     9.11 
  fifo1/route19/a (d04bfn00yduk0)                             -0.37    19.11     1.00    -0.04     7.75 &   388.33 r
  fifo1/route19/o (d04bfn00yduk0)                                       5.96     1.00             10.82 &   399.14 r
  fifo1/n6217 (net)                            23    16.97 
  fifo1/data_mem_reg_20__55_/d (d04fyj03yd0b0)                -0.31    21.13     1.00    -0.03    10.51 &   409.65 r
  data arrival time                                                                                         409.65

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.17     176.17
  clock reconvergence pessimism                                                                    0.00     176.17
  clock uncertainty                                                                               50.00     226.17
  fifo1/data_mem_reg_20__55_/clk (d04fyj03yd0b0)                                                            226.17 r
  library hold time                                                              1.00              2.33     228.50
  data required time                                                                                        228.50
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.50
  data arrival time                                                                                        -409.65
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.15


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din0[6] (in)                                                       12.64                       6.98 &   340.32 r
  din0[6] (net)                               2     1.74 
  place531/a (d04bfn00ynud5)                                 0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                          6.44     1.00              8.40 &   349.02 r
  n532 (net)                                  2     4.57 
  route35/a (d04bfn00yduk0)                                  0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                           4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                 1     9.91 
  place532/a (d04bfn00yduo0)                                -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                          6.25     1.00             11.88 &   380.87 r
  n533 (net)                                 34    29.74 
  fifo0/data_mem_reg_4__6_/d (d04fyj03yd0b0)                 0.00    27.84     1.00     0.00     8.09 &   388.96 r
  data arrival time                                                                                       388.96

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             155.67     155.67
  clock reconvergence pessimism                                                                  0.00     155.67
  clock uncertainty                                                                             50.00     205.67
  fifo0/data_mem_reg_4__6_/clk (d04fyj03yd0b0)                                                            205.67 r
  library hold time                                                            1.00              2.14     207.80
  data required time                                                                                      207.80
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      207.80
  data arrival time                                                                                      -388.96
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             181.16


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_20__13_/d (d04fyj03yd0b0)                 0.00    58.91     1.00     0.00    31.13 &   396.31 r
  data arrival time                                                                                         396.31

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.09     162.09
  clock reconvergence pessimism                                                                    0.00     162.09
  clock uncertainty                                                                               50.00     212.09
  fifo1/data_mem_reg_20__13_/clk (d04fyj03yd0b0)                                                            212.09 r
  library hold time                                                              1.00              3.05     215.15
  data required time                                                                                        215.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        215.15
  data arrival time                                                                                        -396.31
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.17


  Startpoint: din1[19] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__19_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[19] (in)                                                        14.46                       8.20 &   341.53 r
  din1[19] (net)                                2     2.07 
  place399/a (d04bfn00ynud5)                                  -1.00    14.49     1.00    -0.31     0.13 &   341.66 r
  place399/o (d04bfn00ynud5)                                            9.97     1.00              9.87 &   351.53 r
  n400 (net)                                    2    11.10 
  fifo1/place164/a (d04bfn00yduk0)                            -3.27    34.90     1.00    -0.86    16.32 &   367.86 r
  fifo1/place164/o (d04bfn00yduk0)                                      6.75     1.00             11.99 &   379.85 r
  fifo1/n1120 (net)                            32    24.86 
  fifo1/data_mem_reg_16__19_/d (d04fyj03yd0b0)                -0.56    37.24     1.00    -0.06    22.30 &   402.15 r
  data arrival time                                                                                         402.15

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.04     169.04
  clock reconvergence pessimism                                                                    0.00     169.04
  clock uncertainty                                                                               50.00     219.04
  fifo1/data_mem_reg_16__19_/clk (d04fyj03yd0b0)                                                            219.04 r
  library hold time                                                              1.00              1.92     220.96
  data required time                                                                                        220.96
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        220.96
  data arrival time                                                                                        -402.15
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.19


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[10] (in)                                                       11.97                       6.51 &   339.84 r
  din1[10] (net)                               2     1.60 
  route11/a (d04bfn00ynud5)                                   0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                            6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                  1     4.97 
  place408/a (d04bfn00yduk0)                                 -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                           4.55     1.00              9.39 &   363.13 r
  n409 (net)                                   3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                           -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                    11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                           17    12.97 
  fifo1/route639/a (d04bfn00yn0e3)                           -0.36    21.95     1.00    -0.04    11.39 &   389.80 r
  fifo1/route639/o (d04bfn00yn0e3)                                    11.17     1.00             10.94 &   400.74 r
  fifo1/n6842 (net)                           16    12.03 
  fifo1/data_mem_reg_8__10_/d (d04fyj03yd0b0)                -0.28    19.94     1.00    -0.03     8.88 &   409.62 r
  data arrival time                                                                                        409.62

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              176.01     176.01
  clock reconvergence pessimism                                                                   0.00     176.01
  clock uncertainty                                                                              50.00     226.01
  fifo1/data_mem_reg_8__10_/clk (d04fyj03yd0b0)                                                            226.01 r
  library hold time                                                             1.00              2.41     228.41
  data required time                                                                                       228.41
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.41
  data arrival time                                                                                       -409.62
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.20


  Startpoint: din1[25] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__25_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[25] (in)                                                        11.39                       6.10 &   339.44 r
  din1[25] (net)                                2     1.50 
  route12/a (d04bfn00ynud5)                                    0.00    11.39     1.00     0.00     0.19 &   339.62 r
  route12/o (d04bfn00ynud5)                                             5.76     1.00              9.04 &   348.66 r
  n9904 (net)                                   1     4.04 
  place379/a (d04bfn00yduk0)                                  -0.62     7.59     1.00    -0.09     2.07 &   350.73 r
  place379/o (d04bfn00yduk0)                                            3.93     1.00              8.33 &   359.05 r
  n380 (net)                                    3    13.34 
  fifo1/place156/a (d04bfn00yduk0)                            -2.58    34.47     1.00    -0.27    19.12 &   378.17 r
  fifo1/place156/o (d04bfn00yduk0)                                      5.53     1.00             11.57 &   389.75 r
  fifo1/n9103 (net)                            13    11.72 
  fifo1/route24/a (d04bfn00yduk0)                             -0.33    20.70     1.00    -0.04    10.36 &   400.11 r
  fifo1/route24/o (d04bfn00yduk0)                                       6.88     1.00             11.56 &   411.67 r
  fifo1/n6222 (net)                            20    15.14 
  fifo1/data_mem_reg_24__25_/d (d04fyj03yd0b0)                 0.00     9.53     1.00     0.00     2.04 &   413.71 r
  data arrival time                                                                                         413.71

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               179.82     179.82
  clock reconvergence pessimism                                                                    0.00     179.82
  clock uncertainty                                                                               50.00     229.82
  fifo1/data_mem_reg_24__25_/clk (d04fyj03yd0b0)                                                            229.82 r
  library hold time                                                              1.00              2.67     232.49
  data required time                                                                                        232.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        232.49
  data arrival time                                                                                        -413.71
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.22


  Startpoint: din1[0] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[0] (in)                                                       12.45                       6.84 &   340.17 r
  din1[0] (net)                               2     1.70 
  place419/a (d04bfn00ynud5)                                -0.19    12.47     1.00    -0.02     0.29 &   340.46 r
  place419/o (d04bfn00ynud5)                                          8.63     1.00              8.84 &   349.30 r
  n420 (net)                                  2     9.80 
  fifo1/place167/a (d04bfn00yduk0)                           0.00    33.41     1.00     0.00    15.99 &   365.29 r
  fifo1/place167/o (d04bfn00yduk0)                                    5.62     1.00             11.43 &   376.72 r
  fifo1/n1141 (net)                          32    25.89 
  fifo1/data_mem_reg_3__0_/d (d04fyj03yd0b0)                -0.43    47.54     1.00    -0.22    16.74 &   393.46 r
  data arrival time                                                                                       393.46

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             160.26     160.26
  clock reconvergence pessimism                                                                  0.00     160.26
  clock uncertainty                                                                             50.00     210.26
  fifo1/data_mem_reg_3__0_/clk (d04fyj03yd0b0)                                                            210.26 r
  library hold time                                                            1.00              1.98     212.24
  data required time                                                                                      212.24
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      212.24
  data arrival time                                                                                      -393.46
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             181.22


  Startpoint: din1[30] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__30_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[30] (in)                                                        23.52                      13.50 &   346.84 r
  din1[30] (net)                                2     3.55 
  place358/a (d04bfn00ynud5)                                  -0.43    24.11     1.00    -0.05     1.23 &   348.07 r
  place358/o (d04bfn00ynud5)                                           11.95     1.00             10.45 &   358.51 r
  n359 (net)                                    2    10.92 
  fifo1/place148/a (d04bfn00ynue3)                            -2.72    29.21     1.00    -0.41    16.24 &   374.75 r
  fifo1/place148/o (d04bfn00ynue3)                                      8.47     1.00             10.32 &   385.07 r
  fifo1/n751 (net)                              9     8.62 
  fifo1/route23/a (d04bfn00yduk0)                              0.00    20.09     1.00     0.00     8.98 &   394.04 r
  fifo1/route23/o (d04bfn00yduk0)                                       6.89     1.00             11.11 &   405.15 r
  fifo1/n6221 (net)                            24    17.66 
  fifo1/data_mem_reg_22__30_/d (d04fyj03yd0b0)                 0.00    14.96     1.00     0.00     5.05 &   410.20 r
  data arrival time                                                                                         410.20

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               176.42     176.42
  clock reconvergence pessimism                                                                    0.00     176.42
  clock uncertainty                                                                               50.00     226.42
  fifo1/data_mem_reg_22__30_/clk (d04fyj03yd0b0)                                                            226.42 r
  library hold time                                                              1.00              2.55     228.97
  data required time                                                                                        228.97
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        228.97
  data arrival time                                                                                        -410.20
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.23


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[3] (in)                                                        12.27                       6.72 &   340.06 r
  din1[3] (net)                                2     1.66 
  post_place291/a (d04bfn00ynud5)                            -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                      5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                  1     4.01 
  place425/a (d04bfn00yduo0)                                 -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                           5.01     1.00             10.25 &   362.80 r
  n426 (net)                                   9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                      -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                               5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                            1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                      -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                              13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                           32    23.95 
  fifo1/data_mem_reg_16__3_/d (d04fyj03yd0c0)                -0.22    22.62     1.00    -0.12     5.60 &   401.79 r
  data arrival time                                                                                        401.79

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.95     168.95
  clock reconvergence pessimism                                                                   0.00     168.95
  clock uncertainty                                                                              50.00     218.95
  fifo1/data_mem_reg_16__3_/clk (d04fyj03yd0c0)                                                            218.95 r
  library hold time                                                             1.00              1.61     220.56
  data required time                                                                                       220.56
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.56
  data arrival time                                                                                       -401.79
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.23


  Startpoint: din1[24] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__24_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[24] (in)                                                        13.23                       7.39 &   340.72 r
  din1[24] (net)                                2     1.84 
  place377/a (d04bfn00ynud5)                                  -0.21    13.24     1.00    -0.02     0.27 &   340.99 r
  place377/o (d04bfn00ynud5)                                            6.31     1.00              8.93 &   349.92 r
  n378 (net)                                    2     4.83 
  fifo1/route21/a (d04bfn00nnue3)                             -1.56    10.90     1.00    -0.86     3.59 &   353.51 r
  fifo1/route21/o (d04bfn00nnue3)                                       6.78     1.00             10.47 &   363.98 r
  fifo1/n6216 (net)                             1     6.56 
  fifo1/place155/a (d04bfn00yd0k0)                            -1.67    18.44     1.00    -0.18     8.54 &   372.52 r
  fifo1/place155/o (d04bfn00yd0k0)                                      5.57     1.00             10.76 &   383.28 r
  fifo1/n8803 (net)                            32    24.00 
  fifo1/data_mem_reg_17__24_/d (d04fyj03yd0b0)                -0.57    36.04     1.00    -0.06    12.28 &   395.56 r
  data arrival time                                                                                         395.56

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.36     162.36
  clock reconvergence pessimism                                                                    0.00     162.36
  clock uncertainty                                                                               50.00     212.36
  fifo1/data_mem_reg_17__24_/clk (d04fyj03yd0b0)                                                            212.36 r
  library hold time                                                              1.00              1.96     214.32
  data required time                                                                                        214.32
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.32
  data arrival time                                                                                        -395.56
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.24


  Startpoint: din1[33] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__33_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[33] (in)                                                        12.94                       7.19 &   340.52 r
  din1[33] (net)                                2     1.79 
  place364/a (d04bfn00ynud5)                                  -0.13    12.96     1.00    -0.07     0.24 &   340.77 r
  place364/o (d04bfn00ynud5)                                            6.12     1.00              8.75 &   349.52 r
  n365 (net)                                    1     4.61 
  place365/a (d04bfn00yduo0)                                   0.00    11.01     1.00     0.00     4.55 &   354.06 r
  place365/o (d04bfn00yduo0)                                            5.06     1.00             10.57 &   364.64 r
  n366 (net)                                    9    23.47 
  fifo1/place151/a (d04bfn00ynud5)                            -3.44    25.75     1.00    -1.25    13.36 &   378.00 r
  fifo1/place151/o (d04bfn00ynud5)                                     11.05     1.00             11.07 &   389.06 r
  fifo1/n7703 (net)                            10     9.13 
  fifo1/data_mem_reg_31__33_/d (d04fky00yd0b0)                 0.00    14.67     1.00     0.00     2.83 &   391.89 r
  data arrival time                                                                                         391.89

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.03     160.03
  clock reconvergence pessimism                                                                    0.00     160.03
  clock uncertainty                                                                               50.00     210.03
  fifo1/data_mem_reg_31__33_/clk (d04fky00yd0b0)                                                            210.03 r
  library hold time                                                              1.00              0.62     210.64
  data required time                                                                                        210.64
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.64
  data arrival time                                                                                        -391.89
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.24


  Startpoint: din1[38] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__38_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[38] (in)                                                        12.44                       6.84 &   340.17 r
  din1[38] (net)                                2     1.70 
  route1218/a (d04bfn00ynud5)                                  0.00    12.45     1.00     0.00     0.28 &   340.45 r
  route1218/o (d04bfn00ynud5)                                           5.94     1.00              8.36 &   348.81 r
  n11085 (net)                                  1     3.81 
  place341/a (d04bfn00yduk0)                                  -0.50     9.23     1.00    -0.06     3.14 &   351.96 r
  place341/o (d04bfn00yduk0)                                            4.07     1.00              8.64 &   360.59 r
  n342 (net)                                    2    11.88 
  fifo1/place140/a (d04bfn00ynud5)                            -0.45    28.94     1.00    -0.05    18.40 &   378.99 r
  fifo1/place140/o (d04bfn00ynud5)                                      9.10     1.00             10.42 &   389.41 r
  fifo1/n724 (net)                              6     7.09 
  fifo1/route25/a (d04bfn00ynue3)                             -1.38    15.85     1.00    -0.15     5.76 &   395.17 r
  fifo1/route25/o (d04bfn00ynue3)                                       9.30     1.00             10.34 &   405.51 r
  fifo1/n6220 (net)                            14    10.65 
  fifo1/data_mem_reg_22__38_/d (d04fyj03yd0b0)                 0.00    10.68     1.00     0.00     0.50 &   406.02 r
  data arrival time                                                                                         406.02

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.17     172.17
  clock reconvergence pessimism                                                                    0.00     172.17
  clock uncertainty                                                                               50.00     222.17
  fifo1/data_mem_reg_22__38_/clk (d04fyj03yd0b0)                                                            222.17 r
  library hold time                                                              1.00              2.59     224.76
  data required time                                                                                        224.76
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        224.76
  data arrival time                                                                                        -406.02
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.26


  Startpoint: din1[58] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__58_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[58] (in)                                                       13.96                       8.30 &   341.63 r
  din1[58] (net)                               2     2.09 
  route1208/a (d04inn00ynuc5)                                -0.24    13.98     1.00    -0.03     0.32 &   341.95 r
  route1208/o1 (d04inn00ynuc5)                                        12.80     1.00              7.22 &   349.16 f
  n9908 (net)                                  2     8.85 
  route1207/a (d04inn00ynuf5)                                -0.36    20.68     1.00    -0.04     5.57 &   354.73 f
  route1207/o1 (d04inn00ynuf5)                                         9.27     1.00              6.58 &   361.31 r
  n320 (net)                                   4     8.67 
  fifo1/route637/a (d04bfn00yduo0)                           -2.24    19.13     1.00    -1.01     8.27 &   369.59 r
  fifo1/route637/o (d04bfn00yduo0)                                     7.61     1.00             12.75 &   382.34 r
  fifo1/n6840 (net)                           32    24.08 
  fifo1/data_mem_reg_6__58_/d (d04fyj03yd0b0)                 0.00    14.71     1.00     0.00     5.62 &   387.97 r
  data arrival time                                                                                        387.97

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              154.21     154.21
  clock reconvergence pessimism                                                                   0.00     154.21
  clock uncertainty                                                                              50.00     204.21
  fifo1/data_mem_reg_6__58_/clk (d04fyj03yd0b0)                                                            204.21 r
  library hold time                                                             1.00              2.50     206.71
  data required time                                                                                       206.71
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       206.71
  data arrival time                                                                                       -387.97
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.26


  Startpoint: din1[10] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__10_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[10] (in)                                                        11.97                       6.51 &   339.84 r
  din1[10] (net)                                2     1.60 
  route11/a (d04bfn00ynud5)                                    0.00    11.98     1.00     0.00     0.21 &   340.05 r
  route11/o (d04bfn00ynud5)                                             6.43     1.00              8.57 &   348.62 r
  n9887 (net)                                   1     4.97 
  place408/a (d04bfn00yduk0)                                  -0.65    12.16     1.00    -0.07     5.12 &   353.74 r
  place408/o (d04bfn00yduk0)                                            4.55     1.00              9.39 &   363.13 r
  n409 (net)                                    3     7.69 
  fifo1/route638/a (d04bfn00ynue3)                            -1.03    10.38     1.00    -0.12     4.76 &   367.89 r
  fifo1/route638/o (d04bfn00ynue3)                                     11.60     1.00             10.52 &   378.41 r
  fifo1/n6841 (net)                            17    12.97 
  fifo1/route639/a (d04bfn00yn0e3)                            -0.36    21.95     1.00    -0.04    11.39 &   389.80 r
  fifo1/route639/o (d04bfn00yn0e3)                                     11.17     1.00             10.94 &   400.74 r
  fifo1/n6842 (net)                            16    12.03 
  fifo1/data_mem_reg_12__10_/d (d04fyj03yd0b0)                -0.28    19.70     1.00    -0.03     8.08 &   408.82 r
  data arrival time                                                                                         408.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               175.13     175.13
  clock reconvergence pessimism                                                                    0.00     175.13
  clock uncertainty                                                                               50.00     225.13
  fifo1/data_mem_reg_12__10_/clk (d04fyj03yd0b0)                                                            225.13 r
  library hold time                                                              1.00              2.43     227.55
  data required time                                                                                        227.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        227.55
  data arrival time                                                                                        -408.82
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.27


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[13] (in)                                                        13.89                       7.83 &   341.17 r
  din1[13] (net)                                2     1.97 
  route31/a (d04bfn00ynud5)                                   -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                             7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                   2     5.88 
  place387/a (d04bfn00yduk0)                                  -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                            4.63     1.00              9.90 &   365.18 r
  n388 (net)                                   33    25.80 
  fifo1/data_mem_reg_26__13_/d (d04fyj03yd0b0)                 0.00    59.34     1.00     0.00    34.10 &   399.28 r
  data arrival time                                                                                         399.28

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.87     164.87
  clock reconvergence pessimism                                                                    0.00     164.87
  clock uncertainty                                                                               50.00     214.87
  fifo1/data_mem_reg_26__13_/clk (d04fyj03yd0b0)                                                            214.87 r
  library hold time                                                              1.00              3.11     217.99
  data required time                                                                                        217.99
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.99
  data arrival time                                                                                        -399.28
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.29


  Startpoint: din1[42] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__42_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[42] (in)                                                       12.76                       7.05 &   340.39 r
  din1[42] (net)                               2     1.75 
  route1224/a (d04bfn00ynud5)                                -0.21    12.77     1.00    -0.02     0.21 &   340.60 r
  route1224/o (d04bfn00ynud5)                                          6.71     1.00              9.03 &   349.63 r
  n11089 (net)                                 1     5.30 
  place349/a (d04bfn00yduk0)                                  0.00    11.87     1.00     0.00     4.81 &   354.43 r
  place349/o (d04bfn00yduk0)                                           5.19     1.00              9.53 &   363.96 r
  n350 (net)                                   3    12.65 
  fifo1/place144/a (d04bfn00yduk0)                           -0.43    26.94     1.00    -0.04    14.23 &   378.19 r
  fifo1/place144/o (d04bfn00yduk0)                                     6.02     1.00             11.22 &   389.41 r
  fifo1/n739 (net)                            32    24.23 
  fifo1/data_mem_reg_2__42_/d (d04fyj03yd0b0)                -0.55    36.47     1.00    -0.06    12.09 &   401.50 r
  data arrival time                                                                                        401.50

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              168.25     168.25
  clock reconvergence pessimism                                                                   0.00     168.25
  clock uncertainty                                                                              50.00     218.25
  fifo1/data_mem_reg_2__42_/clk (d04fyj03yd0b0)                                                            218.25 r
  library hold time                                                             1.00              1.96     220.21
  data required time                                                                                       220.21
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       220.21
  data arrival time                                                                                       -401.50
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.30


  Startpoint: din1[2] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[2] (in)                                                       11.12                       5.91 &   339.24 r
  din1[2] (net)                               2     1.45 
  place423/a (d04bfn00ynud5)                                 0.00    11.12     1.00     0.00     0.18 &   339.42 r
  place423/o (d04bfn00ynud5)                                          7.77     1.00              9.20 &   348.62 r
  n424 (net)                                  2     6.62 
  place1340/a (d04inn00ynuc5)                                0.00    15.09     1.00     0.00     6.25 &   354.87 r
  place1340/o1 (d04inn00ynuc5)                                        8.70     1.00              5.77 &   360.64 f
  n2603 (net)                                 1     4.53 
  place1354/a (d04inn00ynuf5)                               -0.20    11.99     1.00    -0.02     3.52 &   364.16 f
  place1354/o1 (d04inn00ynuf5)                                        5.31     1.00              4.84 &   369.00 r
  n2604 (net)                                 1     3.79 
  fifo1/place169/a (d04bfn00yduk0)                          -0.12     7.32     1.00    -0.01     2.44 &   371.44 r
  fifo1/place169/o (d04bfn00yduk0)                                    4.04     1.00              8.40 &   379.84 r
  fifo1/n1145 (net)                           9     8.59 
  fifo1/route20/a (d04bfn00yd0k0)                            0.00    15.05     1.00     0.00     7.50 &   387.34 r
  fifo1/route20/o (d04bfn00yd0k0)                                     6.86     1.00             10.98 &   398.31 r
  fifo1/n6226 (net)                          24    18.16 
  fifo1/data_mem_reg_7__2_/d (d04fyj03yd0b0)                 0.00    17.99     1.00     0.00    10.12 &   408.43 r
  data arrival time                                                                                       408.43

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             174.66     174.66
  clock reconvergence pessimism                                                                  0.00     174.66
  clock uncertainty                                                                             50.00     224.66
  fifo1/data_mem_reg_7__2_/clk (d04fyj03yd0b0)                                                            224.66 r
  library hold time                                                            1.00              2.46     227.12
  data required time                                                                                      227.12
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      227.12
  data arrival time                                                                                      -408.43
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             181.31


  Startpoint: din1[62] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__62_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[62] (in)                                                        12.59                       6.95 &   340.28 r
  din1[62] (net)                                2     1.73 
  route42/a (d04bfn00ynud5)                                   -0.25    12.60     1.00    -0.03     0.27 &   340.55 r
  route42/o (d04bfn00ynud5)                                             5.87     1.00              9.44 &   349.99 r
  n9912 (net)                                   2     3.98 
  place305/a (d04bfn00ynud5)                                   0.00     6.49     1.00     0.00     1.10 &   351.08 r
  place305/o (d04bfn00ynud5)                                            7.74     1.00              8.43 &   359.51 r
  n306 (net)                                    3     6.06 
  fifo1/route641/a (d04bfn00ynue3)                            -0.58    11.71     1.00    -0.07     4.59 &   364.10 r
  fifo1/route641/o (d04bfn00ynue3)                                      9.61     1.00             10.17 &   374.27 r
  fifo1/n6844 (net)                            11     9.04 
  fifo1/route642/a (d04bfn00ynud5)                            -0.23    13.93     1.00    -0.03     4.34 &   378.61 r
  fifo1/route642/o (d04bfn00ynud5)                                     10.57     1.00             11.17 &   389.78 r
  fifo1/n6845 (net)                            12     8.34 
  fifo1/data_mem_reg_14__62_/d (d04fyj03yd0b0)                 0.00    12.02     1.00     0.00     2.16 &   391.94 r
  data arrival time                                                                                         391.94

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.04     158.04
  clock reconvergence pessimism                                                                    0.00     158.04
  clock uncertainty                                                                               50.00     208.04
  fifo1/data_mem_reg_14__62_/clk (d04fyj03yd0b0)                                                            208.04 r
  library hold time                                                              1.00              2.59     210.63
  data required time                                                                                        210.63
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        210.63
  data arrival time                                                                                        -391.94
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.31


  Startpoint: din1[21] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__21_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[21] (in)                                                        12.65                       7.01 &   340.34 r
  din1[21] (net)                                2     1.74 
  route1241/a (d04bfn00ynud5)                                  0.00    12.67     1.00     0.00     0.30 &   340.65 r
  route1241/o (d04bfn00ynud5)                                           4.96     1.00              8.17 &   348.82 r
  n11102 (net)                                  1     2.80 
  place372/a (d04bfn00ynue3)                                   0.00     6.79     1.00     0.00     2.64 &   351.46 r
  place372/o (d04bfn00ynue3)                                            7.55     1.00              8.63 &   360.09 r
  n373 (net)                                    2    10.46 
  place373/a (d04bfn00nduk0)                                  -4.16    33.39     1.00    -2.11    14.67 &   374.75 r
  place373/o (d04bfn00nduk0)                                            7.22     1.00             13.84 &   388.59 r
  n374 (net)                                   33    26.80 
  fifo1/data_mem_reg_26__21_/d (d04fyj03yd0b0)                 0.00    46.19     1.00     0.00    27.89 &   416.49 r
  data arrival time                                                                                         416.49

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               183.13     183.13
  clock reconvergence pessimism                                                                    0.00     183.13
  clock uncertainty                                                                               50.00     233.13
  fifo1/data_mem_reg_26__21_/clk (d04fyj03yd0b0)                                                            233.13 r
  library hold time                                                              1.00              2.01     235.14
  data required time                                                                                        235.14
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        235.14
  data arrival time                                                                                        -416.49
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.35


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[14] (in)                                                        14.28                       8.10 &   341.43 r
  din1[14] (net)                                2     2.04 
  route25/a (d04bfn00ynud5)                                   -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                             6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                   2     5.59 
  place389/a (d04bfn00yduo0)                                   0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                            6.23     1.00             11.37 &   367.92 r
  n390 (net)                                   36    31.08 
  fifo1/data_mem_reg_19__14_/d (d04fyj03yd0b0)                 0.00    41.12     1.00     0.00    23.41 &   391.33 r
  data arrival time                                                                                         391.33

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               158.16     158.16
  clock reconvergence pessimism                                                                    0.00     158.16
  clock uncertainty                                                                               50.00     208.16
  fifo1/data_mem_reg_19__14_/clk (d04fyj03yd0b0)                                                            208.16 r
  library hold time                                                              1.00              1.83     209.98
  data required time                                                                                        209.98
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.98
  data arrival time                                                                                        -391.33
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.35


  Startpoint: din0[6] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__6_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din0[6] (in)                                                        12.64                       6.98 &   340.32 r
  din0[6] (net)                                2     1.74 
  place531/a (d04bfn00ynud5)                                  0.00    12.66     1.00     0.00     0.31 &   340.62 r
  place531/o (d04bfn00ynud5)                                           6.44     1.00              8.40 &   349.02 r
  n532 (net)                                   2     4.57 
  route35/a (d04bfn00yduk0)                                   0.00    11.66     1.00     0.00     4.47 &   353.49 r
  route35/o (d04bfn00yduk0)                                            4.72     1.00              9.39 &   362.88 r
  n9906 (net)                                  1     9.91 
  place532/a (d04bfn00yduo0)                                 -5.36    16.30     1.00    -3.02     6.12 &   368.99 r
  place532/o (d04bfn00yduo0)                                           6.25     1.00             11.88 &   380.87 r
  n533 (net)                                  34    29.74 
  fifo0/data_mem_reg_20__6_/d (d04fyj03yd0c0)                 0.00    40.79     1.00     0.00    22.73 &   403.60 r
  data arrival time                                                                                        403.60

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              170.68     170.68
  clock reconvergence pessimism                                                                   0.00     170.68
  clock uncertainty                                                                              50.00     220.68
  fifo0/data_mem_reg_20__6_/clk (d04fyj03yd0c0)                                                            220.68 r
  library hold time                                                             1.00              1.56     222.24
  data required time                                                                                       222.24
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       222.24
  data arrival time                                                                                       -403.60
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.36


  Startpoint: din0[15] (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__15_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din0[15] (in)                                                        13.16                       7.34 &   340.67 r
  din0[15] (net)                                2     1.83 
  place516/a (d04bfn00ynud5)                                  -0.23    13.18     1.00    -0.03     0.33 &   341.01 r
  place516/o (d04bfn00ynud5)                                            7.26     1.00              8.97 &   349.98 r
  n517 (net)                                    1     6.96 
  place517/a (d04bfn00yduk0)                                  -2.08    19.47     1.00    -0.61     8.77 &   358.75 r
  place517/o (d04bfn00yduk0)                                            6.06     1.00             10.65 &   369.40 r
  n518 (net)                                    9    22.27 
  fifo0/place184/a (d04bfn00yduk0)                            -0.35    32.52     1.00    -0.18    15.99 &   385.39 r
  fifo0/place184/o (d04bfn00yduk0)                                      5.66     1.00             11.45 &   396.84 r
  fifo0/n1040 (net)                            32    24.78 
  fifo0/data_mem_reg_19__15_/d (d04fyj03yd0b0)                -0.54    37.56     1.00    -0.06     7.22 &   404.06 r
  data arrival time                                                                                         404.06

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               170.80     170.80
  clock reconvergence pessimism                                                                    0.00     170.80
  clock uncertainty                                                                               50.00     220.80
  fifo0/data_mem_reg_19__15_/clk (d04fyj03yd0b0)                                                            220.80 r
  library hold time                                                              1.00              1.89     222.69
  data required time                                                                                        222.69
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        222.69
  data arrival time                                                                                        -404.06
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.37


  Startpoint: din1[63] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__63_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[63] (in)                                                        15.54                       9.30 &   342.63 r
  din1[63] (net)                                2     2.37 
  place1403/a (d04inn00ynuc5)                                 -0.30    15.57     1.00    -0.03     0.47 &   343.10 r
  place1403/o1 (d04inn00ynuc5)                                         10.91     1.00              6.46 &   349.56 f
  n2606 (net)                                   1     6.86 
  place371/a (d04inn00ynui5)                                  -1.25    17.80     1.00    -0.32     5.45 &   355.01 f
  place371/o1 (d04inn00ynui5)                                          12.91     1.00              6.75 &   361.76 r
  n2607 (net)                                  40    40.93 
  fifo1/data_mem_reg_25__63_/d (d04fyj03yd0c0)                -4.67    71.67     1.00    -0.47    43.19 &   404.95 r
  data arrival time                                                                                         404.95

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.55     169.55
  clock reconvergence pessimism                                                                    0.00     169.55
  clock uncertainty                                                                               50.00     219.55
  fifo1/data_mem_reg_25__63_/clk (d04fyj03yd0c0)                                                            219.55 r
  library hold time                                                              1.00              4.01     223.55
  data required time                                                                                        223.55
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        223.55
  data arrival time                                                                                        -404.95
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.39


  Startpoint: din1[29] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__29_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[29] (in)                                                       12.12                       6.66 &   339.99 r
  din1[29] (net)                               2     1.65 
  place356/a (d04bfn00ynue3)                                 -0.14    12.13     1.00    -0.08     0.17 &   340.16 r
  place356/o (d04bfn00ynue3)                                           7.20     1.00              9.40 &   349.55 r
  n357 (net)                                   2    10.96 
  fifo1/place147/a (d04bfn00ynue3)                           -9.42    33.31     1.00    -4.77    14.53 &   364.08 r
  fifo1/place147/o (d04bfn00ynue3)                                    12.77     1.00             11.14 &   375.22 r
  fifo1/n749 (net)                            32    23.80 
  fifo1/data_mem_reg_7__29_/d (d04fyj03yd0b0)                -1.01    59.57     1.00    -0.10    34.91 &   410.13 r
  data arrival time                                                                                        410.13

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              175.59     175.59
  clock reconvergence pessimism                                                                   0.00     175.59
  clock uncertainty                                                                              50.00     225.59
  fifo1/data_mem_reg_7__29_/clk (d04fyj03yd0b0)                                                            225.59 r
  library hold time                                                             1.00              3.15     228.74
  data required time                                                                                       228.74
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       228.74
  data arrival time                                                                                       -410.13
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.39


  Startpoint: din1[50] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__50_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                                 0.00       0.00
  input external delay                                                                           333.33     333.33 r
  din1[50] (in)                                                        11.79                       6.39 &   339.73 r
  din1[50] (net)                                2     1.57 
  route13/a (d04bfn00ynud5)                                   -0.11    11.80     1.00    -0.06     0.14 &   339.87 r
  route13/o (d04bfn00ynud5)                                             4.12     1.00              8.74 &   348.60 r
  n9940 (net)                                   2     3.16 
  fifo1/place136/a (d04bfn00nnue3)                             0.00     4.49     1.00     0.00     0.88 &   349.49 r
  fifo1/place136/o (d04bfn00nnue3)                                      8.04     1.00             10.22 &   359.71 r
  fifo1/n713 (net)                              2    10.94 
  fifo1/route13/a (d04bfn00yduk0)                             -0.81    40.17     1.00    -0.08    20.78 &   380.49 r
  fifo1/route13/o (d04bfn00yduk0)                                       7.74     1.00             13.02 &   393.51 r
  fifo1/n6212 (net)                            31    24.80 
  fifo1/data_mem_reg_28__50_/d (d04fyj03yd0b0)                 0.00    12.88     1.00     0.00     5.22 &   398.73 r
  data arrival time                                                                                         398.73

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.74     164.74
  clock reconvergence pessimism                                                                    0.00     164.74
  clock uncertainty                                                                               50.00     214.74
  fifo1/data_mem_reg_28__50_/clk (d04fyj03yd0b0)                                                            214.74 r
  library hold time                                                              1.00              2.57     217.31
  data required time                                                                                        217.31
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        217.31
  data arrival time                                                                                        -398.73
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               181.42


  Startpoint: din1[14] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[14] (in)                                                       14.28                       8.10 &   341.43 r
  din1[14] (net)                               2     2.04 
  route25/a (d04bfn00ynud5)                                  -0.30    14.31     1.00    -0.03     0.45 &   341.88 r
  route25/o (d04bfn00ynud5)                                            6.87     1.00              9.03 &   350.91 r
  n9894 (net)                                  2     5.59 
  place389/a (d04bfn00yduo0)                                  0.00    13.98     1.00     0.00     5.64 &   356.56 r
  place389/o (d04bfn00yduo0)                                           6.23     1.00             11.37 &   367.92 r
  n390 (net)                                  36    31.08 
  fifo1/data_mem_reg_9__14_/d (d04fyj03yd0b0)                 0.00    41.12     1.00     0.00    23.41 &   391.33 r
  data arrival time                                                                                        391.33

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.06     158.06
  clock reconvergence pessimism                                                                   0.00     158.06
  clock uncertainty                                                                              50.00     208.06
  fifo1/data_mem_reg_9__14_/clk (d04fyj03yd0b0)                                                            208.06 r
  library hold time                                                             1.00              1.84     209.90
  data required time                                                                                       209.90
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       209.90
  data arrival time                                                                                       -391.33
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.43


  Startpoint: din1[8] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__8_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                               0.00       0.00
  input external delay                                                                         333.33     333.33 r
  din1[8] (in)                                                       12.01                       6.54 &   339.88 r
  din1[8] (net)                               2     1.62 
  route9/a (d04bfn00ynud5)                                   0.00    12.02     1.00     0.00     0.24 &   340.12 r
  route9/o (d04bfn00ynud5)                                            6.38     1.00              8.95 &   349.06 r
  n9885 (net)                                 1     4.84 
  place406/a (d04bfn00yduo0)                                 0.00    10.17     1.00     0.00     4.07 &   353.14 r
  place406/o (d04bfn00yduo0)                                          5.60     1.00             10.28 &   363.41 r
  n407 (net)                                 40    41.96 
  fifo1/data_mem_reg_5__8_/d (d04fyj03yd0b0)                -2.83    55.01     1.00    -0.29    27.40 &   390.82 r
  data arrival time                                                                                       390.82

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             156.66     156.66
  clock reconvergence pessimism                                                                  0.00     156.66
  clock uncertainty                                                                             50.00     206.66
  fifo1/data_mem_reg_5__8_/clk (d04fyj03yd0b0)                                                            206.66 r
  library hold time                                                            1.00              2.72     209.38
  data required time                                                                                      209.38
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      209.38
  data arrival time                                                                                      -390.82
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             181.43


  Startpoint: din1[13] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[13] (in)                                                       13.89                       7.83 &   341.17 r
  din1[13] (net)                               2     1.97 
  route31/a (d04bfn00ynud5)                                  -0.30    13.92     1.00    -0.03     0.37 &   341.54 r
  route31/o (d04bfn00ynud5)                                            7.17     1.00              9.14 &   350.68 r
  n9901 (net)                                  2     5.88 
  place387/a (d04bfn00yduk0)                                 -2.06    14.45     1.00    -1.03     4.60 &   355.28 r
  place387/o (d04bfn00yduk0)                                           4.63     1.00              9.90 &   365.18 r
  n388 (net)                                  33    25.80 
  fifo1/data_mem_reg_1__13_/d (d04fyj03yd0b0)                 0.00    59.16     1.00     0.00    32.18 &   397.36 r
  data arrival time                                                                                        397.36

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.84     162.84
  clock reconvergence pessimism                                                                   0.00     162.84
  clock uncertainty                                                                              50.00     212.84
  fifo1/data_mem_reg_1__13_/clk (d04fyj03yd0b0)                                                            212.84 r
  library hold time                                                             1.00              3.08     215.92
  data required time                                                                                       215.92
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.92
  data arrival time                                                                                       -397.36
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.44


  Startpoint: din1[3] (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__3_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                                0.00       0.00
  input external delay                                                                          333.33     333.33 r
  din1[3] (in)                                                        12.27                       6.72 &   340.06 r
  din1[3] (net)                                2     1.66 
  post_place291/a (d04bfn00ynud5)                            -0.19    12.28     1.00    -0.02     0.22 &   340.27 r
  post_place291/o (d04bfn00ynud5)                                      5.77     1.00              8.28 &   348.56 r
  n3361 (net)                                  1     4.01 
  place425/a (d04bfn00yduo0)                                 -0.53    10.40     1.00    -0.06     3.99 &   352.55 r
  place425/o (d04bfn00yduo0)                                           5.01     1.00             10.25 &   362.80 r
  n426 (net)                                   9    21.49 
  fifo1/post_place122/a (d04inn00yduo7)                      -1.35    24.95     1.00    -0.14     8.14 &   370.94 r
  fifo1/post_place122/o1 (d04inn00yduo7)                               5.57     1.00              2.65 &   373.60 f
  fifo1/n2480 (net)                            1     9.90 
  fifo1/post_place123/a (d04inn00ynui5)                      -0.53    32.97     1.00    -0.06    13.46 &   387.06 f
  fifo1/post_place123/o1 (d04inn00ynui5)                              13.75     1.00              9.14 &   396.19 r
  fifo1/n2481 (net)                           32    23.95 
  fifo1/data_mem_reg_13__3_/d (d04fyj03yd0c0)                -0.20    20.97     1.00    -0.11     3.57 &   399.76 r
  data arrival time                                                                                        399.76

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              166.59     166.59
  clock reconvergence pessimism                                                                   0.00     166.59
  clock uncertainty                                                                              50.00     216.59
  fifo1/data_mem_reg_13__3_/clk (d04fyj03yd0c0)                                                            216.59 r
  library hold time                                                             1.00              1.71     218.30
  data required time                                                                                       218.30
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       218.30
  data arrival time                                                                                       -399.76
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              181.46

Warning: report_timing has satisfied the max_paths criteria. There are 17319 further endpoints which have paths of interest with slack less than  9999.00 that were not considered when generating this report. (UITE-502)

1
