vendor_name = ModelSim
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/timer.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico_tb.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/db/PWM.cbx.xml
design_name = pwm_basico
instance = comp, \pwm_out~output , pwm_out~output, pwm_basico, 1
instance = comp, \enable~output , enable~output, pwm_basico, 1
instance = comp, \Add2~3 , Add2~3, pwm_basico, 1
instance = comp, \clk~input , clk~input, pwm_basico, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, pwm_basico, 1
instance = comp, \cfreq[0]~30 , cfreq[0]~30, pwm_basico, 1
instance = comp, \cfreq[0] , cfreq[0], pwm_basico, 1
instance = comp, \cfreq[1]~10 , cfreq[1]~10, pwm_basico, 1
instance = comp, \cfreq[1] , cfreq[1], pwm_basico, 1
instance = comp, \cfreq[2]~12 , cfreq[2]~12, pwm_basico, 1
instance = comp, \cfreq[2] , cfreq[2], pwm_basico, 1
instance = comp, \cfreq[3]~14 , cfreq[3]~14, pwm_basico, 1
instance = comp, \cfreq[3] , cfreq[3], pwm_basico, 1
instance = comp, \cfreq[4]~16 , cfreq[4]~16, pwm_basico, 1
instance = comp, \cfreq[4] , cfreq[4], pwm_basico, 1
instance = comp, \cfreq[5]~18 , cfreq[5]~18, pwm_basico, 1
instance = comp, \cfreq[5] , cfreq[5], pwm_basico, 1
instance = comp, \cfreq[6]~20 , cfreq[6]~20, pwm_basico, 1
instance = comp, \cfreq[6] , cfreq[6], pwm_basico, 1
instance = comp, \cfreq[7]~22 , cfreq[7]~22, pwm_basico, 1
instance = comp, \cfreq[7] , cfreq[7], pwm_basico, 1
instance = comp, \cfreq[8]~24 , cfreq[8]~24, pwm_basico, 1
instance = comp, \cfreq[8] , cfreq[8], pwm_basico, 1
instance = comp, \cfreq[9]~26 , cfreq[9]~26, pwm_basico, 1
instance = comp, \cfreq[9] , cfreq[9], pwm_basico, 1
instance = comp, \cfreq[10]~28 , cfreq[10]~28, pwm_basico, 1
instance = comp, \cfreq[10] , cfreq[10], pwm_basico, 1
instance = comp, \cfreq[10]~clkctrl , cfreq[10]~clkctrl, pwm_basico, 1
instance = comp, \Q_reg[0]~21 , Q_reg[0]~21, pwm_basico, 1
instance = comp, \reset~input , reset~input, pwm_basico, 1
instance = comp, \Q_reg[0] , Q_reg[0], pwm_basico, 1
instance = comp, \Q_reg[1]~7 , Q_reg[1]~7, pwm_basico, 1
instance = comp, \Q_reg[1] , Q_reg[1], pwm_basico, 1
instance = comp, \Q_reg[2]~9 , Q_reg[2]~9, pwm_basico, 1
instance = comp, \Q_reg[2] , Q_reg[2], pwm_basico, 1
instance = comp, \Q_reg[3]~11 , Q_reg[3]~11, pwm_basico, 1
instance = comp, \Q_reg[3] , Q_reg[3], pwm_basico, 1
instance = comp, \Q_reg[4]~13 , Q_reg[4]~13, pwm_basico, 1
instance = comp, \Q_reg[4] , Q_reg[4], pwm_basico, 1
instance = comp, \Q_reg[5]~15 , Q_reg[5]~15, pwm_basico, 1
instance = comp, \Q_reg[5] , Q_reg[5], pwm_basico, 1
instance = comp, \Add2~4 , Add2~4, pwm_basico, 1
instance = comp, \Q_reg[6]~17 , Q_reg[6]~17, pwm_basico, 1
instance = comp, \Q_reg[6] , Q_reg[6], pwm_basico, 1
instance = comp, \Q_reg[7]~19 , Q_reg[7]~19, pwm_basico, 1
instance = comp, \Q_reg[7] , Q_reg[7], pwm_basico, 1
instance = comp, \LessThan0~1 , LessThan0~1, pwm_basico, 1
instance = comp, \LessThan0~0 , LessThan0~0, pwm_basico, 1
instance = comp, \LessThan0~2 , LessThan0~2, pwm_basico, 1
instance = comp, \LessThan0~3 , LessThan0~3, pwm_basico, 1
instance = comp, \ciclo[3]~0 , ciclo[3]~0, pwm_basico, 1
instance = comp, \LessThan0~4 , LessThan0~4, pwm_basico, 1
instance = comp, \LessThan0~5 , LessThan0~5, pwm_basico, 1
instance = comp, \LessThan0~6 , LessThan0~6, pwm_basico, 1
instance = comp, \LessThan0~7 , LessThan0~7, pwm_basico, 1
instance = comp, \LessThan0~13 , LessThan0~13, pwm_basico, 1
instance = comp, \LessThan0~14 , LessThan0~14, pwm_basico, 1
instance = comp, \LessThan0~15 , LessThan0~15, pwm_basico, 1
instance = comp, \LessThan0~8 , LessThan0~8, pwm_basico, 1
instance = comp, \LessThan0~9 , LessThan0~9, pwm_basico, 1
instance = comp, \LessThan0~10 , LessThan0~10, pwm_basico, 1
instance = comp, \LessThan0~11 , LessThan0~11, pwm_basico, 1
instance = comp, \LessThan0~12 , LessThan0~12, pwm_basico, 1
instance = comp, \LessThan0~16 , LessThan0~16, pwm_basico, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
