   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_LPC17xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	SystemCoreClock
  19              		.data
  20              		.align	2
  23              	SystemCoreClock:
  24 0000 00E1F505 		.word	100000000
  25              		.text
  26              		.align	2
  27              		.global	SystemCoreClockUpdate
  28              		.thumb
  29              		.thumb_func
  31              	SystemCoreClockUpdate:
  32              	.LFB55:
  33              		.file 1 "Libraries/CM3/src/system_LPC17xx.c"
   1:Libraries/CM3/src/system_LPC17xx.c **** /**************************************************************************//**
   2:Libraries/CM3/src/system_LPC17xx.c ****  * @file     system_LPC17xx.c
   3:Libraries/CM3/src/system_LPC17xx.c ****  * @brief    CMSIS Cortex-M3 Device Peripheral Access Layer Source File
   4:Libraries/CM3/src/system_LPC17xx.c ****  *           for the NXP LPC17xx Device Series
   5:Libraries/CM3/src/system_LPC17xx.c ****  * @version  V1.03
   6:Libraries/CM3/src/system_LPC17xx.c ****  * @date     07. October 2009
   7:Libraries/CM3/src/system_LPC17xx.c ****  *
   8:Libraries/CM3/src/system_LPC17xx.c ****  * @note
   9:Libraries/CM3/src/system_LPC17xx.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
  10:Libraries/CM3/src/system_LPC17xx.c ****  *
  11:Libraries/CM3/src/system_LPC17xx.c ****  * @par
  12:Libraries/CM3/src/system_LPC17xx.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  13:Libraries/CM3/src/system_LPC17xx.c ****  * processor based microcontrollers.  This file can be freely distributed
  14:Libraries/CM3/src/system_LPC17xx.c ****  * within development tools that are supporting such ARM based processors.
  15:Libraries/CM3/src/system_LPC17xx.c ****  *
  16:Libraries/CM3/src/system_LPC17xx.c ****  * @par
  17:Libraries/CM3/src/system_LPC17xx.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  18:Libraries/CM3/src/system_LPC17xx.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  19:Libraries/CM3/src/system_LPC17xx.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  20:Libraries/CM3/src/system_LPC17xx.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  21:Libraries/CM3/src/system_LPC17xx.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  22:Libraries/CM3/src/system_LPC17xx.c ****  *
  23:Libraries/CM3/src/system_LPC17xx.c ****  ******************************************************************************/
  24:Libraries/CM3/src/system_LPC17xx.c **** 
  25:Libraries/CM3/src/system_LPC17xx.c **** 
  26:Libraries/CM3/src/system_LPC17xx.c **** #include <stdint.h>
  27:Libraries/CM3/src/system_LPC17xx.c **** #include "LPC17xx.h"
  28:Libraries/CM3/src/system_LPC17xx.c **** 
  29:Libraries/CM3/src/system_LPC17xx.c **** 
  30:Libraries/CM3/src/system_LPC17xx.c **** /** @addtogroup LPC17xx_System
  31:Libraries/CM3/src/system_LPC17xx.c ****  * @{
  32:Libraries/CM3/src/system_LPC17xx.c ****  */
  33:Libraries/CM3/src/system_LPC17xx.c **** 
  34:Libraries/CM3/src/system_LPC17xx.c **** /*
  35:Libraries/CM3/src/system_LPC17xx.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  36:Libraries/CM3/src/system_LPC17xx.c **** */
  37:Libraries/CM3/src/system_LPC17xx.c **** 
  38:Libraries/CM3/src/system_LPC17xx.c **** /*--------------------- Clock Configuration ----------------------------------
  39:Libraries/CM3/src/system_LPC17xx.c **** //
  40:Libraries/CM3/src/system_LPC17xx.c **** // <e> Clock Configuration
  41:Libraries/CM3/src/system_LPC17xx.c **** //   <h> System Controls and Status Register (SCS)
  42:Libraries/CM3/src/system_LPC17xx.c **** //     <o1.4>    OSCRANGE: Main Oscillator Range Select
  43:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=>  1 MHz to 20 MHz
  44:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> 15 MHz to 24 MHz
  45:Libraries/CM3/src/system_LPC17xx.c **** //     <e1.5>       OSCEN: Main Oscillator Enable
  46:Libraries/CM3/src/system_LPC17xx.c **** //     </e>
  47:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
  48:Libraries/CM3/src/system_LPC17xx.c **** //
  49:Libraries/CM3/src/system_LPC17xx.c **** //   <h> Clock Source Select Register (CLKSRCSEL)
  50:Libraries/CM3/src/system_LPC17xx.c **** //     <o2.0..1>   CLKSRC: PLL Clock Source Selection
  51:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Internal RC oscillator
  52:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Main oscillator
  53:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> RTC oscillator
  54:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
  55:Libraries/CM3/src/system_LPC17xx.c **** //
  56:Libraries/CM3/src/system_LPC17xx.c **** //   <e3> PLL0 Configuration (Main PLL)
  57:Libraries/CM3/src/system_LPC17xx.c **** //     <h> PLL0 Configuration Register (PLL0CFG)
  58:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> F_cco0 = (2 * M * F_in) / N
  59:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> F_in must be in the range of 32 kHz to 50 MHz
  60:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> F_cco0 must be in the range of 275 MHz to 550 MHz
  61:Libraries/CM3/src/system_LPC17xx.c **** //       <o4.0..14>  MSEL: PLL Multiplier Selection
  62:Libraries/CM3/src/system_LPC17xx.c **** //                     <6-32768><#-1>
  63:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> M Value
  64:Libraries/CM3/src/system_LPC17xx.c **** //       <o4.16..23> NSEL: PLL Divider Selection
  65:Libraries/CM3/src/system_LPC17xx.c **** //                     <1-256><#-1>
  66:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> N Value
  67:Libraries/CM3/src/system_LPC17xx.c **** //     </h>
  68:Libraries/CM3/src/system_LPC17xx.c **** //   </e>
  69:Libraries/CM3/src/system_LPC17xx.c **** //
  70:Libraries/CM3/src/system_LPC17xx.c **** //   <e5> PLL1 Configuration (USB PLL)
  71:Libraries/CM3/src/system_LPC17xx.c **** //     <h> PLL1 Configuration Register (PLL1CFG)
  72:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> F_usb = M * F_osc or F_usb = F_cco1 / (2 * P)
  73:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> F_cco1 = F_osc * M * 2 * P
  74:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> F_cco1 must be in the range of 156 MHz to 320 MHz
  75:Libraries/CM3/src/system_LPC17xx.c **** //       <o6.0..4>   MSEL: PLL Multiplier Selection
  76:Libraries/CM3/src/system_LPC17xx.c **** //                     <1-32><#-1>
  77:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> M Value (for USB maximum value is 4)
  78:Libraries/CM3/src/system_LPC17xx.c **** //       <o6.5..6>   PSEL: PLL Divider Selection
  79:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> 1
  80:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> 2
  81:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> 4
  82:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> 8
  83:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> P Value
  84:Libraries/CM3/src/system_LPC17xx.c **** //     </h>
  85:Libraries/CM3/src/system_LPC17xx.c **** //   </e>
  86:Libraries/CM3/src/system_LPC17xx.c **** //
  87:Libraries/CM3/src/system_LPC17xx.c **** //   <h> CPU Clock Configuration Register (CCLKCFG)
  88:Libraries/CM3/src/system_LPC17xx.c **** //     <o7.0..7>  CCLKSEL: Divide Value for CPU Clock from PLL0
  89:Libraries/CM3/src/system_LPC17xx.c **** //                     <3-256><#-1>
  90:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
  91:Libraries/CM3/src/system_LPC17xx.c **** //
  92:Libraries/CM3/src/system_LPC17xx.c **** //   <h> USB Clock Configuration Register (USBCLKCFG)
  93:Libraries/CM3/src/system_LPC17xx.c **** //     <o8.0..3>   USBSEL: Divide Value for USB Clock from PLL0
  94:Libraries/CM3/src/system_LPC17xx.c **** //                     <0-15>
  95:Libraries/CM3/src/system_LPC17xx.c **** //                     <i> Divide is USBSEL + 1
  96:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
  97:Libraries/CM3/src/system_LPC17xx.c **** //
  98:Libraries/CM3/src/system_LPC17xx.c **** //   <h> Peripheral Clock Selection Register 0 (PCLKSEL0)
  99:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.0..1>    PCLK_WDT: Peripheral Clock Selection for WDT
 100:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 101:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 102:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 103:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 104:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.2..3>    PCLK_TIMER0: Peripheral Clock Selection for TIMER0
 105:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 106:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 107:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 108:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 109:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.4..5>    PCLK_TIMER1: Peripheral Clock Selection for TIMER1
 110:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 111:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 112:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 113:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 114:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.6..7>    PCLK_UART0: Peripheral Clock Selection for UART0
 115:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 116:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 117:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 118:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 119:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.8..9>    PCLK_UART1: Peripheral Clock Selection for UART1
 120:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 121:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 122:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 123:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 124:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.12..13>  PCLK_PWM1: Peripheral Clock Selection for PWM1
 125:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 126:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 127:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 128:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 129:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.14..15>  PCLK_I2C0: Peripheral Clock Selection for I2C0
 130:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 131:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 132:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 133:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 134:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.16..17>  PCLK_SPI: Peripheral Clock Selection for SPI
 135:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 136:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 137:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 138:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 139:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.20..21>  PCLK_SSP1: Peripheral Clock Selection for SSP1
 140:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 141:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 142:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 143:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 144:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.22..23>  PCLK_DAC: Peripheral Clock Selection for DAC
 145:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 146:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 147:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 148:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 149:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.24..25>  PCLK_ADC: Peripheral Clock Selection for ADC
 150:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 151:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 152:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 153:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 154:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.26..27>  PCLK_CAN1: Peripheral Clock Selection for CAN1
 155:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 156:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 157:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 158:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 6
 159:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.28..29>  PCLK_CAN2: Peripheral Clock Selection for CAN2
 160:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 161:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 162:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 163:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 6
 164:Libraries/CM3/src/system_LPC17xx.c **** //     <o9.30..31>  PCLK_ACF: Peripheral Clock Selection for ACF
 165:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 166:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 167:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 168:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 6
 169:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
 170:Libraries/CM3/src/system_LPC17xx.c **** //
 171:Libraries/CM3/src/system_LPC17xx.c **** //   <h> Peripheral Clock Selection Register 1 (PCLKSEL1)
 172:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.0..1>   PCLK_QEI: Peripheral Clock Selection for the Quadrature Encoder Interface
 173:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 174:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 175:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 176:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 177:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.2..3>   PCLK_GPIO: Peripheral Clock Selection for GPIOs
 178:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 179:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 180:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 181:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 182:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.4..5>   PCLK_PCB: Peripheral Clock Selection for the Pin Connect Block
 183:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 184:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 185:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 186:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 187:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.6..7>   PCLK_I2C1: Peripheral Clock Selection for I2C1
 188:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 189:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 190:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 191:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 192:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.10..11> PCLK_SSP0: Peripheral Clock Selection for SSP0
 193:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 194:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 195:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 196:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 197:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.12..13> PCLK_TIMER2: Peripheral Clock Selection for TIMER2
 198:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 199:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 200:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 201:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 202:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.14..15> PCLK_TIMER3: Peripheral Clock Selection for TIMER3
 203:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 204:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 205:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 206:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 207:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.16..17> PCLK_UART2: Peripheral Clock Selection for UART2
 208:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 209:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 210:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 211:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 212:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.18..19> PCLK_UART3: Peripheral Clock Selection for UART3
 213:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 214:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 215:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 216:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 217:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.20..21> PCLK_I2C2: Peripheral Clock Selection for I2C2
 218:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 219:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 220:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 221:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 222:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.22..23> PCLK_I2S: Peripheral Clock Selection for I2S
 223:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 224:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 225:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 226:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 227:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.26..27> PCLK_RIT: Peripheral Clock Selection for the Repetitive Interrupt Timer
 228:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 229:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 230:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 231:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 232:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.28..29> PCLK_SYSCON: Peripheral Clock Selection for the System Control Block
 233:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 234:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 235:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 236:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 237:Libraries/CM3/src/system_LPC17xx.c **** //     <o10.30..31> PCLK_MC: Peripheral Clock Selection for the Motor Control PWM
 238:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> Pclk = Cclk / 4
 239:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Pclk = Cclk
 240:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Pclk = Cclk / 2
 241:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> Pclk = Hclk / 8
 242:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
 243:Libraries/CM3/src/system_LPC17xx.c **** //
 244:Libraries/CM3/src/system_LPC17xx.c **** //   <h> Power Control for Peripherals Register (PCONP)
 245:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.1>      PCTIM0: Timer/Counter 0 power/clock enable
 246:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.2>      PCTIM1: Timer/Counter 1 power/clock enable
 247:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.3>      PCUART0: UART 0 power/clock enable
 248:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.4>      PCUART1: UART 1 power/clock enable
 249:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.6>      PCPWM1: PWM 1 power/clock enable
 250:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.7>      PCI2C0: I2C interface 0 power/clock enable
 251:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.8>      PCSPI: SPI interface power/clock enable
 252:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.9>      PCRTC: RTC power/clock enable
 253:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.10>     PCSSP1: SSP interface 1 power/clock enable
 254:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.12>     PCAD: A/D converter power/clock enable
 255:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.13>     PCCAN1: CAN controller 1 power/clock enable
 256:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.14>     PCCAN2: CAN controller 2 power/clock enable
 257:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.15>     PCGPIO: GPIOs power/clock enable
 258:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.16>     PCRIT: Repetitive interrupt timer power/clock enable
 259:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.17>     PCMC: Motor control PWM power/clock enable
 260:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.18>     PCQEI: Quadrature encoder interface power/clock enable
 261:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.19>     PCI2C1: I2C interface 1 power/clock enable
 262:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.21>     PCSSP0: SSP interface 0 power/clock enable
 263:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.22>     PCTIM2: Timer 2 power/clock enable
 264:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.23>     PCTIM3: Timer 3 power/clock enable
 265:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.24>     PCUART2: UART 2 power/clock enable
 266:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.25>     PCUART3: UART 3 power/clock enable
 267:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.26>     PCI2C2: I2C interface 2 power/clock enable
 268:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.27>     PCI2S: I2S interface power/clock enable
 269:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.29>     PCGPDMA: GP DMA function power/clock enable
 270:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.30>     PCENET: Ethernet block power/clock enable
 271:Libraries/CM3/src/system_LPC17xx.c **** //     <o11.31>     PCUSB: USB interface power/clock enable
 272:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
 273:Libraries/CM3/src/system_LPC17xx.c **** //
 274:Libraries/CM3/src/system_LPC17xx.c **** //   <h> Clock Output Configuration Register (CLKOUTCFG)
 275:Libraries/CM3/src/system_LPC17xx.c **** //     <o12.0..3>   CLKOUTSEL: Selects clock source for CLKOUT
 276:Libraries/CM3/src/system_LPC17xx.c **** //                     <0=> CPU clock
 277:Libraries/CM3/src/system_LPC17xx.c **** //                     <1=> Main oscillator
 278:Libraries/CM3/src/system_LPC17xx.c **** //                     <2=> Internal RC oscillator
 279:Libraries/CM3/src/system_LPC17xx.c **** //                     <3=> USB clock
 280:Libraries/CM3/src/system_LPC17xx.c **** //                     <4=> RTC oscillator
 281:Libraries/CM3/src/system_LPC17xx.c **** //     <o12.4..7>   CLKOUTDIV: Selects clock divider for CLKOUT
 282:Libraries/CM3/src/system_LPC17xx.c **** //                     <1-16><#-1>
 283:Libraries/CM3/src/system_LPC17xx.c **** //     <o12.8>      CLKOUT_EN: CLKOUT enable control
 284:Libraries/CM3/src/system_LPC17xx.c **** //   </h>
 285:Libraries/CM3/src/system_LPC17xx.c **** //
 286:Libraries/CM3/src/system_LPC17xx.c **** // </e>
 287:Libraries/CM3/src/system_LPC17xx.c **** */
 288:Libraries/CM3/src/system_LPC17xx.c **** 
 289:Libraries/CM3/src/system_LPC17xx.c **** 
 290:Libraries/CM3/src/system_LPC17xx.c **** 
 291:Libraries/CM3/src/system_LPC17xx.c **** /** @addtogroup LPC17xx_System_Defines  LPC17xx System Defines
 292:Libraries/CM3/src/system_LPC17xx.c ****   @{
 293:Libraries/CM3/src/system_LPC17xx.c ****  */
 294:Libraries/CM3/src/system_LPC17xx.c **** 
 295:Libraries/CM3/src/system_LPC17xx.c **** #define CLOCK_SETUP           1
 296:Libraries/CM3/src/system_LPC17xx.c **** #define SCS_Val               0x00000020
 297:Libraries/CM3/src/system_LPC17xx.c **** #define CLKSRCSEL_Val         0x00000001
 298:Libraries/CM3/src/system_LPC17xx.c **** #define PLL0_SETUP            1
 299:Libraries/CM3/src/system_LPC17xx.c **** #define PLL0CFG_Val           0x00050063
 300:Libraries/CM3/src/system_LPC17xx.c **** #define PLL1_SETUP            1
 301:Libraries/CM3/src/system_LPC17xx.c **** #define PLL1CFG_Val           0x00000023
 302:Libraries/CM3/src/system_LPC17xx.c **** #define CCLKCFG_Val           0x00000003
 303:Libraries/CM3/src/system_LPC17xx.c **** #define USBCLKCFG_Val         0x00000000
 304:Libraries/CM3/src/system_LPC17xx.c **** #define PCLKSEL0_Val          0x00000000
 305:Libraries/CM3/src/system_LPC17xx.c **** #define PCLKSEL1_Val          0x00000000
 306:Libraries/CM3/src/system_LPC17xx.c **** #define PCONP_Val             0x042887DE
 307:Libraries/CM3/src/system_LPC17xx.c **** #define CLKOUTCFG_Val         0x00000000
 308:Libraries/CM3/src/system_LPC17xx.c **** 
 309:Libraries/CM3/src/system_LPC17xx.c **** 
 310:Libraries/CM3/src/system_LPC17xx.c **** /*--------------------- Flash Accelerator Configuration ----------------------
 311:Libraries/CM3/src/system_LPC17xx.c **** //
 312:Libraries/CM3/src/system_LPC17xx.c **** // <e> Flash Accelerator Configuration
 313:Libraries/CM3/src/system_LPC17xx.c **** //   <o1.0..11>  Reserved
 314:Libraries/CM3/src/system_LPC17xx.c **** //   <o1.12..15> FLASHTIM: Flash Access Time
 315:Libraries/CM3/src/system_LPC17xx.c **** //               <0=> 1 CPU clock (for CPU clock up to 20 MHz)
 316:Libraries/CM3/src/system_LPC17xx.c **** //               <1=> 2 CPU clocks (for CPU clock up to 40 MHz)
 317:Libraries/CM3/src/system_LPC17xx.c **** //               <2=> 3 CPU clocks (for CPU clock up to 60 MHz)
 318:Libraries/CM3/src/system_LPC17xx.c **** //               <3=> 4 CPU clocks (for CPU clock up to 80 MHz)
 319:Libraries/CM3/src/system_LPC17xx.c **** //               <4=> 5 CPU clocks (for CPU clock up to 100 MHz)
 320:Libraries/CM3/src/system_LPC17xx.c **** //               <5=> 6 CPU clocks (for any CPU clock)
 321:Libraries/CM3/src/system_LPC17xx.c **** // </e>
 322:Libraries/CM3/src/system_LPC17xx.c **** */
 323:Libraries/CM3/src/system_LPC17xx.c **** #define FLASH_SETUP           1
 324:Libraries/CM3/src/system_LPC17xx.c **** #define FLASHCFG_Val          0x0000303A
 325:Libraries/CM3/src/system_LPC17xx.c **** 
 326:Libraries/CM3/src/system_LPC17xx.c **** /*
 327:Libraries/CM3/src/system_LPC17xx.c **** //-------- <<< end of configuration section >>> ------------------------------
 328:Libraries/CM3/src/system_LPC17xx.c **** */
 329:Libraries/CM3/src/system_LPC17xx.c **** 
 330:Libraries/CM3/src/system_LPC17xx.c **** /*----------------------------------------------------------------------------
 331:Libraries/CM3/src/system_LPC17xx.c ****   Check the register settings
 332:Libraries/CM3/src/system_LPC17xx.c ****  *----------------------------------------------------------------------------*/
 333:Libraries/CM3/src/system_LPC17xx.c **** #define CHECK_RANGE(val, min, max)                ((val < min) || (val > max))
 334:Libraries/CM3/src/system_LPC17xx.c **** #define CHECK_RSVD(val, mask)                     (val & mask)
 335:Libraries/CM3/src/system_LPC17xx.c **** 
 336:Libraries/CM3/src/system_LPC17xx.c **** /* Clock Configuration -------------------------------------------------------*/
 337:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((SCS_Val),       ~0x00000030))
 338:Libraries/CM3/src/system_LPC17xx.c ****    #error "SCS: Invalid values of reserved bits!"
 339:Libraries/CM3/src/system_LPC17xx.c **** #endif
 340:Libraries/CM3/src/system_LPC17xx.c **** 
 341:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RANGE((CLKSRCSEL_Val), 0, 2))
 342:Libraries/CM3/src/system_LPC17xx.c ****    #error "CLKSRCSEL: Value out of range!"
 343:Libraries/CM3/src/system_LPC17xx.c **** #endif
 344:Libraries/CM3/src/system_LPC17xx.c **** 
 345:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((PLL0CFG_Val),   ~0x00FF7FFF))
 346:Libraries/CM3/src/system_LPC17xx.c ****    #error "PLL0CFG: Invalid values of reserved bits!"
 347:Libraries/CM3/src/system_LPC17xx.c **** #endif
 348:Libraries/CM3/src/system_LPC17xx.c **** 
 349:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((PLL1CFG_Val),   ~0x0000007F))
 350:Libraries/CM3/src/system_LPC17xx.c ****    #error "PLL1CFG: Invalid values of reserved bits!"
 351:Libraries/CM3/src/system_LPC17xx.c **** #endif
 352:Libraries/CM3/src/system_LPC17xx.c **** 
 353:Libraries/CM3/src/system_LPC17xx.c **** #if ((CCLKCFG_Val != 0) && (((CCLKCFG_Val - 1) % 2)))
 354:Libraries/CM3/src/system_LPC17xx.c ****    #error "CCLKCFG: CCLKSEL field does not contain only odd values or 0!"
 355:Libraries/CM3/src/system_LPC17xx.c **** #endif
 356:Libraries/CM3/src/system_LPC17xx.c **** 
 357:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((USBCLKCFG_Val), ~0x0000000F))
 358:Libraries/CM3/src/system_LPC17xx.c ****    #error "USBCLKCFG: Invalid values of reserved bits!"
 359:Libraries/CM3/src/system_LPC17xx.c **** #endif
 360:Libraries/CM3/src/system_LPC17xx.c **** 
 361:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((PCLKSEL0_Val),   0x000C0C00))
 362:Libraries/CM3/src/system_LPC17xx.c ****    #error "PCLKSEL0: Invalid values of reserved bits!"
 363:Libraries/CM3/src/system_LPC17xx.c **** #endif
 364:Libraries/CM3/src/system_LPC17xx.c **** 
 365:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((PCLKSEL1_Val),   0x03000300))
 366:Libraries/CM3/src/system_LPC17xx.c ****    #error "PCLKSEL1: Invalid values of reserved bits!"
 367:Libraries/CM3/src/system_LPC17xx.c **** #endif
 368:Libraries/CM3/src/system_LPC17xx.c **** 
 369:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((PCONP_Val),      0x10100821))
 370:Libraries/CM3/src/system_LPC17xx.c ****    #error "PCONP: Invalid values of reserved bits!"
 371:Libraries/CM3/src/system_LPC17xx.c **** #endif
 372:Libraries/CM3/src/system_LPC17xx.c **** 
 373:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((CLKOUTCFG_Val), ~0x000001FF))
 374:Libraries/CM3/src/system_LPC17xx.c ****    #error "CLKOUTCFG: Invalid values of reserved bits!"
 375:Libraries/CM3/src/system_LPC17xx.c **** #endif
 376:Libraries/CM3/src/system_LPC17xx.c **** 
 377:Libraries/CM3/src/system_LPC17xx.c **** /* Flash Accelerator Configuration -------------------------------------------*/
 378:Libraries/CM3/src/system_LPC17xx.c **** #if (CHECK_RSVD((FLASHCFG_Val), ~0x0000F07F))
 379:Libraries/CM3/src/system_LPC17xx.c ****    #error "FLASHCFG: Invalid values of reserved bits!"
 380:Libraries/CM3/src/system_LPC17xx.c **** #endif
 381:Libraries/CM3/src/system_LPC17xx.c **** 
 382:Libraries/CM3/src/system_LPC17xx.c **** 
 383:Libraries/CM3/src/system_LPC17xx.c **** /*----------------------------------------------------------------------------
 384:Libraries/CM3/src/system_LPC17xx.c ****   DEFINES
 385:Libraries/CM3/src/system_LPC17xx.c ****  *----------------------------------------------------------------------------*/
 386:Libraries/CM3/src/system_LPC17xx.c **** 
 387:Libraries/CM3/src/system_LPC17xx.c **** /*----------------------------------------------------------------------------
 388:Libraries/CM3/src/system_LPC17xx.c ****   Define clocks
 389:Libraries/CM3/src/system_LPC17xx.c ****  *----------------------------------------------------------------------------*/
 390:Libraries/CM3/src/system_LPC17xx.c **** #define XTAL        (12000000UL)        /* Oscillator frequency               */
 391:Libraries/CM3/src/system_LPC17xx.c **** #define OSC_CLK     (      XTAL)        /* Main oscillator frequency          */
 392:Libraries/CM3/src/system_LPC17xx.c **** #define RTC_CLK     (   32768UL)        /* RTC oscillator frequency           */
 393:Libraries/CM3/src/system_LPC17xx.c **** #define IRC_OSC     ( 4000000UL)        /* Internal RC oscillator frequency   */
 394:Libraries/CM3/src/system_LPC17xx.c **** 
 395:Libraries/CM3/src/system_LPC17xx.c **** 
 396:Libraries/CM3/src/system_LPC17xx.c **** /* F_cco0 = (2 * M * F_in) / N  */
 397:Libraries/CM3/src/system_LPC17xx.c **** #define __M               (((PLL0CFG_Val      ) & 0x7FFF) + 1)
 398:Libraries/CM3/src/system_LPC17xx.c **** #define __N               (((PLL0CFG_Val >> 16) & 0x00FF) + 1)
 399:Libraries/CM3/src/system_LPC17xx.c **** #define __FCCO(__F_IN)    ((2 * __M * __F_IN) / __N)
 400:Libraries/CM3/src/system_LPC17xx.c **** #define __CCLK_DIV        (((CCLKCFG_Val      ) & 0x00FF) + 1)
 401:Libraries/CM3/src/system_LPC17xx.c **** 
 402:Libraries/CM3/src/system_LPC17xx.c **** /* Determine core clock frequency according to settings */
 403:Libraries/CM3/src/system_LPC17xx.c ****  #if (PLL0_SETUP)
 404:Libraries/CM3/src/system_LPC17xx.c ****     #if   ((CLKSRCSEL_Val & 0x03) == 1)
 405:Libraries/CM3/src/system_LPC17xx.c ****         #define __CORE_CLK (__FCCO(OSC_CLK) / __CCLK_DIV)
 406:Libraries/CM3/src/system_LPC17xx.c ****     #elif ((CLKSRCSEL_Val & 0x03) == 2)
 407:Libraries/CM3/src/system_LPC17xx.c ****         #define __CORE_CLK (__FCCO(RTC_CLK) / __CCLK_DIV)
 408:Libraries/CM3/src/system_LPC17xx.c ****     #else
 409:Libraries/CM3/src/system_LPC17xx.c ****         #define __CORE_CLK (__FCCO(IRC_OSC) / __CCLK_DIV)
 410:Libraries/CM3/src/system_LPC17xx.c ****     #endif
 411:Libraries/CM3/src/system_LPC17xx.c ****  #else
 412:Libraries/CM3/src/system_LPC17xx.c ****     #if   ((CLKSRCSEL_Val & 0x03) == 1)
 413:Libraries/CM3/src/system_LPC17xx.c ****         #define __CORE_CLK (OSC_CLK         / __CCLK_DIV)
 414:Libraries/CM3/src/system_LPC17xx.c ****     #elif ((CLKSRCSEL_Val & 0x03) == 2)
 415:Libraries/CM3/src/system_LPC17xx.c ****         #define __CORE_CLK (RTC_CLK         / __CCLK_DIV)
 416:Libraries/CM3/src/system_LPC17xx.c ****     #else
 417:Libraries/CM3/src/system_LPC17xx.c ****         #define __CORE_CLK (IRC_OSC         / __CCLK_DIV)
 418:Libraries/CM3/src/system_LPC17xx.c ****     #endif
 419:Libraries/CM3/src/system_LPC17xx.c ****  #endif
 420:Libraries/CM3/src/system_LPC17xx.c **** 
 421:Libraries/CM3/src/system_LPC17xx.c ****  /**
 422:Libraries/CM3/src/system_LPC17xx.c ****   * @}
 423:Libraries/CM3/src/system_LPC17xx.c ****   */
 424:Libraries/CM3/src/system_LPC17xx.c **** 
 425:Libraries/CM3/src/system_LPC17xx.c **** 
 426:Libraries/CM3/src/system_LPC17xx.c **** /** @addtogroup LPC17xx_System_Public_Variables  LPC17xx System Public Variables
 427:Libraries/CM3/src/system_LPC17xx.c ****   @{
 428:Libraries/CM3/src/system_LPC17xx.c ****  */
 429:Libraries/CM3/src/system_LPC17xx.c **** /*----------------------------------------------------------------------------
 430:Libraries/CM3/src/system_LPC17xx.c ****   Clock Variable definitions
 431:Libraries/CM3/src/system_LPC17xx.c ****  *----------------------------------------------------------------------------*/
 432:Libraries/CM3/src/system_LPC17xx.c **** uint32_t SystemCoreClock = __CORE_CLK;/*!< System Clock Frequency (Core Clock)*/
 433:Libraries/CM3/src/system_LPC17xx.c **** 
 434:Libraries/CM3/src/system_LPC17xx.c **** /**
 435:Libraries/CM3/src/system_LPC17xx.c ****  * @}
 436:Libraries/CM3/src/system_LPC17xx.c ****  */
 437:Libraries/CM3/src/system_LPC17xx.c **** 
 438:Libraries/CM3/src/system_LPC17xx.c **** 
 439:Libraries/CM3/src/system_LPC17xx.c **** /** @addtogroup LPC17xx_System_Public_Functions  LPC17xx System Public Functions
 440:Libraries/CM3/src/system_LPC17xx.c ****   @{
 441:Libraries/CM3/src/system_LPC17xx.c ****  */
 442:Libraries/CM3/src/system_LPC17xx.c **** 
 443:Libraries/CM3/src/system_LPC17xx.c **** /*----------------------------------------------------------------------------
 444:Libraries/CM3/src/system_LPC17xx.c ****   Clock functions
 445:Libraries/CM3/src/system_LPC17xx.c ****  *----------------------------------------------------------------------------*/
 446:Libraries/CM3/src/system_LPC17xx.c **** 
 447:Libraries/CM3/src/system_LPC17xx.c **** 
 448:Libraries/CM3/src/system_LPC17xx.c **** void SystemCoreClockUpdate (void)            /* Get Core Clock Frequency      */
 449:Libraries/CM3/src/system_LPC17xx.c **** {
  34              		.loc 1 449 0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38              		@ link register save eliminated.
  39 0000 80B4     		push	{r7}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 4
  42              		.cfi_offset 7, -4
  43 0002 00AF     		add	r7, sp, #0
  44              	.LCFI1:
  45              		.cfi_def_cfa_register 7
 450:Libraries/CM3/src/system_LPC17xx.c ****   /* Determine clock frequency according to clock register values             */
 451:Libraries/CM3/src/system_LPC17xx.c ****   if (((LPC_SC->PLL0STAT >> 24) & 3) == 3) { /* If PLL0 enabled and connected */
  46              		.loc 1 451 0
  47 0004 4FF44043 		mov	r3, #49152
  48 0008 C4F20F03 		movt	r3, 16399
  49 000c D3F88830 		ldr	r3, [r3, #136]
  50 0010 4FEA1363 		lsr	r3, r3, #24
  51 0014 03F00303 		and	r3, r3, #3
  52 0018 032B     		cmp	r3, #3
  53 001a 40F0A480 		bne	.L2
 452:Libraries/CM3/src/system_LPC17xx.c ****     switch (LPC_SC->CLKSRCSEL & 0x03) {
  54              		.loc 1 452 0
  55 001e 4FF44043 		mov	r3, #49152
  56 0022 C4F20F03 		movt	r3, 16399
  57 0026 D3F80C31 		ldr	r3, [r3, #268]
  58 002a 03F00303 		and	r3, r3, #3
  59 002e 032B     		cmp	r3, #3
  60 0030 00F2EC80 		bhi	.L13
  61 0034 01A2     		adr	r2, .L7
  62 0036 52F823F0 		ldr	pc, [r2, r3, lsl #2]
  63 003a 00BF     		.align	2
  64              	.L7:
  65 003c 4D000000 		.word	.L4+1
  66 0040 AD000000 		.word	.L5+1
  67 0044 0F010000 		.word	.L6+1
  68 0048 4D000000 		.word	.L4+1
  69              	.L4:
 453:Libraries/CM3/src/system_LPC17xx.c ****       case 0:                                /* Int. RC oscillator => PLL0    */
 454:Libraries/CM3/src/system_LPC17xx.c ****       case 3:                                /* Reserved, default to Int. RC  */
 455:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (IRC_OSC *
 456:Libraries/CM3/src/system_LPC17xx.c ****                           ((2 * ((LPC_SC->PLL0STAT & 0x7FFF) + 1)))  /
  70              		.loc 1 456 0
  71 004c 4FF44043 		mov	r3, #49152
  72 0050 C4F20F03 		movt	r3, 16399
  73 0054 D3F88830 		ldr	r3, [r3, #136]
  74 0058 4FEA4343 		lsl	r3, r3, #17
  75 005c 4FEA5343 		lsr	r3, r3, #17
 455:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (IRC_OSC *
  76              		.loc 1 455 0
  77 0060 03F10102 		add	r2, r3, #1
  78 0064 4FF49053 		mov	r3, #4608
  79 0068 C0F27A03 		movt	r3, 122
  80 006c 03FB02F2 		mul	r2, r3, r2
 457:Libraries/CM3/src/system_LPC17xx.c ****                           (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1)    /
  81              		.loc 1 457 0
  82 0070 4FF44043 		mov	r3, #49152
  83 0074 C4F20F03 		movt	r3, 16399
  84 0078 D3F88830 		ldr	r3, [r3, #136]
  85 007c 4FEA1343 		lsr	r3, r3, #16
  86 0080 DBB2     		uxtb	r3, r3
  87 0082 03F10103 		add	r3, r3, #1
 456:Libraries/CM3/src/system_LPC17xx.c ****                           ((2 * ((LPC_SC->PLL0STAT & 0x7FFF) + 1)))  /
  88              		.loc 1 456 0
  89 0086 B2FBF3F2 		udiv	r2, r2, r3
 458:Libraries/CM3/src/system_LPC17xx.c ****                           ((LPC_SC->CCLKCFG & 0xFF)+ 1));
  90              		.loc 1 458 0
  91 008a 4FF44043 		mov	r3, #49152
  92 008e C4F20F03 		movt	r3, 16399
  93 0092 D3F80431 		ldr	r3, [r3, #260]
  94 0096 DBB2     		uxtb	r3, r3
  95 0098 03F10103 		add	r3, r3, #1
 457:Libraries/CM3/src/system_LPC17xx.c ****                           (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1)    /
  96              		.loc 1 457 0
  97 009c B2FBF3F2 		udiv	r2, r2, r3
 455:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (IRC_OSC *
  98              		.loc 1 455 0
  99 00a0 40F20003 		movw	r3, #:lower16:SystemCoreClock
 100 00a4 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 101 00a8 1A60     		str	r2, [r3, #0]
 459:Libraries/CM3/src/system_LPC17xx.c ****         break;
 102              		.loc 1 459 0
 103 00aa B0E0     		b	.L1
 104              	.L5:
 460:Libraries/CM3/src/system_LPC17xx.c ****       case 1:                                /* Main oscillator => PLL0       */
 461:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (OSC_CLK *
 462:Libraries/CM3/src/system_LPC17xx.c ****                           ((2 * ((LPC_SC->PLL0STAT & 0x7FFF) + 1)))  /
 105              		.loc 1 462 0
 106 00ac 4FF44043 		mov	r3, #49152
 107 00b0 C4F20F03 		movt	r3, 16399
 108 00b4 D3F88830 		ldr	r3, [r3, #136]
 109 00b8 4FEA4343 		lsl	r3, r3, #17
 110 00bc 4FEA5343 		lsr	r3, r3, #17
 461:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (OSC_CLK *
 111              		.loc 1 461 0
 112 00c0 03F10102 		add	r2, r3, #1
 113 00c4 4FF45853 		mov	r3, #13824
 114 00c8 C0F26E13 		movt	r3, 366
 115 00cc 03FB02F2 		mul	r2, r3, r2
 463:Libraries/CM3/src/system_LPC17xx.c ****                           (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1)    /
 116              		.loc 1 463 0
 117 00d0 4FF44043 		mov	r3, #49152
 118 00d4 C4F20F03 		movt	r3, 16399
 119 00d8 D3F88830 		ldr	r3, [r3, #136]
 120 00dc 4FEA1343 		lsr	r3, r3, #16
 121 00e0 DBB2     		uxtb	r3, r3
 122 00e2 03F10103 		add	r3, r3, #1
 462:Libraries/CM3/src/system_LPC17xx.c ****                           ((2 * ((LPC_SC->PLL0STAT & 0x7FFF) + 1)))  /
 123              		.loc 1 462 0
 124 00e6 B2FBF3F2 		udiv	r2, r2, r3
 464:Libraries/CM3/src/system_LPC17xx.c ****                           ((LPC_SC->CCLKCFG & 0xFF)+ 1));
 125              		.loc 1 464 0
 126 00ea 4FF44043 		mov	r3, #49152
 127 00ee C4F20F03 		movt	r3, 16399
 128 00f2 D3F80431 		ldr	r3, [r3, #260]
 129 00f6 DBB2     		uxtb	r3, r3
 130 00f8 03F10103 		add	r3, r3, #1
 463:Libraries/CM3/src/system_LPC17xx.c ****                           (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1)    /
 131              		.loc 1 463 0
 132 00fc B2FBF3F2 		udiv	r2, r2, r3
 461:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (OSC_CLK *
 133              		.loc 1 461 0
 134 0100 40F20003 		movw	r3, #:lower16:SystemCoreClock
 135 0104 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 136 0108 1A60     		str	r2, [r3, #0]
 465:Libraries/CM3/src/system_LPC17xx.c ****         break;
 137              		.loc 1 465 0
 138 010a 00BF     		nop
 139 010c 7FE0     		b	.L1
 140              	.L6:
 466:Libraries/CM3/src/system_LPC17xx.c ****       case 2:                                /* RTC oscillator => PLL0        */
 467:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (RTC_CLK *
 468:Libraries/CM3/src/system_LPC17xx.c ****                           ((2 * ((LPC_SC->PLL0STAT & 0x7FFF) + 1)))  /
 141              		.loc 1 468 0
 142 010e 4FF44043 		mov	r3, #49152
 143 0112 C4F20F03 		movt	r3, 16399
 144 0116 D3F88830 		ldr	r3, [r3, #136]
 145 011a 4FEA4343 		lsl	r3, r3, #17
 146 011e 4FEA5343 		lsr	r3, r3, #17
 467:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (RTC_CLK *
 147              		.loc 1 467 0
 148 0122 03F10103 		add	r3, r3, #1
 149 0126 4FEA0342 		lsl	r2, r3, #16
 469:Libraries/CM3/src/system_LPC17xx.c ****                           (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1)    /
 150              		.loc 1 469 0
 151 012a 4FF44043 		mov	r3, #49152
 152 012e C4F20F03 		movt	r3, 16399
 153 0132 D3F88830 		ldr	r3, [r3, #136]
 154 0136 4FEA1343 		lsr	r3, r3, #16
 155 013a DBB2     		uxtb	r3, r3
 156 013c 03F10103 		add	r3, r3, #1
 468:Libraries/CM3/src/system_LPC17xx.c ****                           ((2 * ((LPC_SC->PLL0STAT & 0x7FFF) + 1)))  /
 157              		.loc 1 468 0
 158 0140 B2FBF3F2 		udiv	r2, r2, r3
 470:Libraries/CM3/src/system_LPC17xx.c ****                           ((LPC_SC->CCLKCFG & 0xFF)+ 1));
 159              		.loc 1 470 0
 160 0144 4FF44043 		mov	r3, #49152
 161 0148 C4F20F03 		movt	r3, 16399
 162 014c D3F80431 		ldr	r3, [r3, #260]
 163 0150 DBB2     		uxtb	r3, r3
 164 0152 03F10103 		add	r3, r3, #1
 469:Libraries/CM3/src/system_LPC17xx.c ****                           (((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1)    /
 165              		.loc 1 469 0
 166 0156 B2FBF3F2 		udiv	r2, r2, r3
 467:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = (RTC_CLK *
 167              		.loc 1 467 0
 168 015a 40F20003 		movw	r3, #:lower16:SystemCoreClock
 169 015e C0F20003 		movt	r3, #:upper16:SystemCoreClock
 170 0162 1A60     		str	r2, [r3, #0]
 471:Libraries/CM3/src/system_LPC17xx.c ****         break;
 171              		.loc 1 471 0
 172 0164 52E0     		b	.L13
 173              	.L2:
 472:Libraries/CM3/src/system_LPC17xx.c ****     }
 473:Libraries/CM3/src/system_LPC17xx.c ****   } else {
 474:Libraries/CM3/src/system_LPC17xx.c ****     switch (LPC_SC->CLKSRCSEL & 0x03) {
 174              		.loc 1 474 0
 175 0166 4FF44043 		mov	r3, #49152
 176 016a C4F20F03 		movt	r3, 16399
 177 016e D3F80C31 		ldr	r3, [r3, #268]
 178 0172 03F00303 		and	r3, r3, #3
 179 0176 032B     		cmp	r3, #3
 180 0178 49D8     		bhi	.L1
 181 017a 01A2     		adr	r2, .L12
 182 017c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 183              		.align	2
 184              	.L12:
 185 0180 91010000 		.word	.L9+1
 186 0184 BB010000 		.word	.L10+1
 187 0188 E5010000 		.word	.L11+1
 188 018c 91010000 		.word	.L9+1
 189              	.L9:
 475:Libraries/CM3/src/system_LPC17xx.c ****       case 0:                                /* Int. RC oscillator => PLL0    */
 476:Libraries/CM3/src/system_LPC17xx.c ****       case 3:                                /* Reserved, default to Int. RC  */
 477:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = IRC_OSC / ((LPC_SC->CCLKCFG & 0xFF)+ 1);
 190              		.loc 1 477 0
 191 0190 4FF44043 		mov	r3, #49152
 192 0194 C4F20F03 		movt	r3, 16399
 193 0198 D3F80431 		ldr	r3, [r3, #260]
 194 019c DBB2     		uxtb	r3, r3
 195 019e 03F10102 		add	r2, r3, #1
 196 01a2 4FF41063 		mov	r3, #2304
 197 01a6 C0F23D03 		movt	r3, 61
 198 01aa B3FBF2F2 		udiv	r2, r3, r2
 199 01ae 40F20003 		movw	r3, #:lower16:SystemCoreClock
 200 01b2 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 201 01b6 1A60     		str	r2, [r3, #0]
 478:Libraries/CM3/src/system_LPC17xx.c ****         break;
 202              		.loc 1 478 0
 203 01b8 29E0     		b	.L1
 204              	.L10:
 479:Libraries/CM3/src/system_LPC17xx.c ****       case 1:                                /* Main oscillator => PLL0       */
 480:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = OSC_CLK / ((LPC_SC->CCLKCFG & 0xFF)+ 1);
 205              		.loc 1 480 0
 206 01ba 4FF44043 		mov	r3, #49152
 207 01be C4F20F03 		movt	r3, 16399
 208 01c2 D3F80431 		ldr	r3, [r3, #260]
 209 01c6 DBB2     		uxtb	r3, r3
 210 01c8 03F10102 		add	r2, r3, #1
 211 01cc 4FF4D853 		mov	r3, #6912
 212 01d0 C0F2B703 		movt	r3, 183
 213 01d4 B3FBF2F2 		udiv	r2, r3, r2
 214 01d8 40F20003 		movw	r3, #:lower16:SystemCoreClock
 215 01dc C0F20003 		movt	r3, #:upper16:SystemCoreClock
 216 01e0 1A60     		str	r2, [r3, #0]
 481:Libraries/CM3/src/system_LPC17xx.c ****         break;
 217              		.loc 1 481 0
 218 01e2 14E0     		b	.L1
 219              	.L11:
 482:Libraries/CM3/src/system_LPC17xx.c ****       case 2:                                /* RTC oscillator => PLL0        */
 483:Libraries/CM3/src/system_LPC17xx.c ****         SystemCoreClock = RTC_CLK / ((LPC_SC->CCLKCFG & 0xFF)+ 1);
 220              		.loc 1 483 0
 221 01e4 4FF44043 		mov	r3, #49152
 222 01e8 C4F20F03 		movt	r3, 16399
 223 01ec D3F80431 		ldr	r3, [r3, #260]
 224 01f0 DBB2     		uxtb	r3, r3
 225 01f2 03F10103 		add	r3, r3, #1
 226 01f6 4FF40042 		mov	r2, #32768
 227 01fa B2FBF3F2 		udiv	r2, r2, r3
 228 01fe 40F20003 		movw	r3, #:lower16:SystemCoreClock
 229 0202 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 230 0206 1A60     		str	r2, [r3, #0]
 484:Libraries/CM3/src/system_LPC17xx.c ****         break;
 231              		.loc 1 484 0
 232 0208 00BF     		nop
 233 020a 00E0     		b	.L1
 234              	.L13:
 471:Libraries/CM3/src/system_LPC17xx.c ****         break;
 235              		.loc 1 471 0
 236 020c 00BF     		nop
 237              	.L1:
 485:Libraries/CM3/src/system_LPC17xx.c ****     }
 486:Libraries/CM3/src/system_LPC17xx.c ****   }
 487:Libraries/CM3/src/system_LPC17xx.c **** 
 488:Libraries/CM3/src/system_LPC17xx.c **** }
 238              		.loc 1 488 0
 239 020e BD46     		mov	sp, r7
 240 0210 80BC     		pop	{r7}
 241 0212 7047     		bx	lr
 242              		.cfi_endproc
 243              	.LFE55:
 245              		.align	2
 246              		.global	SystemInit
 247              		.thumb
 248              		.thumb_func
 250              	SystemInit:
 251              	.LFB56:
 489:Libraries/CM3/src/system_LPC17xx.c **** 
 490:Libraries/CM3/src/system_LPC17xx.c **** /**
 491:Libraries/CM3/src/system_LPC17xx.c ****  * Initialize the system
 492:Libraries/CM3/src/system_LPC17xx.c ****  *
 493:Libraries/CM3/src/system_LPC17xx.c ****  * @param  none
 494:Libraries/CM3/src/system_LPC17xx.c ****  * @return none
 495:Libraries/CM3/src/system_LPC17xx.c ****  *
 496:Libraries/CM3/src/system_LPC17xx.c ****  * @brief  Setup the microcontroller system.
 497:Libraries/CM3/src/system_LPC17xx.c ****  *         Initialize the System.
 498:Libraries/CM3/src/system_LPC17xx.c ****  */
 499:Libraries/CM3/src/system_LPC17xx.c **** void SystemInit (void)
 500:Libraries/CM3/src/system_LPC17xx.c **** {
 252              		.loc 1 500 0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 1, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 257 0214 80B4     		push	{r7}
 258              	.LCFI2:
 259              		.cfi_def_cfa_offset 4
 260              		.cfi_offset 7, -4
 261 0216 00AF     		add	r7, sp, #0
 262              	.LCFI3:
 263              		.cfi_def_cfa_register 7
 501:Libraries/CM3/src/system_LPC17xx.c **** #if (CLOCK_SETUP)                       /* Clock Setup                        */
 502:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->SCS       = SCS_Val;
 264              		.loc 1 502 0
 265 0218 4FF44043 		mov	r3, #49152
 266 021c C4F20F03 		movt	r3, 16399
 267 0220 4FF02002 		mov	r2, #32
 268 0224 C3F8A021 		str	r2, [r3, #416]
 503:Libraries/CM3/src/system_LPC17xx.c ****   if (LPC_SC->SCS & (1 << 5)) {             /* If Main Oscillator is enabled  */
 269              		.loc 1 503 0
 270 0228 4FF44043 		mov	r3, #49152
 271 022c C4F20F03 		movt	r3, 16399
 272 0230 D3F8A031 		ldr	r3, [r3, #416]
 273 0234 03F02003 		and	r3, r3, #32
 274 0238 002B     		cmp	r3, #0
 275 023a 0AD0     		beq	.L15
 504:Libraries/CM3/src/system_LPC17xx.c ****     while ((LPC_SC->SCS & (1<<6)) == 0);/* Wait for Oscillator to be ready    */
 276              		.loc 1 504 0
 277 023c 00BF     		nop
 278              	.L16:
 279              		.loc 1 504 0 is_stmt 0 discriminator 1
 280 023e 4FF44043 		mov	r3, #49152
 281 0242 C4F20F03 		movt	r3, 16399
 282 0246 D3F8A031 		ldr	r3, [r3, #416]
 283 024a 03F04003 		and	r3, r3, #64
 284 024e 002B     		cmp	r3, #0
 285 0250 F5D0     		beq	.L16
 286              	.L15:
 505:Libraries/CM3/src/system_LPC17xx.c ****   }
 506:Libraries/CM3/src/system_LPC17xx.c **** 
 507:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->CCLKCFG   = CCLKCFG_Val;      /* Setup Clock Divider                */
 287              		.loc 1 507 0 is_stmt 1
 288 0252 4FF44043 		mov	r3, #49152
 289 0256 C4F20F03 		movt	r3, 16399
 290 025a 4FF00302 		mov	r2, #3
 291 025e C3F80421 		str	r2, [r3, #260]
 508:Libraries/CM3/src/system_LPC17xx.c ****   /* Periphral clock must be selected before PLL0 enabling and connecting
 509:Libraries/CM3/src/system_LPC17xx.c ****    * - according errata.lpc1768-16.March.2010 -
 510:Libraries/CM3/src/system_LPC17xx.c ****    */
 511:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PCLKSEL0  = PCLKSEL0_Val;     /* Peripheral Clock Selection         */
 292              		.loc 1 511 0
 293 0262 4FF44043 		mov	r3, #49152
 294 0266 C4F20F03 		movt	r3, 16399
 295 026a 4FF00002 		mov	r2, #0
 296 026e C3F8A821 		str	r2, [r3, #424]
 512:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PCLKSEL1  = PCLKSEL1_Val;
 297              		.loc 1 512 0
 298 0272 4FF44043 		mov	r3, #49152
 299 0276 C4F20F03 		movt	r3, 16399
 300 027a 4FF00002 		mov	r2, #0
 301 027e C3F8AC21 		str	r2, [r3, #428]
 513:Libraries/CM3/src/system_LPC17xx.c **** 
 514:Libraries/CM3/src/system_LPC17xx.c **** #if (PLL0_SETUP)
 515:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->CLKSRCSEL = CLKSRCSEL_Val;    /* Select Clock Source for PLL0       */
 302              		.loc 1 515 0
 303 0282 4FF44043 		mov	r3, #49152
 304 0286 C4F20F03 		movt	r3, 16399
 305 028a 4FF00102 		mov	r2, #1
 306 028e C3F80C21 		str	r2, [r3, #268]
 516:Libraries/CM3/src/system_LPC17xx.c **** 
 517:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0CFG   = PLL0CFG_Val;      /* configure PLL0                     */
 307              		.loc 1 517 0
 308 0292 4FF44043 		mov	r3, #49152
 309 0296 C4F20F03 		movt	r3, 16399
 310 029a 4FF06302 		mov	r2, #99
 311 029e C0F20502 		movt	r2, 5
 312 02a2 C3F88420 		str	r2, [r3, #132]
 518:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0FEED  = 0xAA;
 313              		.loc 1 518 0
 314 02a6 4FF44043 		mov	r3, #49152
 315 02aa C4F20F03 		movt	r3, 16399
 316 02ae 4FF0AA02 		mov	r2, #170
 317 02b2 C3F88C20 		str	r2, [r3, #140]
 519:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0FEED  = 0x55;
 318              		.loc 1 519 0
 319 02b6 4FF44043 		mov	r3, #49152
 320 02ba C4F20F03 		movt	r3, 16399
 321 02be 4FF05502 		mov	r2, #85
 322 02c2 C3F88C20 		str	r2, [r3, #140]
 520:Libraries/CM3/src/system_LPC17xx.c **** 
 521:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0CON   = 0x01;             /* PLL0 Enable                        */
 323              		.loc 1 521 0
 324 02c6 4FF44043 		mov	r3, #49152
 325 02ca C4F20F03 		movt	r3, 16399
 326 02ce 4FF00102 		mov	r2, #1
 327 02d2 C3F88020 		str	r2, [r3, #128]
 522:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0FEED  = 0xAA;
 328              		.loc 1 522 0
 329 02d6 4FF44043 		mov	r3, #49152
 330 02da C4F20F03 		movt	r3, 16399
 331 02de 4FF0AA02 		mov	r2, #170
 332 02e2 C3F88C20 		str	r2, [r3, #140]
 523:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0FEED  = 0x55;
 333              		.loc 1 523 0
 334 02e6 4FF44043 		mov	r3, #49152
 335 02ea C4F20F03 		movt	r3, 16399
 336 02ee 4FF05502 		mov	r2, #85
 337 02f2 C3F88C20 		str	r2, [r3, #140]
 524:Libraries/CM3/src/system_LPC17xx.c ****   while (!(LPC_SC->PLL0STAT & (1<<26)));/* Wait for PLOCK0                    */
 338              		.loc 1 524 0
 339 02f6 00BF     		nop
 340              	.L17:
 341              		.loc 1 524 0 is_stmt 0 discriminator 1
 342 02f8 4FF44043 		mov	r3, #49152
 343 02fc C4F20F03 		movt	r3, 16399
 344 0300 D3F88830 		ldr	r3, [r3, #136]
 345 0304 03F08063 		and	r3, r3, #67108864
 346 0308 002B     		cmp	r3, #0
 347 030a F5D0     		beq	.L17
 525:Libraries/CM3/src/system_LPC17xx.c **** 
 526:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0CON   = 0x03;             /* PLL0 Enable & Connect              */
 348              		.loc 1 526 0 is_stmt 1
 349 030c 4FF44043 		mov	r3, #49152
 350 0310 C4F20F03 		movt	r3, 16399
 351 0314 4FF00302 		mov	r2, #3
 352 0318 C3F88020 		str	r2, [r3, #128]
 527:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0FEED  = 0xAA;
 353              		.loc 1 527 0
 354 031c 4FF44043 		mov	r3, #49152
 355 0320 C4F20F03 		movt	r3, 16399
 356 0324 4FF0AA02 		mov	r2, #170
 357 0328 C3F88C20 		str	r2, [r3, #140]
 528:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL0FEED  = 0x55;
 358              		.loc 1 528 0
 359 032c 4FF44043 		mov	r3, #49152
 360 0330 C4F20F03 		movt	r3, 16399
 361 0334 4FF05502 		mov	r2, #85
 362 0338 C3F88C20 		str	r2, [r3, #140]
 529:Libraries/CM3/src/system_LPC17xx.c ****   while (!(LPC_SC->PLL0STAT & ((1<<25) | (1<<24))));/* Wait for PLLC0_STAT & PLLE0_STAT */
 363              		.loc 1 529 0
 364 033c 00BF     		nop
 365              	.L18:
 366              		.loc 1 529 0 is_stmt 0 discriminator 1
 367 033e 4FF44043 		mov	r3, #49152
 368 0342 C4F20F03 		movt	r3, 16399
 369 0346 D3F88830 		ldr	r3, [r3, #136]
 370 034a 03F04073 		and	r3, r3, #50331648
 371 034e 002B     		cmp	r3, #0
 372 0350 F5D0     		beq	.L18
 530:Libraries/CM3/src/system_LPC17xx.c **** #endif
 531:Libraries/CM3/src/system_LPC17xx.c **** 
 532:Libraries/CM3/src/system_LPC17xx.c **** #if (PLL1_SETUP)
 533:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1CFG   = PLL1CFG_Val;
 373              		.loc 1 533 0 is_stmt 1
 374 0352 4FF44043 		mov	r3, #49152
 375 0356 C4F20F03 		movt	r3, 16399
 376 035a 4FF02302 		mov	r2, #35
 377 035e C3F8A420 		str	r2, [r3, #164]
 534:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1FEED  = 0xAA;
 378              		.loc 1 534 0
 379 0362 4FF44043 		mov	r3, #49152
 380 0366 C4F20F03 		movt	r3, 16399
 381 036a 4FF0AA02 		mov	r2, #170
 382 036e C3F8AC20 		str	r2, [r3, #172]
 535:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1FEED  = 0x55;
 383              		.loc 1 535 0
 384 0372 4FF44043 		mov	r3, #49152
 385 0376 C4F20F03 		movt	r3, 16399
 386 037a 4FF05502 		mov	r2, #85
 387 037e C3F8AC20 		str	r2, [r3, #172]
 536:Libraries/CM3/src/system_LPC17xx.c **** 
 537:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1CON   = 0x01;             /* PLL1 Enable                        */
 388              		.loc 1 537 0
 389 0382 4FF44043 		mov	r3, #49152
 390 0386 C4F20F03 		movt	r3, 16399
 391 038a 4FF00102 		mov	r2, #1
 392 038e C3F8A020 		str	r2, [r3, #160]
 538:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1FEED  = 0xAA;
 393              		.loc 1 538 0
 394 0392 4FF44043 		mov	r3, #49152
 395 0396 C4F20F03 		movt	r3, 16399
 396 039a 4FF0AA02 		mov	r2, #170
 397 039e C3F8AC20 		str	r2, [r3, #172]
 539:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1FEED  = 0x55;
 398              		.loc 1 539 0
 399 03a2 4FF44043 		mov	r3, #49152
 400 03a6 C4F20F03 		movt	r3, 16399
 401 03aa 4FF05502 		mov	r2, #85
 402 03ae C3F8AC20 		str	r2, [r3, #172]
 540:Libraries/CM3/src/system_LPC17xx.c ****   while (!(LPC_SC->PLL1STAT & (1<<10)));/* Wait for PLOCK1                    */
 403              		.loc 1 540 0
 404 03b2 00BF     		nop
 405              	.L19:
 406              		.loc 1 540 0 is_stmt 0 discriminator 1
 407 03b4 4FF44043 		mov	r3, #49152
 408 03b8 C4F20F03 		movt	r3, 16399
 409 03bc D3F8A830 		ldr	r3, [r3, #168]
 410 03c0 03F48063 		and	r3, r3, #1024
 411 03c4 002B     		cmp	r3, #0
 412 03c6 F5D0     		beq	.L19
 541:Libraries/CM3/src/system_LPC17xx.c **** 
 542:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1CON   = 0x03;             /* PLL1 Enable & Connect              */
 413              		.loc 1 542 0 is_stmt 1
 414 03c8 4FF44043 		mov	r3, #49152
 415 03cc C4F20F03 		movt	r3, 16399
 416 03d0 4FF00302 		mov	r2, #3
 417 03d4 C3F8A020 		str	r2, [r3, #160]
 543:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1FEED  = 0xAA;
 418              		.loc 1 543 0
 419 03d8 4FF44043 		mov	r3, #49152
 420 03dc C4F20F03 		movt	r3, 16399
 421 03e0 4FF0AA02 		mov	r2, #170
 422 03e4 C3F8AC20 		str	r2, [r3, #172]
 544:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PLL1FEED  = 0x55;
 423              		.loc 1 544 0
 424 03e8 4FF44043 		mov	r3, #49152
 425 03ec C4F20F03 		movt	r3, 16399
 426 03f0 4FF05502 		mov	r2, #85
 427 03f4 C3F8AC20 		str	r2, [r3, #172]
 545:Libraries/CM3/src/system_LPC17xx.c ****   while (!(LPC_SC->PLL1STAT & ((1<< 9) | (1<< 8))));/* Wait for PLLC1_STAT & PLLE1_STAT */
 428              		.loc 1 545 0
 429 03f8 00BF     		nop
 430              	.L20:
 431              		.loc 1 545 0 is_stmt 0 discriminator 1
 432 03fa 4FF44043 		mov	r3, #49152
 433 03fe C4F20F03 		movt	r3, 16399
 434 0402 D3F8A830 		ldr	r3, [r3, #168]
 435 0406 03F44073 		and	r3, r3, #768
 436 040a 002B     		cmp	r3, #0
 437 040c F5D0     		beq	.L20
 546:Libraries/CM3/src/system_LPC17xx.c **** #else
 547:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->USBCLKCFG = USBCLKCFG_Val;    /* Setup USB Clock Divider            */
 548:Libraries/CM3/src/system_LPC17xx.c **** #endif
 549:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->PCONP     = PCONP_Val;        /* Power Control for Peripherals      */
 438              		.loc 1 549 0 is_stmt 1
 439 040e 4FF44043 		mov	r3, #49152
 440 0412 C4F20F03 		movt	r3, 16399
 441 0416 48F2DE72 		movw	r2, #34782
 442 041a C0F22842 		movt	r2, 1064
 443 041e C3F8C420 		str	r2, [r3, #196]
 550:Libraries/CM3/src/system_LPC17xx.c **** 
 551:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->CLKOUTCFG = CLKOUTCFG_Val;    /* Clock Output Configuration         */
 444              		.loc 1 551 0
 445 0422 4FF44043 		mov	r3, #49152
 446 0426 C4F20F03 		movt	r3, 16399
 447 042a 4FF00002 		mov	r2, #0
 448 042e C3F8C821 		str	r2, [r3, #456]
 552:Libraries/CM3/src/system_LPC17xx.c **** #endif
 553:Libraries/CM3/src/system_LPC17xx.c **** 
 554:Libraries/CM3/src/system_LPC17xx.c **** #if (FLASH_SETUP == 1)                  /* Flash Accelerator Setup            */
 555:Libraries/CM3/src/system_LPC17xx.c ****   LPC_SC->FLASHCFG  = FLASHCFG_Val;
 449              		.loc 1 555 0
 450 0432 4FF44043 		mov	r3, #49152
 451 0436 C4F20F03 		movt	r3, 16399
 452 043a 43F23A02 		movw	r2, #12346
 453 043e 1A60     		str	r2, [r3, #0]
 556:Libraries/CM3/src/system_LPC17xx.c **** #endif
 557:Libraries/CM3/src/system_LPC17xx.c **** 
 558:Libraries/CM3/src/system_LPC17xx.c **** //  Set Vector table offset value
 559:Libraries/CM3/src/system_LPC17xx.c **** #if (__RAM_MODE__==1)
 560:Libraries/CM3/src/system_LPC17xx.c ****   SCB->VTOR  = 0x10000000 & 0x3FFFFF80;
 561:Libraries/CM3/src/system_LPC17xx.c **** #else
 562:Libraries/CM3/src/system_LPC17xx.c ****   SCB->VTOR  = 0x00000000 & 0x3FFFFF80;
 454              		.loc 1 562 0
 455 0440 4FF46D43 		mov	r3, #60672
 456 0444 CEF20003 		movt	r3, 57344
 457 0448 4FF00002 		mov	r2, #0
 458 044c 9A60     		str	r2, [r3, #8]
 563:Libraries/CM3/src/system_LPC17xx.c **** #endif
 564:Libraries/CM3/src/system_LPC17xx.c **** }
 459              		.loc 1 564 0
 460 044e BD46     		mov	sp, r7
 461 0450 80BC     		pop	{r7}
 462 0452 7047     		bx	lr
 463              		.cfi_endproc
 464              	.LFE56:
 466              	.Letext0:
 467              		.file 2 "/home/wimma/bin/codesourcery/Sourcery_CodeBench_Lite_for_ARM_EABI/bin/../lib/gcc/arm-none
 468              		.file 3 "Libraries/CM3/inc/core_cm3.h"
 469              		.file 4 "Libraries/CM3/inc/LPC17xx.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_LPC17xx.c
     /tmp/cc1htPX3.s:23     .data:00000000 SystemCoreClock
     /tmp/cc1htPX3.s:20     .data:00000000 $d
     /tmp/cc1htPX3.s:26     .text:00000000 $t
     /tmp/cc1htPX3.s:31     .text:00000000 SystemCoreClockUpdate
     /tmp/cc1htPX3.s:65     .text:0000003c $d
     /tmp/cc1htPX3.s:71     .text:0000004c $t
     /tmp/cc1htPX3.s:185    .text:00000180 $d
     /tmp/cc1htPX3.s:191    .text:00000190 $t
     /tmp/cc1htPX3.s:250    .text:00000214 SystemInit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
