Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 18 10:46:54 2024
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   101 |
|    Minimum number of control sets                        |   101 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   271 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   101 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           45 |
| No           | No                    | Yes                    |             303 |          103 |
| No           | Yes                   | No                     |             159 |           74 |
| Yes          | No                    | No                     |             750 |          287 |
| Yes          | No                    | Yes                    |             677 |          282 |
| Yes          | Yes                   | No                     |             216 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                               Enable Signal                                                                              |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                              |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                    |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                  | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_haddr_q_reg[3]_0[0]                                                                                             | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/update_n_ex                                                                                                      | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0  |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                           | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/E[0]                                                                                                                     | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                               | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                     |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0             | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_main/E[0]                                                                                                             | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                               | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                          | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]        |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                    |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                    |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                        |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                        |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                              |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                     | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                          | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                      |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                      |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                 |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg_0                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0]               |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                 |                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                      |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr                                                                                              | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                               |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_fixed_burst_reg_reg          |                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                             | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                             | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/fetch_internal_reg[0]                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/write_addr_reg[0]_0[0]                                                                                   | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/write_addr_reg[0]_1[0]                                                                                   | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                       |                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld54_out                                                              |                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/E[0]                                                                                                              | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_en                                                                                                   | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex[28]_i_1_n_0                                                                                               | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               12 |             25 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                              |               12 |             27 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                               |               11 |             30 |         2.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_reg_1[0]                                                                                       | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               18 |             31 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/first_ex_phase_reg_0[0]                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_1[0]                                                                                      |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_5[0]                                                                                      |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[0][0]                                                                                        |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[3][0]                                                                                        |                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[3]_0[0]                                                                                      |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_4[0]                                                                                      |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_2[0]                                                                                      |                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_7[0]                                                                                      |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1][0]                                                                                        |                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_3[0]                                                                                      |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_0[0]                                                                                      |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[3]_1[0]                                                                                      |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_6[0]                                                                                      |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/hwdata_en                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[2]_1[0]                                                                                      |                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[2][0]                                                                                        |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/first32_ex_reg[0]                                                                                                        | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[2]_0[0]                                                                                      |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/rst_fptr_align_ex_reg[0]                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                     |                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                               |                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg_1                                                                                                     | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                9 |             36 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |               24 |             40 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/adv_de_to_ex                                                                                                             | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               19 |             41 |         2.16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_reg_4                                                                                      |                                                                                                                                                                                          |                6 |             44 |         7.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de                                                                                                     | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               22 |             50 |         2.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/asel_write_i_1_n_0                                                                                                       | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               28 |             68 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/last_uncond_phase_ex_reg                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               31 |             73 |         2.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               38 |            100 |         2.63 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          |                                                                                                                                                                                          |               46 |            123 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |              103 |            303 |         2.94 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


