/dts-v1/;


#include "mt6735.dtsi"
#include "cust.dtsi"
#include <dt-bindings/lcm/tm_ft8606.dtsi>

// magic:		0xd00dfeed
// totalsize:		0x13671 (79473)
// off_dt_struct:	0x38
// off_dt_strings:	0x109f8
// off_mem_rsvmap:	0x28
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0
// size_dt_strings:	0x2c79
// size_dt_struct:	0x109c0

/ {
    model = "MT6735";
    compatible = "mediatek,MT6735";
    interrupt-parent = <0x00000001>;
    #address-cells = <0x00000002>;
    #size-cells = <0x00000002>;
    chosen {
        bootargs = "console=tty0 console=ttyMT0,921600n1 root=/dev/ram initrd=0x44000000,0x300000 loglevel=8 androidboot.hardware=mt6735";
    };
    mtk-msdc.0 {
        compatible = "simple-bus";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
        msdc0@11230000 {
            compatible = "mediatek,mt6735-mmc";
            reg = <0x11230000 0x00010000 0x10000e84 0x00000002>;
            interrupts = <0x00000000 0x0000004f 0x00000008>;
            status = "okay";
            clocks = <0x00000002 0x0000000e 0x00000003 0x0000000d 0x00000003 0x00000029 0x00000003 0x0000002b 0x00000003 0x0000002c>;
            clock-names = "MSDC0-CLOCK", "MSDC0_PLL_SEL", "MSDC0_PLL_800M", "MSDC0_PLL_400M", "MSDC0_PLL_200M";
            clk_src = [02];
            bus-width = <0x00000008>;
            max-frequency = <0x0bebc200>;
            cap-mmc-highspeed;
            msdc-sys-suspend;
            mmc-ddr-1_8v;
            mmc-hs200-1_8v;
            mmc-hs400-1_8v;
            non-removable;
            pinctl = <0x00000004>;
            register_setting = <0x00000005>;
            host_function = [00];
            bootable;
        };
        msdc1@11240000 {
            compatible = "mediatek,mt6735-mmc";
            reg = <0x11240000 0x00010000 0x10000e84 0x00000002>;
            interrupts = <0x00000000 0x00000050 0x00000008>;
            status = "okay";
            clocks = <0x00000002 0x0000000f>;
            clock-names = "MSDC1-CLOCK";
            clk_src = [02];
            bus-width = <0x00000004>;
            max-frequency = <0x0bebc200>;
            msdc-sys-suspend;
            cap-sd-highspeed;
            sd-uhs-sdr12;
            sd-uhs-sdr25;
            sd-uhs-sdr50;
            sd-uhs-sdr104;
            sd-uhs-ddr50;
            pinctl = <0x00000006>;
            pinctl_sdr104 = <0x00000007>;
            pinctl_sdr50 = <0x00000008>;
            pinctl_ddr50 = <0x00000009>;
            register_setting = <0x0000000a>;
            host_function = [01];
            cd_level = [00];
            cd-gpios = <0x0000000b 0x00000005 0x00000000>;
            non-removable;
        };
        msdc2@11250000 {
            compatible = "mediatek,mt6735-mmc";
            reg = <0x11250000 0x00010000 0x10000e84 0x00000002>;
            interrupts = <0x00000000 0x00000051 0x00000008>;
            status = "disabled";
            clocks = <0x00000002 0x00000010>;
            clock-names = "MSDC2-CLOCK";
        };
        msdc3@11260000 {
            compatible = "mediatek,mt6735-mmc";
            reg = <0x11260000 0x00010000 0x10000e84 0x00000002>;
            interrupts = <0x00000000 0x00000052 0x00000008>;
            status = "okay";
            clocks = <0x00000002 0x00000011>;
            clock-names = "MSDC3-CLOCK";
            clk_src = [02];
            bus-width = <0x00000004>;
            max-frequency = <0x02faf080>;
            cap-sd-highspeed;
            sd-uhs-sdr12;
            sd-uhs-sdr25;
            sd-uhs-sdr50;
            host_function = [02];
            non-removable;
        };
        default {
            compatible = "mediatek, msdc1_ins-eint";
            interrupt-parent = <0x0000000c>;
            interrupts = <0x00000005 0x00000008>;
            debounce = <0x00000005 0x000003e8>;
            status = "okay";
        };
    };
    lcm {
        compatible = "mediatek,lcm";
    };
    psci {
        compatible = "arm,psci";
        method = "smc";
        cpu_suspend = <0x84000001>;
        cpu_off = <0x84000002>;
        cpu_on = <0x84000003>;
        affinity_info = <0x84000004>;
    };
    mobicore {
        compatible = "trustonic,mobicore";
        interrupts = <0x00000000 0x000000f8 0x00000001>;
    };
    utos {
        compatible = "microtrust,utos";
        interrupts = <0x00000000 0x000000f4 0x00000001 0x00000000 0x000000f5 0x00000001 0x00000000 0x000000f6 0x00000001 0x00000000 0x000000fa 0x00000001 0x00000000 0x000000fb 0x00000001 0x00000000 0x000000fc 0x00000001 0x00000000 0x000000fd 0x00000001 0x00000000 0x000000ff 0x00000001>;
    };
    cpus {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        cpu@000 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000000>;
            enable-method = "mt-boot";
            cpu-idle-states = <0x0000000d 0x0000000d 0x0000000e 0x0000000e>;
            cpu-release-addr = <0x00000000 0x40000200>;
            clock-frequency = "M|m";
            linux,phandle = <0x0000000f>;
            phandle = <0x0000000f>;
        };
        cpu@001 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000001>;
            enable-method = "mt-boot";
            cpu-idle-states = <0x0000000d 0x0000000d 0x0000000e 0x0000000e>;
            cpu-release-addr = <0x00000000 0x40000200>;
            clock-frequency = "M|m";
            linux,phandle = <0x00000010>;
            phandle = <0x00000010>;
        };
        cpu@002 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000002>;
            enable-method = "mt-boot";
            cpu-idle-states = <0x0000000d 0x0000000d 0x0000000e 0x0000000e>;
            cpu-release-addr = <0x00000000 0x40000200>;
            clock-frequency = "M|m";
            linux,phandle = <0x00000011>;
            phandle = <0x00000011>;
        };
        cpu@003 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000003>;
            enable-method = "mt-boot";
            cpu-idle-states = <0x0000000d 0x0000000d 0x0000000e 0x0000000e>;
            cpu-release-addr = <0x00000000 0x40000200>;
            clock-frequency = "M|m";
            linux,phandle = <0x00000012>;
            phandle = <0x00000012>;
        };
        idle-states {
            entry-method = "arm,psci";
            cpu-sleep-0-0 {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x00010000>;
                entry-latency-us = <0x00000258>;
                exit-latency-us = <0x00000258>;
                min-residency-us = <0x000004b0>;
                linux,phandle = <0x0000000e>;
                phandle = <0x0000000e>;
            };
            cluster-sleep-0 {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010000>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                linux,phandle = <0x0000000d>;
                phandle = <0x0000000d>;
            };
        };
    };
    reserved-memory {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        atf-reserved-memory@43000000 {
            compatible = "mediatek,mt6735-atf-reserved-memory", "mediatek,mt6735m-atf-reserved-memory", "mediatek,mt6753-atf-reserved-memory";
            no-map;
            reg = <0x00000000 0x43000000 0x00000000 0x00030000>;
        };
        ram_console-reserved-memory@43f00000 {
            compatible = "mediatek,ram_console";
            reg = <0x00000000 0x43f00000 0x00000000 0x00010000>;
        };
        pstore-reserved-memory@43f10000 {
            compatible = "mediatek,pstore";
            reg = <0x00000000 0x43f10000 0x00000000 0x000e0000>;
        };
        minirdump-reserved-memory@43ff0000 {
            compatible = "mediatek,minirdump";
            reg = <0x00000000 0x43ff0000 0x00000000 0x00010000>;
        };
        reserve-memory-ccci_md1 {
            compatible = "mediatek,reserve-memory-ccci_md1";
            no-map;
            size = <0x00000000 0x03810000>;
            alignment = <0x00000000 0x02000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0xc0000000>;
        };
        consys-reserve-memory {
            compatible = "mediatek,consys-reserve-memory";
            no-map;
            size = <0x00000000 0x00100000>;
            alignment = <0x00000000 0x00200000>;
        };
        reserve-memory-ccci_md3 {
            compatible = "mediatek,reserve-memory-ccci_md3";
            no-map;
            size = <0x00000000 0x00b00000>;
            alignment = <0x00000000 0x02000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0xc0000000>;
        };
    };
    interrupt-controller@10220000 {
        compatible = "mediatek,mt6735-gic";
        #interrupt-cells = <0x00000003>;
        #address-cells = <0x00000000>;
        interrupt-controller;
        reg = <0x00000000 0x10221000 0x00000000 0x00001000 0x00000000 0x10222000 0x00000000 0x00001000 0x00000000 0x10200620 0x00000000 0x00001000>;
        mediatek,wdt_irq = <0x000000a0>;
        linux,phandle = <0x00000001>;
        phandle = <0x00000001>;
        gic-cpuif@0 {
            compatible = "arm,gic-cpuif";
            cpuif-id = <0x00000000>;
            cpu = <0x0000000f>;
        };
        gic-cpuif@1 {
            compatible = "arm,gic-cpuif";
            cpuif-id = <0x00000001>;
            cpu = <0x00000010>;
        };
        gic-cpuif@2 {
            compatible = "arm,gic-cpuif";
            cpuif-id = <0x00000002>;
            cpu = <0x00000011>;
        };
        gic-cpuif@3 {
            compatible = "arm,gic-cpuif";
            cpuif-id = <0x00000003>;
            cpu = <0x00000012>;
        };
    };
    clocks {
        clk_null {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x00000000>;
        };
        clk26m {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x018cba80>;
            linux,phandle = <0x0000003d>;
            phandle = <0x0000003d>;
        };
        clk32k {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x00007d00>;
        };
    };
    soc {
        compatible = "simple-bus";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
        topckgen@10210000 {
            compatible = "mediatek,mt6735-topckgen";
            reg = <0x10210000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x00000003>;
            phandle = <0x00000003>;
        };
        chipid@08000000 {
            compatible = "mediatek,chipid";
            reg = <0x08000000 0x00000004 0x08000004 0x00000004 0x08000008 0x00000004 0x0800000c 0x00000004>;
        };
        infrasys@10000000 {
            compatible = "mediatek,mt6735-infrasys";
            reg = <0x10000000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x00000019>;
            phandle = <0x00000019>;
        };
        scpsys@10000000 {
            compatible = "mediatek,mt6735-scpsys";
            reg = <0x10000000 0x00001000 0x10006000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x00000013>;
            phandle = <0x00000013>;
        };
        infracfg_ao@10000000 {
            compatible = "mediatek,infracfg_ao";
            reg = <0x10000000 0x00001000>;
        };
        pwrap@10001000 {
            compatible = "mediatek,PWRAP";
            reg = <0x10001000 0x00001000>;
            interrupts = <0x00000000 0x000000a3 0x00000004>;
        };
        perisys@10002000 {
            compatible = "mediatek,mt6735-perisys";
            reg = <0x10002000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x00000002>;
            phandle = <0x00000002>;
        };
        hacc@10008000 {
            compatible = "mediatek,hacc";
            reg = <0x10008000 0x00001000>;
            interrupts = <0x00000000 0x000000ae 0x00000008>;
        };
        pericfg@10002000 {
            compatible = "mediatek,pericfg";
            reg = <0x10002000 0x00001000>;
        };
        keypad@10003000 {
            compatible = "mediatek,mt6735-keypad";
            reg = <0x10003000 0x00001000>;
            interrupts = <0x00000000 0x000000a4 0x00000002>;
            mediatek,kpd-key-debounce = <0x00000400>;
            mediatek,kpd-sw-pwrkey = <0x00000074>;
            mediatek,kpd-hw-pwrkey = <0x00000008>;
            mediatek,kpd-sw-rstkey = <0x00000073>;
            mediatek,kpd-hw-rstkey = <0x00000011>;
            mediatek,kpd-use-extend-type = <0x00000000>;
            mediatek,kpd-hw-map-num = <0x00000048>;
            mediatek,kpd-hw-init-map = <0x00000072 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            mediatek,kpd-pwrkey-eint-gpio = <0x00000000>;
            mediatek,kpd-pwkey-gpio-din = <0x00000000>;
            mediatek,kpd-hw-dl-key0 = <0x00000011>;
            mediatek,kpd-hw-dl-key1 = <0x00000000>;
            mediatek,kpd-hw-dl-key2 = <0x00000008>;
            mediatek,kpd-hw-recovery-key = <0x00000011>;
            mediatek,kpd-hw-factory-key = <0x00000000>;
            status = "okay";
        };
        apxgpt@10004000 {
            compatible = "mediatek,mt6735-apxgpt";
            reg = <0x10004000 0x00001000>;
            interrupts = <0x00000000 0x00000098 0x00000008>;
            clock-frequency = <0x00c65d40>;
        };
        eintc@10005000 {
            compatible = "mediatek,mt-eic";
            reg = <0x10005000 0x00001000>;
            interrupts = <0x00000000 0x00000099 0x00000004>;
            #interrupt-cells = <0x00000002>;
            interrupt-controller;
            mediatek,max_eint_num = <0x000000d5>;
            mediatek,mapping_table_entry = <0x00000000>;
            linux,phandle = <0x0000000c>;
            phandle = <0x0000000c>;
            pmic@206 {
                compatible = "mediatek, pmic-eint";
                interrupt-parent = <0x0000000c>;
                interrupts = <0x000000ce 0x00000004>;
                debounce = <0x000000ce 0x000003e8>;
            };
            MD1_SIM1_HOT_PLUG_EINT@0 {
                compatible = "mediatek,MD1_SIM1_HOT_PLUG_EINT-eint";
                interrupts = <0x00000000 0x00000004>;
                debounce = <0x00000000 0x000186a0>;
                dedicated = <0x00000000 0x00000000>;
                src_pin = <0x00000000 0x00000001>;
                sockettype = <0x00000000 0x00000000>;
                status = "okay";
            };
            MD1_SIM2_HOT_PLUG_EINT@1 {
                compatible = "mediatek,MD1_SIM2_HOT_PLUG_EINT-eint";
                interrupts = <0x00000001 0x00000004>;
                debounce = <0x00000001 0x000186a0>;
                dedicated = <0x00000001 0x00000000>;
                src_pin = <0x00000001 0x00000002>;
                sockettype = <0x00000001 0x00000000>;
                status = "okay";
            };
        };
        sleep@10006000 {
            compatible = "mediatek,sleep";
            reg = <0x10006000 0x00001000>;
            interrupts = <0x00000000 0x000000a5 0x00000008 0x00000000 0x000000a6 0x00000008 0x00000000 0x000000a7 0x00000008 0x00000000 0x000000a8 0x00000008>;
        };
        mdcldma@1000A000 {
            compatible = "mediatek,mdcldma";
            reg = <0x1000a000 0x00001000 0x1000b000 0x00001000 0x1021a000 0x00001000 0x1021b000 0x00001000 0x1020a000 0x00001000 0x1020b000 0x00001000>;
            interrupts = <0x00000000 0x00000091 0x00000004 0x00000000 0x0000008c 0x00000008 0x00000000 0x000000dd 0x00000002>;
            mediatek,md_id = <0x00000000>;
            mediatek,cldma_capability = <0x00000006>;
            mediatek,md_smem_size = <0x00010000>;
            clocks = <0x00000013 0x00000001>;
            clock-names = "scp-sys-md1-main";
            pinctrl-names = "default", "vsram_output_low", "vsram_output_high", "RFIC0_01_mode", "RFIC0_04_mode";
            pinctrl-0 = <0x00000014>;
            pinctrl-1 = <0x00000015>;
            pinctrl-2 = <0x00000016>;
            pinctrl-3 = <0x00000017>;
            pinctrl-4 = <0x00000018>;
        };
        mcucfg@10200000 {
            compatible = "mediatek,mcucfg";
            reg = <0x10200000 0x00000200>;
            interrupts = <0x00000000 0x00000047 0x00000004>;
        };
        cpuxgpt@10200000 {
            compatible = "mediatek,mt6735-cpuxgpt";
            reg = <0x10200000 0x00001000>;
            interrupts = <0x00000000 0x00000040 0x00000004 0x00000000 0x00000041 0x00000004 0x00000000 0x00000042 0x00000004 0x00000000 0x00000043 0x00000004 0x00000000 0x00000044 0x00000004 0x00000000 0x00000045 0x00000004 0x00000000 0x00000046 0x00000004 0x00000000 0x00000047 0x00000004>;
        };
        lastpc@10200000 {
            compatible = "mediatek,mt6735-mcucfg";
            reg = <0x10200000 0x00000200>;
            interrupts = <0x00000000 0x00000047 0x00000004>;
        };
        emi@10203000 {
            compatible = "mediatek,emi";
            reg = <0x10203000 0x00001000>;
            interrupts = <0x00000000 0x00000088 0x00000004>;
        };
        sys_cirq@10204000 {
            compatible = "mediatek,mt6735-sys_cirq";
            reg = <0x10204000 0x00001000>;
            interrupts = <0x00000000 0x000000e7 0x00000008>;
            mediatek,cirq_num = <0x0000009f>;
            mediatek,spi_start_offset = <0x00000048>;
        };
        m4u@10205000 {
            cell-index = <0x00000000>;
            compatible = "mediatek,m4u";
            reg = <0x10205000 0x00001000>;
            interrupts = <0x00000000 0x00000092 0x00000008>;
            clocks = <0x00000019 0x00000009 0x0000001a 0x00000001 0x0000001a 0x00000002 0x0000001b 0x00000001 0x0000001b 0x00000002 0x0000001c 0x00000001 0x0000001d 0x00000002 0x0000001d 0x00000001>;
            clock-names = "infra_m4u", "smi_common", "m4u_disp0_smi_larb0", "m4u_vdec0_vdec", "m4u_vdec1_larb", "m4u_img_image_larb2_smi", "m4u_venc_venc", "m4u_venc_larb";
        };
        efusec@10206000 {
            compatible = "mediatek,efusec";
            reg = <0x10206000 0x00001000>;
        };
        devapc@10207000 {
            compatible = "mediatek,devapc";
            reg = <0x10207000 0x00001000>;
            interrupts = <0x00000000 0x00000086 0x00000008>;
            clocks = <0x00000019 0x00000005>;
            clock-names = "devapc-main";
        };
        bus_dbg@10208000 {
            compatible = "mediatek,bus_dbg-v1";
            reg = <0x10208000 0x00001000>;
            interrupts = <0x00000000 0x00000089 0x00000008>;
        };
        apmixedsys@10209000 {
            compatible = "mediatek,mt6735-apmixedsys";
            reg = <0x10209000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x0000003c>;
            phandle = <0x0000003c>;
        };
        apmixed@10209000 {
            compatible = "mediatek,apmixed";
            reg = <0x10209000 0x00001000>;
        };
        fhctl@10209f00 {
            compatible = "mediatek,fhctl";
            reg = <0x10209f00 0x00000100>;
        };
        dramc_nao@1020e000 {
            compatible = "mediatek,mt6735-dramc_nao";
            reg = <0x1020e000 0x00001000>;
        };
        cksys@10210000 {
            compatible = "mediatek,cksys";
            reg = <0x10210000 0x00001000>;
        };
        syscfg_pctl_a@10211000 {
            compatible = "mediatek,mt6735-pctl-a-syscfg", "syscon";
            reg = <0x00000000 0x009bceb8 0x00000000 0x000003e8>;
            linux,phandle = <0x0000001e>;
            phandle = <0x0000001e>;
        };
        pinctrl@10211000 {
            compatible = "mediatek,mt6735-pinctrl";
            reg = <0x00000000 0x009bceb8 0x00000000 0x000003e8>;
            mediatek,pctl-regmap = <0x0000001e>;
            pins-are-numbered;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            linux,phandle = <0x0000000b>;
            phandle = <0x0000000b>;
            8193ckgen_default {
                linux,phandle = <0x00000092>;
                phandle = <0x00000092>;
            };
            8193ckgen_gpio {
                linux,phandle = <0x00000093>;
                phandle = <0x00000093>;
                pins_cmd_dat {
                    pins = <0x00000000>;
                    slew-rate = <0x00000001>;
                    bias-pull-up = <0x00000000>;
                    output-high;
                };
            };
            8193ckgen_dpi {
                linux,phandle = <0x00000094>;
                phandle = <0x00000094>;
                pins_cmd_dat {
                    pins = <0x00000002>;
                };
            };
            ssw0default {
                linux,phandle = <0x00000076>;
                phandle = <0x00000076>;
            };
            ssw@1 {
                linux,phandle = <0x00000077>;
                phandle = <0x00000077>;
                pins_cmd0_dat {
                    pins = <0x00000805>;
                };
                pins_cmd1_dat {
                    pins = <0x00000904>;
                };
            };
            ssw@2 {
                linux,phandle = <0x00000078>;
                phandle = <0x00000078>;
                pins_cmd0_dat {
                    pins = <0x00000802>;
                };
                pins_cmd1_dat {
                    pins = <0x00000904>;
                };
            };
            ssw@3 {
                linux,phandle = <0x00000079>;
                phandle = <0x00000079>;
                pins_cmd0_dat {
                    pins = <0x0000a301>;
                    slew-rate = <0x00000001>;
                };
                pins_cmd1_dat {
                    pins = <0x0000a401>;
                    slew-rate = <0x00000001>;
                };
                pins_cmd2_dat {
                    pins = <0x0000a501>;
                    slew-rate = <0x00000000>;
                    bias-pull-up = <0x00000000>;
                };
                pins_cmd3_dat {
                    pins = <0x0000a001>;
                    slew-rate = <0x00000001>;
                };
                pins_cmd4_dat {
                    pins = <0x0000a101>;
                    slew-rate = <0x00000001>;
                };
                pins_cmd5_dat {
                    pins = <0x0000a201>;
                    slew-rate = <0x00000000>;
                    bias-pull-up = <0x00000000>;
                };
            };
            ssw@4 {
                linux,phandle = <0x0000007a>;
                phandle = <0x0000007a>;
                pins_cmd0_dat {
                    pins = <0x0000a304>;
                };
                pins_cmd1_dat {
                    pins = <0x0000a404>;
                };
                pins_cmd2_dat {
                    pins = <0x0000a504>;
                };
                pins_cmd3_dat {
                    pins = <0x0000a001>;
                };
                pins_cmd4_dat {
                    pins = <0x0000a101>;
                };
                pins_cmd5_dat {
                    pins = <0x0000a201>;
                };
            };
            vsram0default {
                linux,phandle = <0x00000014>;
                phandle = <0x00000014>;
            };
            vsram@1 {
                linux,phandle = <0x00000015>;
                phandle = <0x00000015>;
                pins_cmd_dat {
                    pins = <0x00008c00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            vsram@2 {
                linux,phandle = <0x00000016>;
                phandle = <0x00000016>;
                pins_cmd_dat {
                    pins = <0x00008c00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            clockbuf@1 {
                linux,phandle = <0x00000017>;
                phandle = <0x00000017>;
                pins_cmd0_dat {
                    pins = <0x00006e01>;
                };
                pins_cmd1_dat {
                    pins = <0x00006f01>;
                };
                pins_cmd2_dat {
                    pins = <0x00007001>;
                };
                pins_cmd3_dat {
                    pins = <0x00007101>;
                };
                pins_cmd4_dat {
                    pins = <0x00007201>;
                };
            };
            clockbuf@2 {
                linux,phandle = <0x00000018>;
                phandle = <0x00000018>;
                pins_cmd0_dat {
                    pins = <0x00006e04>;
                };
                pins_cmd1_dat {
                    pins = <0x00006f04>;
                };
                pins_cmd2_dat {
                    pins = <0x00007004>;
                };
                pins_cmd3_dat {
                    pins = <0x00007104>;
                };
                pins_cmd4_dat {
                    pins = <0x00007204>;
                };
            };
            uart0gpiodefault {
                linux,phandle = <0x00000021>;
                phandle = <0x00000021>;
            };
            uart0_rx_set@gpio74 {
                linux,phandle = <0x00000022>;
                phandle = <0x00000022>;
                pins_cmd_dat {
                    pins = <0x00004a01>;
                };
            };
            uart0_rx_clear@gpio74 {
                linux,phandle = <0x00000023>;
                phandle = <0x00000023>;
                pins_cmd_dat {
                    pins = <0x00004a00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            uart0_tx_set@gpio75 {
                linux,phandle = <0x00000024>;
                phandle = <0x00000024>;
                pins_cmd_dat {
                    pins = <0x00004b01>;
                };
            };
            uart0_tx_clear@gpio75 {
                linux,phandle = <0x00000025>;
                phandle = <0x00000025>;
                pins_cmd_dat {
                    pins = <0x00004b00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            uart1gpiodefault {
                linux,phandle = <0x00000026>;
                phandle = <0x00000026>;
            };
            uart1_rx_set@gpio76 {
                linux,phandle = <0x00000027>;
                phandle = <0x00000027>;
                pins_cmd_dat {
                    pins = <0x00004c01>;
                };
            };
            uart1_rx_clear@gpio76 {
                linux,phandle = <0x00000028>;
                phandle = <0x00000028>;
                pins_cmd_dat {
                    pins = <0x00004c00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            uart1_tx_set@gpio77 {
                linux,phandle = <0x00000029>;
                phandle = <0x00000029>;
                pins_cmd_dat {
                    pins = <0x00004d01>;
                };
            };
            uart1_tx_clear@gpio77 {
                linux,phandle = <0x0000002a>;
                phandle = <0x0000002a>;
                pins_cmd_dat {
                    pins = <0x00004d00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            uart2gpiodefault {
                linux,phandle = <0x0000002b>;
                phandle = <0x0000002b>;
            };
            uart2_rx_set@gpio57 {
                linux,phandle = <0x0000002c>;
                phandle = <0x0000002c>;
                pins_cmd_dat {
                    pins = <0x00003901>;
                };
            };
            uart2_rx_clear@gpio57 {
                linux,phandle = <0x0000002d>;
                phandle = <0x0000002d>;
                pins_cmd_dat {
                    pins = <0x00003900>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            uart2_tx_set@gpio58 {
                linux,phandle = <0x0000002e>;
                phandle = <0x0000002e>;
                pins_cmd_dat {
                    pins = <0x00003a01>;
                };
            };
            uart2_tx_clear@gpio58 {
                linux,phandle = <0x0000002f>;
                phandle = <0x0000002f>;
                pins_cmd_dat {
                    pins = <0x00003a00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            uart3gpiodefault {
                linux,phandle = <0x00000030>;
                phandle = <0x00000030>;
            };
            uart3_rx_set@gpio59 {
                linux,phandle = <0x00000031>;
                phandle = <0x00000031>;
                pins_cmd_dat {
                    pins = <0x00003b01>;
                };
            };
            uart3_rx_clear@gpio59 {
                linux,phandle = <0x00000032>;
                phandle = <0x00000032>;
                pins_cmd_dat {
                    pins = <0x00003b00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            uart3_tx_set@gpio60 {
                linux,phandle = <0x00000033>;
                phandle = <0x00000033>;
                pins_cmd_dat {
                    pins = <0x00003c01>;
                };
            };
            uart3_tx_clear@gpio60 {
                linux,phandle = <0x00000034>;
                phandle = <0x00000034>;
                pins_cmd_dat {
                    pins = <0x00003c00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            irtx_gpio_led_def@gpio19 {
                linux,phandle = <0x0000001f>;
                phandle = <0x0000001f>;
                pins_cmd_dat {
                    pins = <0x00001300>;
                    slew-rate = <0x00000001>;
                    bias-disable;
                    output-high;
                    input-schmitt-enable = <0x00000000>;
                };
            };
            irtx_gpio_led_set@gpio19 {
                linux,phandle = <0x00000020>;
                phandle = <0x00000020>;
                pins_cmd_dat {
                    pins = <0x00001302>;
                };
            };
            alspspincfg {
                linux,phandle = <0x0000008f>;
                phandle = <0x0000008f>;
                pins_cmd_dat {
                    pins = <0x00000100>;
                    slew-rate = <0x00000000>;
                    bias-pull-up = <0x00000000>;
                };
            };
            alspsdefaultcfg {
                linux,phandle = <0x0000008e>;
                phandle = <0x0000008e>;
            };
            gyropincfg {
                linux,phandle = <0x00000091>;
                phandle = <0x00000091>;
                pins_cmd_dat {
                    pins = <0x00004300>;
                    slew-rate = <0x00000000>;
                    bias-pull-down = <0x00000000>;
                };
            };
            gyrodefaultcfg {
                linux,phandle = <0x00000090>;
                phandle = <0x00000090>;
            };
            gsensorpincfg {
                linux,phandle = <0x0000008d>;
                phandle = <0x0000008d>;
                pins_cmd_dat {
                    pins = <0x00000800>;
                    slew-rate = <0x00000000>;
                    bias-pull-up = <0x00000000>;
                };
            };
            eint5default {
                linux,phandle = <0x0000006d>;
                phandle = <0x0000006d>;
            };
            eint@5 {
                linux,phandle = <0x0000006e>;
                phandle = <0x0000006e>;
                pins_cmd_dat {
                    pins = <0x00000600>;
                    slew-rate = <0x00000000>;
                    bias-disable;
                };
            };
            eint0default {
                linux,phandle = <0x00000067>;
                phandle = <0x00000067>;
            };
            eint@0 {
                linux,phandle = <0x00000068>;
                phandle = <0x00000068>;
                pins_cmd_dat {
                    pins = <0x00000a00>;
                    slew-rate = <0x00000000>;
                    bias-disable;
                };
            };
            eintoutput0 {
                linux,phandle = <0x00000069>;
                phandle = <0x00000069>;
                pins_cmd_dat {
                    pins = <0x00000a00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            eintoutput1 {
                linux,phandle = <0x0000006a>;
                phandle = <0x0000006a>;
                pins_cmd_dat {
                    pins = <0x00000a00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            rstoutput0 {
                linux,phandle = <0x0000006b>;
                phandle = <0x0000006b>;
                pins_cmd_dat {
                    pins = <0x00003e00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            rstoutput1 {
                linux,phandle = <0x0000006c>;
                phandle = <0x0000006c>;
                pins_cmd_dat {
                    pins = <0x00003e00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            audiodefault {
                linux,phandle = <0x0000003e>;
                phandle = <0x0000003e>;
            };
            pmicclkmode0 {
                linux,phandle = <0x0000003f>;
                phandle = <0x0000003f>;
                pins_cmd0_dat {
                    pins = <0x00008f00>;
                };
                pins_cmd1_dat {
                    pins = <0x00009000>;
                };
                pins_cmd2_dat {
                    pins = <0x00009100>;
                };
            };
            pmicclkmode1 {
                linux,phandle = <0x00000040>;
                phandle = <0x00000040>;
                pins_cmd0_dat {
                    pins = <0x00008f01>;
                };
                pins_cmd1_dat {
                    pins = <0x00009001>;
                };
                pins_cmd2_dat {
                    pins = <0x00009101>;
                };
            };
            audi2s1mode0 {
                linux,phandle = <0x00000041>;
                phandle = <0x00000041>;
                pins_cmd0_dat {
                    pins = <0x00004e00>;
                };
                pins_cmd1_dat {
                    pins = <0x00004f00>;
                };
                pins_cmd2_dat {
                    pins = <0x00005000>;
                };
            };
            audi2s1mode1 {
                linux,phandle = <0x00000042>;
                phandle = <0x00000042>;
                pins_cmd0_dat {
                    pins = <0x00004e01>;
                };
                pins_cmd1_dat {
                    pins = <0x00004f01>;
                };
                pins_cmd2_dat {
                    pins = <0x00005001>;
                };
            };
            audexamphigh {
                linux,phandle = <0x00000043>;
                phandle = <0x00000043>;
                pins_cmd_dat {
                    pins = <0x00008100>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            audexamplow {
                linux,phandle = <0x00000044>;
                phandle = <0x00000044>;
                pins_cmd_dat {
                    pins = <0x00008100>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            audexam2phigh {
                linux,phandle = <0x00000045>;
                phandle = <0x00000045>;
                pins_cmd_dat {
                    pins = <0x00008000>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            audexamp2low {
                linux,phandle = <0x00000046>;
                phandle = <0x00000046>;
                pins_cmd_dat {
                    pins = <0x00008000>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            audrcvspkhigh {
                linux,phandle = <0x00000047>;
                phandle = <0x00000047>;
                pins_cmd_dat {
                    pins = <0x00007800>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            audrcvspklow {
                linux,phandle = <0x00000048>;
                phandle = <0x00000048>;
                pins_cmd_dat {
                    pins = <0x00007800>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            cam0@0 {
                linux,phandle = <0x0000004f>;
                phandle = <0x0000004f>;
                pins_cmd_dat {
                    pins = <0x00002c00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            cam0@1 {
                linux,phandle = <0x00000050>;
                phandle = <0x00000050>;
                pins_cmd_dat {
                    pins = <0x00002c00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            cam0@2 {
                linux,phandle = <0x00000051>;
                phandle = <0x00000051>;
                pins_cmd_dat {
                    pins = <0x00000700>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            cam0@3 {
                linux,phandle = <0x00000052>;
                phandle = <0x00000052>;
                pins_cmd_dat {
                    pins = <0x00000700>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            cam1@0 {
                linux,phandle = <0x00000053>;
                phandle = <0x00000053>;
                pins_cmd_dat {
                    pins = <0x00000b00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            cam1@1 {
                linux,phandle = <0x00000054>;
                phandle = <0x00000054>;
                pins_cmd_dat {
                    pins = <0x00000b00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            cam1@2 {
                linux,phandle = <0x00000055>;
                phandle = <0x00000055>;
                pins_cmd_dat {
                    pins = <0x00000c00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            cam1@3 {
                linux,phandle = <0x00000056>;
                phandle = <0x00000056>;
                pins_cmd_dat {
                    pins = <0x00000c00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            cam@0 {
                linux,phandle = <0x00000057>;
                phandle = <0x00000057>;
                pins_cmd_dat {
                    pins = <0x00005200>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            cam@1 {
                linux,phandle = <0x00000058>;
                phandle = <0x00000058>;
                pins_cmd_dat {
                    pins = <0x00005200>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            flashlight@0 {
                linux,phandle = <0x00000059>;
                phandle = <0x00000059>;
                pins_cmd_dat {
                    pins = <0x00002a00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            flashlight@1 {
                linux,phandle = <0x0000005a>;
                phandle = <0x0000005a>;
                pins_cmd_dat {
                    pins = <0x00002a00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            flashlight@2 {
                linux,phandle = <0x0000005b>;
                phandle = <0x0000005b>;
                pins_cmd_dat {
                    pins = <0x00003700>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            flashlight@3 {
                linux,phandle = <0x0000005c>;
                phandle = <0x0000005c>;
                pins_cmd_dat {
                    pins = <0x00003700>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            flashlight@4 {
                linux,phandle = <0x0000005d>;
                phandle = <0x0000005d>;
                pins_cmd_dat {
                    pins = <0x00004e05>;
                };
            };
            camdefault {
                linux,phandle = <0x0000004e>;
                phandle = <0x0000004e>;
            };
            default {
                linux,phandle = <0x00000062>;
                phandle = <0x00000062>;
            };
            gpslna@0 {
                linux,phandle = <0x00000063>;
                phandle = <0x00000063>;
                pins_cmd_dat {
                    pins = <0x00004f00>;
                    slew-rate = <0x00000000>;
                    bias-disable;
                    output-low;
                };
            };
            gpslna@1 {
                linux,phandle = <0x00000064>;
                phandle = <0x00000064>;
                pins_cmd_dat {
                    pins = <0x00004f00>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            gpslna@2 {
                linux,phandle = <0x00000065>;
                phandle = <0x00000065>;
                pins_cmd_dat {
                    pins = <0x00004f00>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            mmc0@default {
                linux,phandle = <0x00000004>;
                phandle = <0x00000004>;
                pins_cmd {
                    drive-strength = [02];
                };
                pins_dat {
                    drive-strength = [02];
                };
                pins_clk {
                    drive-strength = [02];
                };
                pins_rst {
                    drive-strength = [02];
                };
                pins_ds {
                    drive-strength = [02];
                };
            };
            mmc0@register_default {
                dat0rddly = [00];
                dat1rddly = [00];
                dat2rddly = [00];
                dat3rddly = [00];
                dat4rddly = [00];
                dat5rddly = [00];
                dat6rddly = [00];
                dat7rddly = [00];
                datwrddly = [00];
                cmdrrddly = [00];
                cmdrddly = [00];
                cmd_edge = [01];
                rdata_edge = [01];
                wdata_edge = [01];
                ett-hs200-cells = <0x0000000c>;
                ett-hs200-default = <0x000000b0 0x00000380 0x00000000 0x000000b0 0x00007c00 0x00000000 0x000000b4 0x00000038 0x00000001 0x00000004 0x00000002 0x00000000 0x000000f0 0x001f0000 0x00000007 0x000000f0 0x07c00000 0x0000000b 0x000000b4 0x00000007 0x00000001 0x000000f0 0x0000001f 0x0000000b 0x00000004 0x00000400 0x00000000 0x000000f8 0x1f000000 0x00000007 0x000000f0 0x00001f00 0x00000009 0x00000004 0x00000004 0x00000000>;
                ett-hs400-cells = <0x00000008>;
                ett-hs400-default = <0x000000b0 0x00000380 0x00000000 0x000000b0 0x00007c00 0x00000000 0x00000188 0x0000007c 0x00000002 0x00000188 0x0001f000 0x00000010 0x000000b4 0x00000038 0x00000001 0x00000004 0x00000002 0x00000000 0x000000f0 0x001f0000 0x00000006 0x000000f0 0x07c00000 0x00000006>;
                linux,phandle = <0x00000005>;
                phandle = <0x00000005>;
            };
            mmc1@default {
                linux,phandle = <0x00000006>;
                phandle = <0x00000006>;
                pins_cmd {
                    drive-strength = [03];
                };
                pins_dat {
                    drive-strength = [03];
                };
                pins_clk {
                    drive-strength = [03];
                };
            };
            mmc1@sdr104 {
                linux,phandle = <0x00000007>;
                phandle = <0x00000007>;
                pins_cmd {
                    drive-strength = [02];
                };
                pins_dat {
                    drive-strength = [02];
                };
                pins_clk {
                    drive-strength = [03];
                };
            };
            mmc1@sdr50 {
                linux,phandle = <0x00000008>;
                phandle = <0x00000008>;
                pins_cmd {
                    drive-strength = [02];
                };
                pins_dat {
                    drive-strength = [02];
                };
                pins_clk {
                    drive-strength = [03];
                };
            };
            mmc1@ddr50 {
                linux,phandle = <0x00000009>;
                phandle = <0x00000009>;
                pins_cmd {
                    drive-strength = [02];
                };
                pins_dat {
                    drive-strength = [02];
                };
                pins_clk {
                    drive-strength = [03];
                };
            };
            mmc1@register_default {
                dat0rddly = [00];
                dat1rddly = [00];
                dat2rddly = [00];
                dat3rddly = [00];
                datwrddly = [00];
                cmdrrddly = [00];
                cmdrddly = [00];
                cmd_edge = [01];
                rdata_edge = [01];
                wdata_edge = [01];
                linux,phandle = <0x0000000a>;
                phandle = <0x0000000a>;
            };
            state_ven_high {
                linux,phandle = <0x0000006f>;
                phandle = <0x0000006f>;
                pins_cmd_dat {
                    pins = <0x00000400>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            state_ven_low {
                linux,phandle = <0x00000070>;
                phandle = <0x00000070>;
                pins_cmd_dat {
                    pins = <0x00000400>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            state_rst_high {
                linux,phandle = <0x00000071>;
                phandle = <0x00000071>;
                pins_cmd_dat {
                    pins = <0x00000300>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            state_rst_low {
                linux,phandle = <0x00000072>;
                phandle = <0x00000072>;
                pins_cmd_dat {
                    pins = <0x00000300>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            state_eint_high {
                linux,phandle = <0x00000073>;
                phandle = <0x00000073>;
                pins_cmd_dat {
                    pins = <0x00004100>;
                    slew-rate = <0x00000001>;
                    output-high;
                };
            };
            state_eint_low {
                linux,phandle = <0x00000074>;
                phandle = <0x00000074>;
                pins_cmd_dat {
                    pins = <0x00004100>;
                    slew-rate = <0x00000001>;
                    output-low;
                };
            };
            state_irq_init {
                linux,phandle = <0x00000075>;
                phandle = <0x00000075>;
                pins_cmd_dat {
                    pins = <0x00000200>;
                    slew-rate = <0x00000000>;
                    bias-pull-down = <0x00000000>;
                };
            };
            usb_default {
                linux,phandle = <0x00000036>;
                phandle = <0x00000036>;
            };
            iddig_irq_init {
                linux,phandle = <0x00000037>;
                phandle = <0x00000037>;
                pins_cmd_dat {
                    pins = <0x00000001>;
                    slew-rate = <0x00000000>;
                    bias-pull-up = <0x00000000>;
                };
            };
            drvvbus_init {
                linux,phandle = <0x00000038>;
                phandle = <0x00000038>;
                pins_cmd_dat {
                    pins = <0x00005300>;
                    slew-rate = <0x00000001>;
                    bias-pull-down = <0x00000000>;
                };
            };
            drvvbus_low {
                linux,phandle = <0x00000039>;
                phandle = <0x00000039>;
                pins_cmd_dat {
                    pins = <0x00005300>;
                    slew-rate = <0x00000001>;
                    output-low;
                    bias-pull-down = <0x00000000>;
                };
            };
            drvvbus_high {
                linux,phandle = <0x0000003a>;
                phandle = <0x0000003a>;
                pins_cmd_dat {
                    pins = <0x00005300>;
                    slew-rate = <0x00000001>;
                    output-high;
                    bias-pull-down = <0x00000000>;
                };
            };
        };
        gpio {
            compatible = "mediatek,gpio_usage_mapping";
            GPIO_SIM1_HOT_PLUG = <0x00000008>;
            GPIO_SIM2_HOT_PLUG = <0x00000009>;
            GPIO_CMDAT1 = <0x0000002b>;
            GPIO_SIM2_SCLK = <0x000000a0>;
            GPIO_SIM2_SRST = <0x000000a1>;
            GPIO_SIM2_SIO = <0x000000a2>;
            GPIO_SIM1_SCLK = <0x000000a3>;
            GPIO_SIM1_SRST = <0x000000a4>;
            GPIO_SIM1_SIO = <0x000000a5>;
        };
        gpio@10211000 {
            compatible = "mediatek,gpio";
            reg = <0x10211000 0x00001000>;
        };
        toprgu@10212000 {
            compatible = "mediatek,mt6735-rgu";
            reg = <0x10212000 0x00001000>;
            interrupts = <0x00000000 0x00000080 0x00000002>;
        };
        ddrphy@10213000 {
            compatible = "mediatek,mt6735-ddrphy";
            reg = <0x10213000 0x00001000>;
        };
        dramc@10214000 {
            compatible = "mediatek,mt6735-dramc";
            reg = <0x10214000 0x00001000>;
            clocks = <0x00000019 0x00000002>;
            clock-names = "infra-cqdma";
        };
        gcpu@10216000 {
            compatible = "mediatek,gcpu";
            reg = <0x10216000 0x00001000>;
            interrupts = <0x00000000 0x00000096 0x00000008>;
        };
        gce@10217000 {
            compatible = "mediatek,gce";
            reg = <0x10217000 0x00001000>;
            interrupts = <0x00000000 0x00000097 0x00000008 0x00000000 0x00000094 0x00000008>;
            disp_mutex_reg = <0x14014000 0x00001000>;
            g3d_config_base = <0x13000000 0x00000000 0xffff0000>;
            mmsys_config_base = <0x14000000 0x00000001 0xffff0000>;
            disp_dither_base = <0x14010000 0x00000002 0xffff0000>;
            mm_na_base = <0x14020000 0x00000003 0xffff0000>;
            imgsys_base = <0x15000000 0x00000004 0xffff0000>;
            vdec_gcon_base = <0x16000000 0x00000005 0xffff0000>;
            venc_gcon_base = <0x17000000 0x00000006 0xffff0000>;
            conn_peri_base = <0x18000000 0x00000007 0xffff0000>;
            topckgen_base = <0x10000000 0x00000008 0xffff0000>;
            kp_base = <0x10010000 0x00000009 0xffff0000>;
            scp_sram_base = <0x10020000 0x0000000a 0xffff0000>;
            infra_na3_base = <0x10030000 0x0000000b 0xffff0000>;
            infra_na4_base = <0x10040000 0x0000000c 0xffff0000>;
            scp_base = <0x10050000 0x0000000d 0xffff0000>;
            mcucfg_base = <0x10200000 0x0000000e 0xffff0000>;
            gcpu_base = <0x10210000 0x0000000f 0xffff0000>;
            usb0_base = <0x11200000 0x00000010 0xffff0000>;
            usb_sif_base = <0x11210000 0x00000011 0xffff0000>;
            audio_base = <0x11220000 0x00000012 0xffff0000>;
            msdc0_base = <0x11230000 0x00000013 0xffff0000>;
            msdc1_base = <0x11240000 0x00000014 0xffff0000>;
            msdc2_base = <0x11250000 0x00000015 0xffff0000>;
            msdc3_base = <0x11260000 0x00000016 0xffff0000>;
            pwm_sw_base = <0x1100e000 0x00000063 0xfffff000>;
            mdp_rdma0_sof = <0x00000000>;
            mdp_rsz0_sof = <0x00000001>;
            mdp_rsz1_sof = <0x00000002>;
            dsi0_te_event = <0x00000003>;
            mdp_wdma_sof = <0x00000004>;
            mdp_wrot_sof = <0x00000005>;
            disp_ovl0_sof = <0x00000006>;
            disp_rdma0_sof = <0x00000007>;
            disp_rdma1_sof = <0x00000008>;
            disp_wdma0_sof = <0x00000009>;
            disp_ccorr_sof = <0x0000000a>;
            disp_color_sof = <0x0000000b>;
            disp_aal_sof = <0x0000000c>;
            disp_gamma_sof = <0x0000000d>;
            disp_dither_sof = <0x0000000e>;
            disp_pwm0_sof = <0x00000010>;
            mdp_rdma0_frame_done = <0x00000011>;
            mdp_rsz0_frame_done = <0x00000012>;
            mdp_rsz1_frame_done = <0x00000013>;
            mdp_tdshp_frame_done = <0x00000014>;
            mdp_wdma_frame_done = <0x00000015>;
            mdp_wrot_write_frame_done = <0x00000016>;
            mdp_wrot_read_frame_done = <0x00000017>;
            disp_ovl0_frame_done = <0x00000018>;
            disp_rdma0_frame_done = <0x00000019>;
            disp_rdma1_frame_done = <0x0000001a>;
            disp_wdma0_frame_done = <0x0000001b>;
            disp_ccorr_frame_done = <0x0000001c>;
            disp_color_frame_done = <0x0000001d>;
            disp_aal_frame_done = <0x0000001e>;
            disp_gamma_frame_done = <0x0000001f>;
            disp_dither_frame_done = <0x00000020>;
            disp_dpi0_frame_done = <0x00000022>;
            stream_done_0 = <0x00000023>;
            stream_done_1 = <0x00000024>;
            stream_done_2 = <0x00000025>;
            stream_done_3 = <0x00000026>;
            stream_done_4 = <0x00000027>;
            stream_done_5 = <0x00000028>;
            stream_done_6 = <0x00000029>;
            stream_done_7 = <0x0000002a>;
            stream_done_8 = <0x0000002b>;
            stream_done_9 = <0x0000002c>;
            buf_underrun_event_0 = <0x0000002d>;
            buf_underrun_event_1 = <0x0000002e>;
            mdp_tdshp_sof = <0x0000002f>;
            isp_frame_done_p2_2 = <0x00000041>;
            isp_frame_done_p2_1 = <0x00000042>;
            isp_frame_done_p2_0 = <0x00000043>;
            isp_frame_done_p1_1 = <0x00000044>;
            isp_frame_done_p1_0 = <0x00000045>;
            camsv_2_pass1_done = <0x00000046>;
            camsv_1_pass1_done = <0x00000047>;
            seninf_cam1_2_3_fifo_full = <0x00000048>;
            seninf_cam0_fifo_full = <0x00000049>;
            venc_done = <0x00000081>;
            jpgenc_done = <0x00000082>;
            jpgdec_done = <0x00000083>;
            venc_mb_done = <0x00000084>;
            venc_128byte_cnt_done = <0x00000085>;
            apxgpt2_count = <0x10004028>;
            clocks = <0x00000019 0x00000002>;
            clock-names = "GCE";
        };
        cqdma@10217c00 {
            compatible = "mediatek,cqdma";
            reg = <0x10217c00 0x00000c00>;
            interrupts = <0x00000000 0x00000097 0x00000008>;
            nr_channel = <0x00000001>;
        };
        mcu_biu@10300000 {
            compatible = "mediatek,mt6735-mcu_biu";
            reg = <0x10300000 0x00008000>;
        };
        cpu_dbgapb@0x10810000 {
            compatible = "mediatek,mt6735-dbg_debug";
            num = <0x00000004>;
            reg = <0x10810000 0x00001000 0x10910000 0x00001000 0x10a10000 0x00001000 0x10b10000 0x00001000>;
        };
        adc_hw@11001000 {
            compatible = "mediatek,mt6735-auxadc";
            reg = <0x11001000 0x00001000>;
            interrupts = <0x00000000 0x0000004c 0x00000002>;
            clocks = <0x00000002 0x0000001c>;
            clock-names = "auxadc-main";
            adc_channel@ {
                compatible = "mediatek,adc_channel";
                mediatek,temperature0 = <0x00000000>;
                mediatek,temperature1 = <0x00000001>;
                mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x0000000c>;
                status = "okay";
            };
        };
        dbgapb_base@1011a000 {
            compatible = "mediatek,dbgapb_base";
            reg = <0x1011a000 0x00000100>;
        };
        dma@11000000 {
            compatible = "mediatek,ap_dma";
            reg = <0x11000000 0x00001000>;
            interrupts = <0x00000000 0x00000072 0x00000008>;
        };
        btif_tx@11000880 {
            compatible = "mediatek,btif_tx";
            reg = <0x11000880 0x00000080>;
            interrupts = <0x00000000 0x00000071 0x00000008>;
        };
        btif_rx@11000900 {
            compatible = "mediatek,btif_rx";
            reg = <0x11000900 0x00000080>;
            interrupts = <0x00000000 0x00000072 0x00000008>;
        };
        irtx@11011000 {
            compatible = "mediatek,irtx";
            reg = <0x11011000 0x00001000>;
            interrupts = <0x00000000 0x0000007c 0x00000004>;
            pwm_ch = <0x00000000>;
            clock-frequency = <0x018cba80>;
            clock-div = <0x00000001>;
            clocks = <0x00000002 0x0000001e>;
            clock-names = "clk-irtx-main";
            pinctrl-names = "irtx_gpio_default", "irtx_gpio_led_set";
            pinctrl-0 = <0x0000001f>;
            pinctrl-1 = <0x00000020>;
            status = "okay";
        };
        irtx-pwm {
            compatible = "mediatek,irtx-pwm";
            pwm_ch = <0x00000002>;
            pwm_data_invert = <0x00000000>;
        };
        irlearning-spi {
            compatible = "mediatek,irlearning-spi";
            spi_clock = <0x067f3540>;
            spi_data_invert = <0x00000000>;
            spi_cs_invert = <0x00000001>;
        };
        apuart0@11002000 {
            cell-index = <0x00000000>;
            compatible = "mediatek,mt6735-uart";
            reg = <0x11002000 0x00001000 0x11000380 0x00001000 0x11000400 0x00000080>;
            interrupts = <0x00000000 0x0000005b 0x00000008 0x00000000 0x00000067 0x00000008 0x00000000 0x00000068 0x00000008>;
            clock-frequency = <0x018cba80>;
            clock-div = <0x00000001>;
            clocks = <0x00000002 0x00000012 0x00000002 0x0000000d>;
            clock-names = "uart0-main", "uart-apdma";
            pinctrl-names = "uart0_gpio_default", "uart0_rx_set", "uart0_rx_clear", "uart0_tx_set", "uart0_tx_clear";
            pinctrl-0 = <0x00000021>;
            pinctrl-1 = <0x00000022>;
            pinctrl-2 = <0x00000023>;
            pinctrl-3 = <0x00000024>;
            pinctrl-4 = <0x00000025>;
            status = "okay";
        };
        apuart1@11003000 {
            cell-index = <0x00000001>;
            compatible = "mediatek,mt6735-uart";
            reg = <0x11003000 0x00001000 0x11000480 0x00000080 0x11000500 0x00000080>;
            interrupts = <0x00000000 0x0000005c 0x00000008 0x00000000 0x00000069 0x00000008 0x00000000 0x0000006a 0x00000008>;
            clock-frequency = <0x018cba80>;
            clock-div = <0x00000001>;
            clocks = <0x00000002 0x00000013>;
            clock-names = "uart1-main";
            pinctrl-names = "uart1_gpio_default", "uart1_rx_set", "uart1_rx_clear", "uart1_tx_set", "uart1_tx_clear";
            pinctrl-0 = <0x00000026>;
            pinctrl-1 = <0x00000027>;
            pinctrl-2 = <0x00000028>;
            pinctrl-3 = <0x00000029>;
            pinctrl-4 = <0x0000002a>;
            status = "okay";
        };
        apuart2@11004000 {
            cell-index = <0x00000002>;
            compatible = "mediatek,mt6735-uart";
            reg = <0x11004000 0x00001000 0x11000580 0x00000080 0x11000600 0x00000080>;
            interrupts = <0x00000000 0x0000005d 0x00000008 0x00000000 0x0000006b 0x00000008 0x00000000 0x0000006c 0x00000008>;
            clock-frequency = <0x018cba80>;
            clock-div = <0x00000001>;
            clocks = <0x00000002 0x00000014>;
            clock-names = "uart2-main";
            pinctrl-names = "uart2_gpio_default", "uart2_rx_set", "uart2_rx_clear", "uart2_tx_set", "uart2_tx_clear";
            pinctrl-0 = <0x0000002b>;
            pinctrl-1 = <0x0000002c>;
            pinctrl-2 = <0x0000002d>;
            pinctrl-3 = <0x0000002e>;
            pinctrl-4 = <0x0000002f>;
            status = "okay";
        };
        apuart3@11005000 {
            cell-index = <0x00000003>;
            compatible = "mediatek,mt6735-uart";
            reg = <0x11005000 0x00001000 0x11000680 0x00000080 0x11000700 0x00000080>;
            interrupts = <0x00000000 0x0000005e 0x00000008 0x00000000 0x0000006d 0x00000008 0x00000000 0x0000006e 0x00000008>;
            clock-frequency = <0x018cba80>;
            clock-div = <0x00000001>;
            clocks = <0x00000002 0x00000015>;
            clock-names = "uart3-main";
            pinctrl-names = "uart3_gpio_default", "uart3_rx_set", "uart3_rx_clear", "uart3_tx_set", "uart3_tx_clear";
            pinctrl-0 = <0x00000030>;
            pinctrl-1 = <0x00000031>;
            pinctrl-2 = <0x00000032>;
            pinctrl-3 = <0x00000033>;
            pinctrl-4 = <0x00000034>;
            status = "okay";
        };
        pwm@11006000 {
            compatible = "mediatek,pwm";
            reg = <0x11006000 0x00001000>;
            interrupts = <0x00000000 0x0000004d 0x00000008>;
            clocks = <0x00000002 0x0000000a 0x00000002 0x00000003 0x00000002 0x00000004 0x00000002 0x00000005 0x00000002 0x00000006 0x00000002 0x00000007>;
            clock-names = "PWM-main", "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main";
        };
        devapc_ao@10007000 {
            compatible = "mediatek,devapc_ao";
            reg = <0x10007000 0x00001000>;
        };
        i2c@11007000 {
            compatible = "mediatek,mt6735-i2c";
            cell-index = <0x00000000>;
            reg = <0x11007000 0x00001000>;
            interrupts = <0x00000000 0x00000054 0x00000008 0x00000000 0x00000063 0x00000008>;
            def_speed = <0x00000064>;
            clocks = <0x00000002 0x00000018 0x00000002 0x0000000d>;
            clock-names = "i2c0-main", "i2c0-dma";
            clock-frequency = <0x00003520>;
            clock-div = <0x00000001>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            camera_main@10 {
                compatible = "mediatek,camera_main";
                reg = <0x00000010>;
                status = "okay";
            };
            camera_main_af@0c {
                compatible = "mediatek,camera_main_af";
                reg = <0x0000000c>;
                status = "okay";
            };
            cam_cal_drv@50 {
                compatible = "mediatek,cam_cal_drv";
                reg = <0x00000050>;
                status = "okay";
            };
        };
        i2c@11008000 {
            compatible = "mediatek,mt6735-i2c";
            cell-index = <0x00000001>;
            reg = <0x11008000 0x00001000>;
            interrupts = <0x00000000 0x00000055 0x00000008 0x00000000 0x00000064 0x00000008>;
            def_speed = <0x00000064>;
            clocks = <0x00000002 0x00000019 0x00000002 0x0000000d>;
            clock-names = "i2c1-main", "i2c1-dma";
            clock-frequency = <0x00003520>;
            clock-div = <0x00000001>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            cap_touch@70 {
                compatible = "mediatek,cap_touch";
                reg = <0x00000070>;
                status = "okay";
            };
            i2c_lcd_bias@3e {
                compatible = "mediatek,i2c_lcd_bias";
                reg = <0x0000003e>;
                status = "okay";
            };
            cap_touch_s@20 {
                compatible = "mediatek,cap_touch_s";
                reg = <0x00000020>;
                status = "okay";
            };
        };
        spi@1100a000 {
            compatible = "mediatek,mt6735-spi";
            cell-index = <0x00000000>;
            spi-padmacro = <0x00000000>;
            reg = <0x1100a000 0x00001000>;
            interrupts = <0x00000000 0x00000076 0x00000008>;
            clocks = <0x00000002 0x0000001d>;
            clock-names = "spi-main";
            clock-frequency = <0x067f3540>;
            clock-div = <0x00000001>;
        };
        i2c@11009000 {
            compatible = "mediatek,mt6735-i2c";
            cell-index = <0x00000002>;
            reg = <0x11009000 0x00001000>;
            interrupts = <0x00000000 0x00000056 0x00000008 0x00000000 0x00000065 0x00000008>;
            def_speed = <0x00000064>;
            clocks = <0x00000002 0x0000001a 0x00000002 0x0000000d>;
            clock-names = "i2c2-main", "i2c2-dma";
            clock-frequency = <0x00003520>;
            clock-div = <0x00000001>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            camera_sub@3c {
                compatible = "mediatek,camera_sub";
                reg = <0x0000003c>;
                status = "okay";
            };
            msensor@0c {
                compatible = "mediatek,msensor";
                reg = <0x0000000c>;
                status = "okay";
            };
            gyro@68 {
                compatible = "mediatek,gyro";
                reg = <0x00000068>;
                status = "okay";
            };
            gsensor@0e {
                compatible = "mediatek,gsensor";
                reg = <0x0000000e>;
                status = "okay";
            };
            alsps@53 {
                compatible = "mediatek,alsps";
                reg = <0x00000053>;
                status = "okay";
            };
            nfc@28 {
                compatible = "mediatek,nfc";
                reg = <0x00000028>;
                status = "okay";
            };
            strobe_main@63 {
                compatible = "mediatek,strobe_main";
                reg = <0x00000063>;
                status = "okay";
            };
        };
        therm_ctrl@1100b000 {
            compatible = "mediatek,mt6735-therm_ctrl";
            reg = <0x1100b000 0x00001000>;
            interrupts = <0x00000000 0x0000004e 0x00000008>;
            clocks = <0x00000002 0x00000002>;
            clock-names = "therm-main";
        };
        ptp_fsm@1100b000 {
            compatible = "mediatek,ptp_fsm_v1";
            reg = <0x1100b000 0x00001000>;
            interrupts = <0x00000000 0x0000007d 0x00000008>;
        };
        btif@1100c000 {
            compatible = "mediatek,btif";
            reg = <0x1100c000 0x00001000>;
            interrupts = <0x00000000 0x0000005a 0x00000008>;
            clocks = <0x00000002 0x00000017 0x00000002 0x0000000d>;
            clock-names = "btifc", "apdmac";
        };
        apuart4@1100D000 {
            cell-index = <0x00000004>;
            compatible = "mediatek,mt6735-uart";
            reg = <0x1100d000 0x00001000 0x11000780 0x00000080 0x11000800 0x00000080>;
            interrupts = <0x00000000 0x0000005f 0x00000008 0x00000000 0x0000006f 0x00000008 0x00000000 0x00000070 0x00000008>;
            clock-frequency = <0x018cba80>;
            clock-div = <0x00000001>;
            clocks = <0x00000002 0x00000016>;
            clock-names = "uart4-main";
        };
        i2c@1100f000 {
            compatible = "mediatek,mt6735-i2c";
            cell-index = <0x00000003>;
            reg = <0x1100f000 0x00001000>;
            interrupts = <0x00000000 0x00000057 0x00000008 0x00000000 0x00000066 0x00000008>;
            def_speed = <0x00000064>;
            clocks = <0x00000002 0x0000001b 0x00000002 0x0000000d>;
            clock-names = "i2c3-main", "i2c3-dma";
            clock-frequency = <0x00003520>;
            clock-div = <0x00000001>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            ext_buck@6b {
                compatible = "mediatek,ext_buck";
                reg = <0x0000006b>;
                status = "okay";
            };
        };
        i2c@11010000 {
            compatible = "mediatek,mt6735-i2c";
            cell-index = <0x00000004>;
            reg = <0x00a7ffd0 0x00001000>;
            def_speed = <0x00000064>;
            clocks = <0x00000002 0x0000001b 0x00000002 0x0000000d>;
            clock-names = "i2c4-main", "i2c4-dma";
            clock-frequency = <0x00003520>;
            clock-div = <0x00000001>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
        };
        usb20@11200000 {
            compatible = "mediatek,mt6735-usb20";
            cell-index = <0x00000000>;
            reg = <0x11200000 0x00010000 0x11210000 0x00010000>;
            interrupts = <0x00000000 0x00000048 0x00000008>;
            mode = <0x00000002>;
            multipoint = <0x00000001>;
            num_eps = <0x00000010>;
            clocks = <0x00000002 0x0000000b>;
            clock-names = "usb0";
            vusb33-supply = <0x00000035>;
            iddig_gpio = <0x00000000 0x00000001>;
            drvvbus_gpio = <0x00000053 0x00000002>;
            pinctrl-names = "usb_default", "iddig_irq_init", "drvvbus_init", "drvvbus_low", "drvvbus_high";
            pinctrl-0 = <0x00000036>;
            pinctrl-1 = <0x00000037>;
            pinctrl-2 = <0x00000038>;
            pinctrl-3 = <0x00000039>;
            pinctrl-4 = <0x0000003a>;
            status = "okay";
        };
        audiosys@11220000 {
            compatible = "mediatek,mt6735-audiosys";
            reg = <0x11220000 0x00010000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x0000003b>;
            phandle = <0x0000003b>;
        };
        audio@11220000 {
            compatible = "mediatek,audio";
            reg = <0x11220000 0x00010000>;
            interrupts = <0x00000000 0x00000090 0x00000008>;
        };
        mt_soc_dl1_pcm@11220000 {
            compatible = "mediatek,mt-soc-dl1-pcm";
            reg = <0x11220000 0x00001000>;
            interrupts = <0x00000000 0x00000090 0x00000008>;
            clocks = <0x0000003b 0x00000001 0x0000003b 0x00000002 0x0000003b 0x00000008 0x0000003b 0x00000009 0x0000003b 0x00000007 0x0000003b 0x00000003 0x0000003b 0x00000004 0x0000003b 0x00000006 0x0000003b 0x00000005 0x0000003b 0x0000000a 0x00000019 0x00000006 0x00000003 0x00000019 0x00000003 0x0000001a 0x00000003 0x00000021 0x00000003 0x0000004b 0x00000003 0x00000012 0x00000003 0x00000033 0x0000003c 0x00000008 0x0000003c 0x00000009 0x0000003d>;
            clock-names = "aud_afe_clk", "aud_i2s_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tml_clk", "aud_infra_clk", "aud_mux1_clk", "aud_mux2_clk", "top_ad_apll1_clk", "top_whpll_audio_clk", "top_mux_audio_int", "top_sys_pll1_d4", "apmixed_apll1_clk", "apmixed_apll2_clk", "top_clk26m_clk";
            audclk-gpio = <0x0000008f 0x00000000>;
            audmiso-gpio = <0x00000090 0x00000000>;
            audmosi-gpio = <0x00000091 0x00000000>;
            vowclk-gpio = <0x00000094 0x00000000>;
            extspkamp-gpio = <0x00000075 0x00000000>;
            i2s1clk-gpio = <0x00000050 0x00000000>;
            i2s1dat-gpio = <0x0000004e 0x00000000>;
            i2s1mclk-gpio = <0x00000009 0x00000000>;
            i2s1ws-gpio = <0x0000004f 0x00000000>;
            pinctrl-names = "default", "audpmicclk-mode0", "audpmicclk-mode1", "audi2s1-mode0", "audi2s1-mode1", "extamp-pullhigh", "extamp-pulllow", "extamp2-pullhigh", "extamp2-pulllow", "rcvspk-pullhigh", "rcvspk-pulllow";
            pinctrl-0 = <0x0000003e>;
            pinctrl-1 = <0x0000003f>;
            pinctrl-2 = <0x00000040>;
            pinctrl-3 = <0x00000041>;
            pinctrl-4 = <0x00000042>;
            pinctrl-5 = <0x00000043>;
            pinctrl-6 = <0x00000044>;
            pinctrl-7 = <0x00000045>;
            pinctrl-8 = <0x00000046>;
            pinctrl-9 = <0x00000047>;
            pinctrl-10 = <0x00000048>;
            status = "okay";
        };
        mfgsys@13000000 {
            compatible = "mediatek,mt6735-mfgsys";
            reg = <0x13000000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x00000049>;
            phandle = <0x00000049>;
        };
        g3d_config@13000000 {
            compatible = "mediatek,g3d_config";
            reg = <0x13000000 0x00001000>;
        };
        mali@13040000 {
            compatible = "arm,malit720", "arm,mali-t72x", "arm,malit7xx", "arm,mali-midgard";
            reg = <0x13040000 0x00004000>;
            interrupts = <0x00000000 0x000000d4 0x00000008 0x00000000 0x000000d3 0x00000008 0x00000000 0x000000d2 0x00000008>;
            interrupt-names = "JOB", "MMU", "GPU";
            clock-frequency = <0x1ad27480>;
            clocks = <0x00000049 0x00000001 0x0000001a 0x00000001 0x00000013 0x00000005 0x00000013 0x00000004>;
            clock-names = "mfg-main", "mfg-smi-common", "mtcmos-mfg", "mtcmos-display";
        };
        mmsys@14000000 {
            compatible = "mediatek,mt6735-mmsys";
            reg = <0x14000000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x0000001a>;
            phandle = <0x0000001a>;
        };
        mmsys_config@14000000 {
            compatible = "mediatek,mmsys_config";
            reg = <0x14000000 0x00001000>;
            interrupts = <0x00000000 0x000000cd 0x00000008>;
            clocks = <0x0000001a 0x00000003>;
            clock-names = "CAM_MDP";
        };
        mdp_rdma@14001000 {
            compatible = "mediatek,mdp_rdma";
            reg = <0x14001000 0x00001000>;
            interrupts = <0x00000000 0x000000bb 0x00000008>;
            clocks = <0x0000001a 0x00000004>;
            clock-names = "MDP_RDMA";
        };
        mdp_rsz0@14002000 {
            compatible = "mediatek,mdp_rsz0";
            reg = <0x14002000 0x00001000>;
            interrupts = <0x00000000 0x000000bc 0x00000008>;
            clocks = <0x0000001a 0x00000005>;
            clock-names = "MDP_RSZ0";
        };
        mdp_rsz1@14003000 {
            compatible = "mediatek,mdp_rsz1";
            reg = <0x14003000 0x00001000>;
            interrupts = <0x00000000 0x000000bd 0x00000008>;
            clocks = <0x0000001a 0x00000006>;
            clock-names = "MDP_RSZ1";
        };
        mdp_wdma@14004000 {
            compatible = "mediatek,mdp_wdma";
            reg = <0x14004000 0x00001000>;
            interrupts = <0x00000000 0x000000bf 0x00000008>;
            clocks = <0x0000001a 0x00000008>;
            clock-names = "MDP_WDMA";
        };
        mdp_wrot@14005000 {
            compatible = "mediatek,mdp_wrot";
            reg = <0x14005000 0x00001000>;
            interrupts = <0x00000000 0x000000c0 0x00000008>;
            clocks = <0x0000001a 0x00000009>;
            clock-names = "MDP_WROT";
        };
        mdp_tdshp@14006000 {
            compatible = "mediatek,mdp_tdshp";
            reg = <0x14006000 0x00001000>;
            interrupts = <0x00000000 0x000000be 0x00000008>;
            clocks = <0x0000001a 0x00000007>;
            clock-names = "MDP_TDSHP";
        };
        dpi@14012000 {
            compatible = "mediatek,mt6735-dpi";
            reg = <0x14012000 0x00001000>;
            interrupts = <0x00000000 0x000000cc 0x00000008>;
        };
        dispsys@14007000 {
            compatible = "mediatek,mt6735-dispsys";
            reg = <0x14007000 0x00001000 0x00000000 0x00000000 0x14008000 0x00001000 0x14009000 0x00001000 0x1400a000 0x00001000 0x1400b000 0x00001000 0x1400c000 0x00001000 0x1400d000 0x00001000 0x1400e000 0x00001000 0x1400f000 0x00001000 0x00000000 0x00000000 0x1100e000 0x00001000 0x00000000 0x00000000 0x14014000 0x00001000 0x14011000 0x00001000 0x14012000 0x00001000 0x14000000 0x00001000 0x14015000 0x00001000 0x14016000 0x00001000 0x14017000 0x00001000 0x10206000 0x00001000 0x10210000 0x00001000 0x10211a70 0x0000000c 0x10211974 0x0000000c 0x10211b70 0x0000000c 0x10206044 0x0000000c 0x10206514 0x0000000c 0x10206558 0x0000000c 0x102100a0 0x00001000 0x10209270 0x00001000 0x10209274 0x00001000 0x00000000 0x00000000 0x10209000 0x00001000>;
            interrupts = <0x00000000 0x000000c1 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x000000c2 0x00000008 0x00000000 0x000000c3 0x00000008 0x00000000 0x000000c4 0x00000008 0x00000000 0x000000c5 0x00000008 0x00000000 0x000000c6 0x00000008 0x00000000 0x000000c7 0x00000008 0x00000000 0x000000c8 0x00000008 0x00000000 0x000000c9 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000075 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x000000ba 0x00000008 0x00000000 0x000000cb 0x00000008 0x00000000 0x000000cc 0x00000008 0x00000000 0x000000cd 0x00000008 0x00000000 0x000000b0 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008 0x00000000 0x00000000 0x00000008>;
            clocks = <0x0000001a 0x00000001 0x0000001a 0x00000002 0x0000001a 0x0000000b 0x0000001a 0x0000000c 0x0000001a 0x0000000d 0x0000001a 0x0000000e 0x0000001a 0x0000000f 0x0000001a 0x00000010 0x0000001a 0x00000011 0x0000001a 0x00000012 0x0000001a 0x00000013 0x0000001a 0x00000014 0x0000001a 0x00000015 0x0000001a 0x00000016 0x0000001a 0x00000017 0x00000002 0x00000001 0x00000003 0x00000016 0x0000003c 0x00000007 0x00000003 0x0000003c 0x00000003 0x0000003d 0x00000003 0x0000003e 0x00000003 0x0000004d 0x00000003 0x0000001d 0x00000003 0x00000045 0x00000003 0x0000003a 0x00000003 0x00000022 0x00000013 0x00000004>;
            clock-names = "DISP0_SMI_COMMON", "DISP0_SMI_LARB0", "DISP0_DISP_OVL0", "DISP0_DISP_RDMA0", "DISP0_DISP_RDMA1", "DISP0_DISP_WDMA0", "DISP0_DISP_COLOR", "DISP0_DISP_CCORR", "DISP0_DISP_AAL", "DISP0_DISP_GAMMA", "DISP0_DISP_DITHER", "DISP1_DSI_ENGINE", "DISP1_DSI_DIGITAL", "DISP1_DPI_ENGINE", "DISP1_DPI_PIXEL", "DISP_PWM", "MUX_DPI0", "TVDPLL", "TVDPLL_CK", "TVDPLL_D2", "TVDPLL_D4", "DPI_CK", "MUX_DISPPWM", "UNIVPLL2_D4", "SYSPLL4_D2_D8", "AD_SYS_26M_CK", "DISP_MTCMOS_CLK";
        };
        mhl@0 {
            compatible = "mediatek,sii8348-hdmi";
        };
        lcm_mode {
            compatible = "mediatek,lcm_mode";
        };
        smi_larb0@14015000 {
            compatible = "mediatek,smi_larb0";
            reg = <0x14015000 0x00001000>;
        };
        smi_common@14016000 {
            compatible = "mediatek,smi_common";
            reg = <0x14016000 0x00001000 0x14015000 0x00001000 0x16010000 0x00001000 0x15001000 0x00001000 0x17001000 0x00001000>;
            clocks = <0x0000001a 0x00000001 0x0000001a 0x00000002 0x0000001c 0x00000001 0x0000001b 0x00000001 0x0000001b 0x00000002 0x0000001d 0x00000001 0x0000001d 0x00000002 0x00000013 0x00000008 0x00000013 0x00000007 0x00000013 0x00000006 0x00000013 0x00000004>;
            clock-names = "smi-common", "smi-larb0", "img-larb2", "vdec0-vdec", "vdec1-larb", "venc-larb", "venc-venc", "mtcmos-ven", "mtcmos-vde", "mtcmos-isp", "mtcmos-dis";
        };
        met_smi@14016000 {
            compatible = "mediatek,met_smi";
            reg = <0x14016000 0x00001000 0x14015000 0x00001000 0x16010000 0x00001000 0x15001000 0x00001000 0x17001000 0x00001000>;
            clocks = <0x0000001a 0x00000001 0x0000001a 0x00000002 0x0000001c 0x00000001 0x0000001b 0x00000001 0x0000001b 0x00000002 0x0000001d 0x00000001 0x0000001d 0x00000002>;
            clock-names = "smi-common", "smi-larb0", "img-larb2", "vdec0-vdec", "vdec1-larb", "venc-larb", "venc-venc";
        };
        imgsys@15000000 {
            compatible = "mediatek,mt6735-imgsys";
            reg = <0x15000000 0x00001000>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x0000001c>;
            phandle = <0x0000001c>;
        };
        ispsys@15000000 {
            compatible = "mediatek,mt6735-ispsys";
            reg = <0x15004000 0x00009000 0x1500d000 0x00001000 0x15000000 0x00010000 0x10215000 0x00003000 0x10211000 0x00001000>;
            interrupts = <0x00000000 0x000000b7 0x00000008 0x00000000 0x000000b8 0x00000008 0x00000000 0x000000b9 0x00000008 0x00000000 0x000000ce 0x00000008 0x00000000 0x000000cf 0x00000008>;
            clocks = <0x00000013 0x00000004 0x00000013 0x00000006 0x0000001a 0x00000001 0x0000001c 0x00000002 0x0000001c 0x00000003 0x0000001c 0x00000004 0x0000001c 0x00000005 0x0000001c 0x00000006 0x0000001c 0x00000001>;
            clock-names = "CG_SCP_SYS_DIS", "CG_SCP_SYS_ISP", "CG_DISP0_SMI_COMMON", "CG_IMAGE_CAM_SMI", "CG_IMAGE_CAM_CAM", "CG_IMAGE_SEN_TG", "CG_IMAGE_SEN_CAM", "CG_IMAGE_CAM_SV", "CG_IMAGE_LARB2_SMI";
        };
        smi_larb2@15001000 {
            compatible = "mediatek,smi_larb2";
            reg = <0x15001000 0x00001000>;
            interrupts = <0x00000000 0x000000b2 0x00000008>;
        };
        kd_camera_hw1@15008000 {
            compatible = "mediatek,camera_hw";
            reg = <0x15008000 0x00001000>;
            vcama-supply = <0x0000004a>;
            vcamd-supply = <0x0000004b>;
            vcamaf-supply = <0x0000004c>;
            vcamio-supply = <0x0000004d>;
            clocks = <0x00000003 0x00000008 0x00000003 0x0000003f 0x00000003 0x00000044>;
            clock-names = "TOP_CAMTG_SEL", "TOP_UNIVPLL_D26", "TOP_UNIVPLL2_D2";
            vcama_main2-supply = <0x0000004a>;
            vcama_sub-supply = <0x0000004a>;
            vcamaf_main2-supply = <0x0000004c>;
            vcamaf_sub-supply = <0x0000004c>;
            vcamd_main2-supply = <0x0000004b>;
            vcamd_sub-supply = <0x0000004b>;
            vcamio_main2-supply = <0x0000004d>;
            vcamio_sub-supply = <0x0000004d>;
            status = "okay";
            pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam0_pnd0", "cam0_pnd1", "cam1_rst0", "cam1_rst1", "cam1_pnd0", "cam1_pnd1", "cam_ldo0_0", "cam_ldo0_1", "flashlight_enable_0", "flashlight_enable_1", "flashlight_mode_0", "flashlight_mode_1", "flashlight_mode_pwm";
            pinctrl-0 = <0x0000004e>;
            pinctrl-1 = <0x0000004f>;
            pinctrl-2 = <0x00000050>;
            pinctrl-3 = <0x00000051>;
            pinctrl-4 = <0x00000052>;
            pinctrl-5 = <0x00000053>;
            pinctrl-6 = <0x00000054>;
            pinctrl-7 = <0x00000055>;
            pinctrl-8 = <0x00000056>;
            pinctrl-9 = <0x00000057>;
            pinctrl-10 = <0x00000058>;
            pinctrl-11 = <0x00000059>;
            pinctrl-12 = <0x0000005a>;
            pinctrl-13 = <0x0000005b>;
            pinctrl-14 = <0x0000005c>;
            pinctrl-15 = <0x0000005d>;
        };
        kd_camera_hw2@15008000 {
            compatible = "mediatek,camera_hw2";
            reg = <0x15008000 0x00001000>;
        };
        fdvt@1500b000 {
            compatible = "mediatek,fdvt";
            reg = <0x1500b000 0x00001000>;
            interrupts = <0x00000000 0x000000d0 0x00000008>;
            clocks = <0x00000013 0x00000004 0x00000013 0x00000006 0x0000001a 0x00000001 0x0000001c 0x00000008>;
            clock-names = "FD-SCP_SYS_DIS", "FD-SCP_SYS_ISP", "FD-MM_DISP0_SMI_COMMON", "FD-IMG_IMAGE_FD";
        };
        vdecsys@16000000 {
            compatible = "mediatek,mt6735-vdecsys";
            reg = <0x16000000 0x00001000>;
            interrupts = <0x00000000 0x000000b3 0x00000008>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x0000001b>;
            phandle = <0x0000001b>;
        };
        c2k_sdio@0 {
            compatible = "mediatek,mt6735-c2k_sdio";
            interrupts = <0x00000000 0x000000e6 0x00000008>;
        };
        vdec_gcon@16000000 {
            compatible = "mediatek,mt6735-vdec_gcon";
            reg = <0x16000000 0x00001000>;
            interrupts = <0x00000000 0x000000b3 0x00000008>;
            clocks = <0x0000001a 0x00000001 0x0000001b 0x00000001 0x0000001b 0x00000002 0x0000001d 0x00000002 0x0000001d 0x00000001 0x00000003 0x00000006 0x00000003 0x00000032 0x00000003 0x00000033 0x00000013 0x00000007 0x00000013 0x00000008 0x00000013 0x00000004>;
            clock-names = "MT_CG_DISP0_SMI_COMMON", "MT_CG_VDEC0_VDEC", "MT_CG_VDEC1_LARB", "MT_CG_VENC_VENC", "MT_CG_VENC_LARB", "MT_CG_TOP_MUX_VDEC", "MT_CG_TOP_SYSPLL1_D2", "MT_CG_TOP_SYSPLL1_D4", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_SCP_SYS_DIS";
        };
        smi_larb1@16010000 {
            compatible = "mediatek,smi_larb1";
            reg = <0x16010000 0x00001000>;
            interrupts = <0x00000000 0x000000b1 0x00000008>;
        };
        vdec@16020000 {
            compatible = "mediatek,mt6735-vdec";
            reg = <0x16020000 0x00010000>;
            interrupts = <0x00000000 0x000000b3 0x00000008>;
        };
        vencsys@17000000 {
            compatible = "mediatek,mt6735-vencsys";
            reg = <0x17000000 0x00001000>;
            interrupts = <0x00000000 0x000000b4 0x00000008>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x0000001d>;
            phandle = <0x0000001d>;
        };
        venc_gcon@17000000 {
            compatible = "mediatek,mt6735-venc_gcon";
            reg = <0x17000000 0x00001000>;
            interrupts = <0x00000000 0x000000b4 0x00000008>;
        };
        smi_larb3@17001000 {
            compatible = "mediatek,smi_larb3";
            reg = <0x17001000 0x00001000>;
            interrupts = <0x00000000 0x000000ca 0x00000008>;
        };
        venc@17002000 {
            compatible = "mediatek,mt6735-venc";
            reg = <0x17002000 0x00001000>;
            interrupts = <0x00000000 0x000000b4 0x00000008>;
        };
        jpgenc@17003000 {
            compatible = "mediatek,jpgenc";
            reg = <0x17003000 0x00001000>;
            interrupts = <0x00000000 0x000000b5 0x00000008>;
            clocks = <0x00000013 0x00000004 0x0000001a 0x00000001 0x00000013 0x00000008 0x0000001d 0x00000001 0x0000001d 0x00000003>;
            clock-names = "disp-mtcmos", "disp-smi", "venc-mtcmos", "venc-larb", "venc-jpgenc";
        };
        jpgdec@17004000 {
            compatible = "mediatek,jpgdec";
            reg = <0x17004000 0x00001000>;
            interrupts = <0x00000000 0x000000d1 0x00000008>;
            clocks = <0x00000013 0x00000004 0x0000001a 0x00000001 0x00000013 0x00000008 0x0000001d 0x00000001 0x0000001d 0x00000004>;
            clock-names = "disp-mtcmos", "disp-smi", "venc-mtcmos", "venc-larb", "venc-jpgdec";
        };
        consys@18070000 {
            compatible = "mediatek,mt6735-consys";
            reg = <0x18070000 0x00000200 0x10212000 0x00000100 0x10000000 0x00002000 0x10006000 0x00001000>;
            interrupts = <0x00000000 0x000000e3 0x00000008 0x00000000 0x000000e1 0x00000008>;
            clocks = <0x00000013 0x00000003 0x00000019 0x0000000b>;
            clock-names = "conn", "bus";
            vcn18-supply = <0x0000005e>;
            vcn28-supply = <0x0000005f>;
            vcn33_bt-supply = <0x00000060>;
            vcn33_wifi-supply = <0x00000061>;
            pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
            pinctrl-0 = <0x00000062>;
            pinctrl-1 = <0x00000063>;
            pinctrl-2 = <0x00000064>;
            pinctrl-3 = <0x00000065>;
            status = "okay";
        };
        wifi@180F0000 {
            compatible = "mediatek,wifi";
            reg = <0x180f0000 0x0000005c>;
            interrupts = <0x00000000 0x000000e2 0x00000008>;
            clocks = <0x00000002 0x0000000d>;
            clock-names = "wifi-dma";
        };
        mdc2k@3a00b01c {
            compatible = "mediatek,mdc2k";
            reg = <0x3a00b01c 0x00000010 0x1021c800 0x00000300 0x1021d800 0x00000300>;
            interrupts = <0x00000000 0x000000e5 0x00000002>;
            clocks = <0x00000013 0x00000002>;
            clock-names = "scp-sys-md2-main";
        };
        mtkfb@7e000000 {
            compatible = "mediatek,mtkfb";
            reg = <0x7e000000 0x01000000>;
        };
        mt_soc_ul1_pcm {
            compatible = "mediatek,mt_soc_pcm_capture";
        };
        mt_soc_voice_md1 {
            compatible = "mediatek,mt_soc_pcm_voice_md1";
        };
        mt_soc_hdmi_pcm {
            compatible = "mediatek,mt_soc_pcm_hdmi";
        };
        mt_soc_uldlloopback_pcm {
            compatible = "mediatek,mt_soc_pcm_uldlloopback";
        };
        mt_soc_i2s0_pcm {
            compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
        };
        mt_soc_mrgrx_pcm {
            compatible = "mediatek,mt_soc_pcm_mrgrx";
        };
        mt_soc_mrgrx_awb_pcm {
            compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
        };
        mt_soc_fm_i2s_pcm {
            compatible = "mediatek,mt_soc_pcm_fm_i2s";
        };
        mt_soc_fm_i2s_awb_pcm {
            compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
        };
        mt_soc_i2s0dl1_pcm {
            compatible = "mediatek,mt_soc_pcm_dl1_i2s0Dl1";
        };
        mt_soc_dl1_awb_pcm {
            compatible = "mediatek,mt_soc_pcm_dl1_awb";
        };
        mt_soc_voice_md1_bt {
            compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
        };
        mt_soc_voip_bt_out {
            compatible = "mediatek,mt_soc_pcm_dl1_bt";
        };
        mt_soc_voip_bt_in {
            compatible = "mediatek,mt_soc_pcm_bt_dai";
        };
        mt_soc_tdmrx_pcm {
            compatible = "mediatek,mt_soc_tdm_capture";
        };
        mt_soc_fm_mrgtx_pcm {
            compatible = "mediatek,mt_soc_pcm_fmtx";
        };
        mt_soc_ul2_pcm {
            compatible = "mediatek,mt_soc_pcm_capture2";
        };
        mt_soc_i2s0_awb_pcm {
            compatible = "mediatek,mt_soc_pcm_i2s0_awb";
        };
        mt_soc_voice_md2 {
            compatible = "mediatek,mt_soc_pcm_voice_md2";
        };
        mt_soc_routing_pcm {
            compatible = "mediatek,mt_soc_pcm_routing";
            i2s1clk-gpio = <0x00000007 0x00000006>;
            i2s1dat-gpio = <0x00000005 0x00000006>;
            i2s1mclk-gpio = <0x00000009 0x00000006>;
            i2s1ws-gpio = <0x00000006 0x00000006>;
        };
        mt_soc_voice_md2_bt {
            compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
        };
        mt_soc_hp_impedance_pcm {
            compatible = "mediatek,Mt_soc_pcm_hp_impedance";
        };
        mt_soc_codec_name {
            compatible = "mediatek,mt_soc_codec_63xx";
        };
        mt_soc_dummy_pcm {
            compatible = "mediatek,mt_soc_pcm_dummy";
        };
        mt_soc_codec_dummy_name {
            compatible = "mediatek,mt_soc_codec_dummy";
        };
        mt_soc_routing_dai_name {
            compatible = "mediatek,mt_soc_dai_routing";
        };
        mt_soc_dai_name {
            compatible = "mediatek,mt_soc_dai_stub";
        };
        mt_soc_offload_gdma {
            compatible = "mediatek,mt_soc_pcm_offload_gdma";
        };
        mt_soc_dl2_pcm {
            compatible = "mediatek,mt_soc_pcm_dl2";
        };
        touch {
            compatible = "mediatek,mt6735-touch";
            interrupt-parent = <0x0000000c>;
            interrupts = <0x0000000a 0x00000008>;
            debounce = <0x0000000a 0x00000000>;
            status = "okay";
            vtouch-supply = <0x00000066>;
            tpd-resolution = <0x000002d0 0x00000500>;
            use-tpd-button = <0x00000000>;
            tpd-key-num = <0x00000003>;
            tpd-key-local = <0x0000008b 0x000000ac 0x0000009e 0x00000000>;
            tpd-key-dim-local = <0x0000005a 0x00000373 0x00000064 0x00000028 0x000000e6 0x00000373 0x00000064 0x00000028 0x00000172 0x00000373 0x00000064 0x00000028 0x00000000 0x00000000 0x00000000 0x00000000>;
            tpd-max-touch-num = <0x00000005>;
            tpd-filter-enable = <0x00000000>;
            tpd-filter-pixel-density = <0x0000007c>;
            tpd-filter-custom-prameters = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            tpd-filter-custom-speed = <0x00000000 0x00000000 0x00000000>;
            pinctrl-names = "default", "state_eint_as_int", "state_eint_output0", "state_eint_output1", "state_rst_output0", "state_rst_output1";
            pinctrl-0 = <0x00000067>;
            pinctrl-1 = <0x00000068>;
            pinctrl-2 = <0x00000069>;
            pinctrl-3 = <0x0000006a>;
            pinctrl-4 = <0x0000006b>;
            pinctrl-5 = <0x0000006c>;
        };
        touch_s {
            compatible = "mediatek,cap_touch_s";
        };
        accdet {
            compatible = "mediatek,mt6735-accdet";
            interrupt-parent = <0x0000000c>;
            interrupts = <0x00000006 0x00000008>;
            debounce = <0x00000006 0x0003e800>;
            status = "okay";
            accdet-mic-vol = <0x00000007>;
            headset-mode-setting = <0x00000500 0x00000200 0x00000001 0x000001f0 0x00000800 0x00000800 0x00000020>;
            accdet-plugout-debounce = <0x00000014>;
            accdet-mic-mode = <0x00000001>;
            headset-three-key-threshold = <0x00000000 0x00000050 0x000000dc 0x000001f4>;
            headset-four-key-threshold = <0x00000000 0x0000003a 0x00000079 0x000000c0 0x000001c2>;
            pinctrl-names = "default", "state_eint_as_int";
            pinctrl-0 = <0x0000006d>;
            pinctrl-1 = <0x0000006e>;
        };
        nfc {
            compatible = "mediatek,nfc-gpio-v2";
            gpio-ven = <0x00000004>;
            gpio-rst = <0x00000003>;
            gpio-eint = <0x00000001>;
            gpio-irq = <0x00000002>;
            interrupt-parent = <0x0000000c>;
            interrupts = <0x00000002 0x00000004>;
            debounce = <0x00000002 0x00000000>;
            status = "okay";
            pinctrl-names = "default", "ven_high", "ven_low", "rst_high", "rst_low", "eint_high", "eint_low", "irq_init";
            pinctrl-0 = <0x00000062>;
            pinctrl-1 = <0x0000006f>;
            pinctrl-2 = <0x00000070>;
            pinctrl-3 = <0x00000071>;
            pinctrl-4 = <0x00000072>;
            pinctrl-5 = <0x00000073>;
            pinctrl-6 = <0x00000074>;
            pinctrl-7 = <0x00000075>;
        };
        gps {
            compatible = "mediatek,mt3326-gps";
        };
        simswitch {
            compatible = "mediatek,sim_switch";
            pinctrl-names = "default", "hot_plug_mode1", "hot_plug_mode2", "two_sims_bound_to_md1", "sim1_md3_sim2_md1";
            pinctrl-0 = <0x00000076>;
            pinctrl-1 = <0x00000077>;
            pinctrl-2 = <0x00000078>;
            pinctrl-3 = <0x00000079>;
            pinctrl-4 = <0x0000007a>;
        };
        ccci_off {
            compatible = "mediatek,ccci_off";
            clocks = <0x00000013 0x00000001>;
            clock-names = "scp-sys-md1-main";
        };
        timer {
            compatible = "arm,armv8-timer";
            interrupts = <0x00000001 0x0000000d 0x00000008 0x00000001 0x0000000e 0x00000008 0x00000001 0x0000000b 0x00000008 0x00000001 0x0000000a 0x00000008>;
            clock-frequency = <0x00c65d40>;
        };
        mt_pmic_regulator {
            compatible = "mediatek,mt_pmic";
            buck_regulators {
                compatible = "mediatek,mt_pmic_buck_regulators";
                buck_vpa {
                    regulator-name = "vpa";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x0037b1d0>;
                    regulator-ramp-delay = <0x0000c350>;
                    regulator-enable-ramp-delay = <0x000000b4>;
                };
                buck_vproc {
                    regulator-name = "vproc";
                    regulator-min-microvolt = <0x000927c0>;
                    regulator-max-microvolt = <0x00154456>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x000000b4>;
                    regulator-always-on;
                    regulator-boot-on;
                };
                buck_vcore1 {
                    regulator-name = "vcore1";
                    regulator-min-microvolt = <0x000927c0>;
                    regulator-max-microvolt = <0x00154456>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x000000b4>;
                    regulator-always-on;
                    regulator-boot-on;
                };
                buck_vsys22 {
                    regulator-name = "vsys22";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x001e6c16>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x000000b4>;
                    regulator-always-on;
                    regulator-boot-on;
                };
                buck_vlte {
                    regulator-name = "vlte";
                    regulator-min-microvolt = <0x000927c0>;
                    regulator-max-microvolt = <0x00154456>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x000000b4>;
                    regulator-always-on;
                    regulator-boot-on;
                };
            };
            ldo_regulators {
                compatible = "mediatek,mt_pmic_ldo_regulators";
                ldo_vaux18 {
                    regulator-name = "vaux18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-boot-on;
                    linux,phandle = <0x0000007b>;
                    phandle = <0x0000007b>;
                };
                ldo_vtcxo_0 {
                    regulator-name = "vtcxo_0";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x0000006e>;
                    regulator-boot-on;
                    linux,phandle = <0x0000007c>;
                    phandle = <0x0000007c>;
                };
                ldo_vtcxo_1 {
                    regulator-name = "vtcxo_1";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x0000006e>;
                    linux,phandle = <0x0000007d>;
                    phandle = <0x0000007d>;
                };
                ldo_vaud28 {
                    regulator-name = "vaud28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-boot-on;
                    linux,phandle = <0x0000007e>;
                    phandle = <0x0000007e>;
                };
                ldo_vcn28 {
                    regulator-name = "vcn28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    linux,phandle = <0x0000005f>;
                    phandle = <0x0000005f>;
                };
                ldo_vcama {
                    regulator-name = "vcama";
                    regulator-min-microvolt = <0x0016e360>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x0000004a>;
                    phandle = <0x0000004a>;
                };
                ldo_vcn33_bt {
                    regulator-name = "vcn33_bt";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x0036ee80>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    linux,phandle = <0x00000060>;
                    phandle = <0x00000060>;
                };
                ldo_vcn33_wifi {
                    regulator-name = "vcn33_wifi";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x0036ee80>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    linux,phandle = <0x00000061>;
                    phandle = <0x00000061>;
                };
                ldo_vusb33 {
                    regulator-name = "vusb33";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-boot-on;
                    linux,phandle = <0x00000035>;
                    phandle = <0x00000035>;
                };
                ldo_vefuse {
                    regulator-name = "vefuse";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x002191c0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    linux,phandle = <0x0000007f>;
                    phandle = <0x0000007f>;
                };
                ldo_vsim1 {
                    regulator-name = "vsim1";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x00200b20>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x00000080>;
                    phandle = <0x00000080>;
                };
                ldo_vsim2 {
                    regulator-name = "vsim2";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x00200b20>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x00000081>;
                    phandle = <0x00000081>;
                };
                ldo_vemc_3v3 {
                    regulator-name = "vemc_3v3";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-boot-on;
                    linux,phandle = <0x00000082>;
                    phandle = <0x00000082>;
                };
                ldo_vmch {
                    regulator-name = "vmch";
                    regulator-min-microvolt = <0x002c4020>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    regulator-boot-on;
                    linux,phandle = <0x00000083>;
                    phandle = <0x00000083>;
                };
                ldo_vtref {
                    regulator-name = "vtref";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x000000f0>;
                    linux,phandle = <0x00000084>;
                    phandle = <0x00000084>;
                };
                ldo_vmc {
                    regulator-name = "vmc";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    regulator-boot-on;
                    linux,phandle = <0x00000085>;
                    phandle = <0x00000085>;
                };
                ldo_vcamaf {
                    regulator-name = "vcamaf";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x0000004c>;
                    phandle = <0x0000004c>;
                };
                ldo_vio28 {
                    regulator-name = "vio28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-boot-on;
                    linux,phandle = <0x00000086>;
                    phandle = <0x00000086>;
                };
                ldo_vgp1 {
                    regulator-name = "vgp1";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x00000066>;
                    phandle = <0x00000066>;
                };
                ldo_vibr {
                    regulator-name = "vibr";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x00000087>;
                    phandle = <0x00000087>;
                };
                ldo_vcamd {
                    regulator-name = "vcamd";
                    regulator-min-microvolt = <0x000dbba0>;
                    regulator-max-microvolt = <0x0016e360>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x0000004b>;
                    phandle = <0x0000004b>;
                };
                ldo_vrf18_0 {
                    regulator-name = "vrf18_0";
                    regulator-min-microvolt = <0x001bd8e8>;
                    regulator-max-microvolt = <0x001bd8e8>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    linux,phandle = <0x00000088>;
                    phandle = <0x00000088>;
                };
                ldo_vrf18_1 {
                    regulator-name = "vrf18_1";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x001bd8e8>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    linux,phandle = <0x00000089>;
                    phandle = <0x00000089>;
                };
                ldo_vio18 {
                    regulator-name = "vio18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-boot-on;
                    linux,phandle = <0x0000008a>;
                    phandle = <0x0000008a>;
                };
                ldo_vcn18 {
                    regulator-name = "vcn18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    linux,phandle = <0x0000005e>;
                    phandle = <0x0000005e>;
                };
                ldo_vcamio {
                    regulator-name = "vcamio";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    regulator-default-on = <0x00000000>;
                    status = "okay";
                    linux,phandle = <0x0000004d>;
                    phandle = <0x0000004d>;
                };
                ldo_vsram {
                    regulator-name = "vsram";
                    regulator-min-microvolt = <0x000aae60>;
                    regulator-max-microvolt = <0x0016caf6>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-boot-on;
                    linux,phandle = <0x0000008b>;
                    phandle = <0x0000008b>;
                };
                ldo_vm {
                    regulator-name = "vm";
                    regulator-min-microvolt = <0x0012ebc0>;
                    regulator-max-microvolt = <0x00177fa0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    regulator-boot-on;
                    linux,phandle = <0x0000008c>;
                    phandle = <0x0000008c>;
                };
            };
            regulators_supply {
                compatible = "mediatek,mt_pmic_regulator_supply";
                vaux18-supply = <0x0000007b>;
                vtcxo_0-supply = <0x0000007c>;
                vtcxo_1-supply = <0x0000007d>;
                vaud28-supply = <0x0000007e>;
                vefuse-supply = <0x0000007f>;
                vsim1-supply = <0x00000080>;
                vsim2-supply = <0x00000081>;
                vemc_3v3-supply = <0x00000082>;
                vmch-supply = <0x00000083>;
                vtref-supply = <0x00000084>;
                vmc-supply = <0x00000085>;
                vio28-supply = <0x00000086>;
                vibr-supply = <0x00000087>;
                vrf18_0-supply = <0x00000088>;
                vrf18_1-supply = <0x00000089>;
                vio18-supply = <0x0000008a>;
                vsram-supply = <0x0000008b>;
                vm-supply = <0x0000008c>;
            };
        };
        btcvsd@10000000 {
            compatible = "mediatek,audio_bt_cvsd";
            offset = <0x00000700 0x00000800 0x00000fd0 0x00000fd4 0x00000fd8>;
            reg = <0x10000000 0x00001000 0x18000000 0x00010000 0x18080000 0x00008000>;
            interrupts = <0x00000000 0x000000e4 0x00000008>;
        };
        bat_meter {
            compatible = "mediatek,bat_meter";
            r_bat_sense = <0x00000004>;
            r_i_sense = <0x00000004>;
            r_charger_1 = <0x0000014a>;
            r_charger_2 = <0x00000027>;
            temperature_t0 = <0x0000006e>;
            temperature_t1 = <0x00000000>;
            temperature_t2 = <0x00000019>;
            temperature_t3 = <0x00000032>;
            temperature_t = <0x000000ff>;
            fg_meter_resistance = <0x00000000>;
            q_max_pos_50 = <0x000005f3>;
            q_max_pos_25 = <0x000005d1>;
            q_max_pos_0 = <0x000004f8>;
            q_max_neg_10 = <0x000004a5>;
            q_max_pos_50_h_current = <0x000005e7>;
            q_max_pos_25_h_current = <0x000005b6>;
            q_max_pos_0_h_current = <0x00000332>;
            q_max_neg_10_h_current = <0x00000095>;
            oam_d5 = <0x00000001>;
            change_tracking_point = <0x00000001>;
            cust_tracking_point = <0x00000001>;
            cust_r_sense = <0x00000044>;
            cust_hw_cc = <0x00000000>;
            aging_tuning_value = <0x00000067>;
            cust_r_fg_offset = <0x00000000>;
            ocv_board_compesate = <0x00000000>;
            r_fg_board_base = <0x000003e8>;
            r_fg_board_slope = <0x000003e8>;
            car_tune_value = <0x00000056>;
            current_detect_r_fg = <0x0000000a>;
            minerroroffset = <0x000003e8>;
            fg_vbat_average_size = <0x00000012>;
            r_fg_value = <0x0000000a>;
            cust_poweron_delta_capacity_tolrance = <0x0000001e>;
            cust_poweron_low_capacity_tolrance = <0x00000005>;
            cust_poweron_max_vbat_tolrance = <0x0000005a>;
            cust_poweron_delta_vbat_tolrance = <0x0000001e>;
            cust_poweron_delta_hw_sw_ocv_capacity_tolrance = <0x0000000a>;
            fixed_tbat_25 = <0x00000000>;
            vbat_normal_wakeup = <0x00000e10>;
            vbat_low_power_wakeup = <0x00000dac>;
            normal_wakeup_period = <0x00001518>;
            low_power_wakeup_period = <0x0000012c>;
            close_poweroff_wakeup_period = <0x0000001e>;
            rbat_pull_up_r = <0x00004204>;
            rbat_pull_up_volt = <0x00000708>;
            batt_temperature_table_num = <0x00000011>;
            batt_temperature_table = <0xffffffec 0x00010a8d 0xfffffff1 0x0000d192 0xfffffff6 0x0000a60a 0xfffffffb 0x00008464 0x00000000 0x00006a53 0x00000005 0x00005605 0x0000000a 0x00004606 0x0000000f 0x00003952 0x00000014 0x00002f31 0x00000019 0x00002710 0x0000001e 0x0000207b 0x00000023 0x00001b24 0x00000028 0x000016ca 0x0000002d 0x00001335 0x00000032 0x00001041 0x00000037 0x00000dcf 0x0000003c 0x00000bc6>;
            battery_profile_t0_num = <0x00000064>;
            battery_profile_t0 = <0x00000000 0x00001002 0x00000002 0x00000fe5 0x00000003 0x00000fd5 0x00000005 0x00000fc8 0x00000007 0x00000fb7 0x00000008 0x00000f9d 0x0000000a 0x00000f79 0x0000000c 0x00000f6a 0x0000000d 0x00000f62 0x0000000f 0x00000f5c 0x00000011 0x00000f56 0x00000013 0x00000f4e 0x00000014 0x00000f46 0x00000016 0x00000f3d 0x00000017 0x00000f36 0x00000019 0x00000f2d 0x0000001b 0x00000f22 0x0000001d 0x00000f1a 0x0000001e 0x00000f10 0x00000020 0x00000f06 0x00000022 0x00000efe 0x00000023 0x00000ef6 0x00000025 0x00000eef 0x00000027 0x00000ee9 0x00000028 0x00000ee6 0x0000002a 0x00000ee0 0x0000002c 0x00000ede 0x0000002d 0x00000edb 0x0000002f 0x00000ed9 0x00000031 0x00000ed6 0x00000032 0x00000ed3 0x00000034 0x00000ed4 0x00000036 0x00000ed3 0x00000037 0x00000ed0 0x00000039 0x00000ed0 0x0000003b 0x00000ece 0x0000003c 0x00000ecd 0x0000003e 0x00000ecb 0x00000040 0x00000ec9 0x00000041 0x00000ec7 0x00000043 0x00000ec5 0x00000045 0x00000ec0 0x00000046 0x00000ebc 0x00000048 0x00000eb7 0x0000004a 0x00000eb3 0x0000004c 0x00000eae 0x0000004d 0x00000ea7 0x0000004f 0x00000e9e 0x00000051 0x00000e96 0x00000052 0x00000e8d 0x00000054 0x00000e87 0x00000056 0x00000e83 0x00000057 0x00000e80 0x00000059 0x00000e7b 0x0000005b 0x00000e76 0x0000005c 0x00000e70 0x0000005e 0x00000e5e 0x00000060 0x00000e3f 0x00000061 0x00000e1c 0x00000062 0x00000df7 0x00000062 0x00000dd1 0x00000063 0x00000dae 0x00000063 0x00000d90 0x00000064 0x00000d73 0x00000064 0x00000d5b 0x00000064 0x00000d43 0x00000064 0x00000d2d 0x00000064 0x00000d1d 0x00000064 0x00000d0d 0x00000064 0x00000d00 0x00000064 0x00000cf5 0x00000064 0x00000ceb 0x00000064 0x00000ce4 0x00000064 0x00000cdd 0x00000064 0x00000cd8 0x00000064 0x00000cd3 0x00000064 0x00000ccb 0x00000064 0x00000cc7 0x00000064 0x00000cc3 0x00000064 0x00000cbc 0x00000064 0x00000cb8 0x00000064 0x00000cb3 0x00000064 0x00000cab 0x00000064 0x00000ca7 0x00000064 0x00000ca1 0x00000064 0x00000c99 0x00000064 0x00000c92 0x00000064 0x00000c8e 0x00000064 0x00000c89 0x00000064 0x00000c82 0x00000064 0x00000c7c 0x00000064 0x00000c71 0x00000064 0x00000c63 0x00000064 0x00000c55 0x00000064 0x00000c46 0x00000064 0x00000c35 0x00000064 0x00000c2a 0x00000064 0x00000c17 0x00000064 0x00000c17 0x00000064 0x00000cc6>;
            battery_profile_t1_num = <0x00000064>;
            battery_profile_t1 = <0x00000000 0x00000fd0 0x00000002 0x00000fa8 0x00000003 0x00000f95 0x00000005 0x00000f89 0x00000006 0x00000f7e 0x00000008 0x00000f78 0x00000009 0x00000f74 0x0000000b 0x00000f6f 0x0000000d 0x00000f6c 0x0000000e 0x00000f65 0x00000010 0x00000f5f 0x00000011 0x00000f58 0x00000013 0x00000f52 0x00000014 0x00000f4a 0x00000016 0x00000f42 0x00000018 0x00000f3a 0x00000019 0x00000f34 0x0000001b 0x00000f2a 0x0000001c 0x00000f20 0x0000001e 0x00000f14 0x0000001f 0x00000f09 0x00000021 0x00000eff 0x00000023 0x00000ef7 0x00000024 0x00000ef0 0x00000026 0x00000eea 0x00000027 0x00000ee7 0x00000029 0x00000ee0 0x0000002a 0x00000edd 0x0000002c 0x00000edb 0x0000002e 0x00000ed6 0x0000002f 0x00000ed4 0x00000031 0x00000ed1 0x00000032 0x00000ed0 0x00000034 0x00000ece 0x00000035 0x00000ece 0x00000037 0x00000ecc 0x00000039 0x00000ecc 0x0000003a 0x00000ecb 0x0000003c 0x00000ecb 0x0000003d 0x00000ec9 0x0000003f 0x00000ec9 0x00000040 0x00000ec8 0x00000042 0x00000ec6 0x00000043 0x00000ec3 0x00000045 0x00000ec1 0x00000047 0x00000ebe 0x00000048 0x00000eb9 0x0000004a 0x00000eb6 0x0000004b 0x00000eb2 0x0000004d 0x00000eac 0x0000004e 0x00000ea4 0x00000050 0x00000e9e 0x00000052 0x00000e96 0x00000053 0x00000e8c 0x00000055 0x00000e82 0x00000056 0x00000e7c 0x00000058 0x00000e77 0x00000059 0x00000e75 0x0000005b 0x00000e73 0x0000005d 0x00000e70 0x0000005e 0x00000e69 0x00000060 0x00000e4e 0x00000061 0x00000e11 0x00000063 0x00000dcd 0x00000063 0x00000d93 0x00000064 0x00000d5a 0x00000064 0x00000d23 0x00000064 0x00000cf3 0x00000064 0x00000cc6 0x00000064 0x00000ca6 0x00000064 0x00000c88 0x00000064 0x00000c77 0x00000064 0x00000c64 0x00000064 0x00000c57 0x00000064 0x00000c4e 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41 0x00000064 0x00000c41>;
            battery_profile_t2_num = <0x00000064>;
            battery_profile_t2 = <0x00000000 0x00001045 0x00000001 0x00001035 0x00000003 0x00001028 0x00000004 0x00001019 0x00000005 0x0000100e 0x00000007 0x00001002 0x00000008 0x00000ff6 0x00000009 0x00000ff1 0x0000000b 0x00000fed 0x0000000c 0x00000fe3 0x0000000d 0x00000fcf 0x0000000f 0x00000fb9 0x00000010 0x00000fa6 0x00000011 0x00000f99 0x00000013 0x00000f8f 0x00000014 0x00000f87 0x00000015 0x00000f83 0x00000017 0x00000f80 0x00000018 0x00000f7c 0x00000019 0x00000f76 0x0000001b 0x00000f6d 0x0000001c 0x00000f67 0x0000001d 0x00000f5e 0x0000001f 0x00000f58 0x00000020 0x00000f50 0x00000022 0x00000f49 0x00000023 0x00000f42 0x00000024 0x00000f3a 0x00000026 0x00000f32 0x00000027 0x00000f26 0x00000028 0x00000f19 0x0000002a 0x00000f0d 0x0000002b 0x00000f03 0x0000002c 0x00000efc 0x0000002e 0x00000ef5 0x0000002f 0x00000ef0 0x00000030 0x00000eec 0x00000032 0x00000ee6 0x00000033 0x00000ee4 0x00000034 0x00000edf 0x00000036 0x00000edb 0x00000037 0x00000ed9 0x00000038 0x00000ed4 0x0000003a 0x00000ed2 0x0000003b 0x00000ecf 0x0000003c 0x00000ecd 0x0000003e 0x00000eca 0x0000003f 0x00000ec8 0x00000040 0x00000ec6 0x00000042 0x00000ec5 0x00000043 0x00000ec3 0x00000044 0x00000ec3 0x00000046 0x00000ec1 0x00000047 0x00000ebf 0x00000048 0x00000ebc 0x0000004a 0x00000eb9 0x0000004b 0x00000eb5 0x0000004c 0x00000eb1 0x0000004e 0x00000ead 0x0000004f 0x00000ea8 0x00000050 0x00000ea3 0x00000052 0x00000e9d 0x00000053 0x00000e95 0x00000054 0x00000e8c 0x00000056 0x00000e85 0x00000057 0x00000e7a 0x00000058 0x00000e71 0x0000005a 0x00000e6f 0x0000005b 0x00000e6e 0x0000005c 0x00000e6c 0x0000005e 0x00000e6a 0x0000005f 0x00000e64 0x00000061 0x00000e43 0x00000062 0x00000e03 0x00000063 0x00000daa 0x00000064 0x00000d13 0x00000064 0x00000c87 0x00000064 0x00000c5c 0x00000064 0x00000c38 0x00000064 0x00000c0f 0x00000064 0x00000bf7 0x00000064 0x00000be1 0x00000064 0x00000bd5 0x00000064 0x00000bd2 0x00000064 0x00000bcf 0x00000064 0x00000bbd 0x00000064 0x00000bb6 0x00000064 0x00000bb0 0x00000064 0x00000ba5 0x00000064 0x00000b9d 0x00000064 0x00000b9e 0x00000064 0x00000b9f 0x00000064 0x00000b90 0x00000064 0x00000b86 0x00000064 0x00000b85 0x00000064 0x00000b83 0x00000064 0x00000b80 0x00000064 0x00000b7b 0x00000064 0x00000b78 0x00000064 0x00000b73>;
            battery_profile_t3_num = <0x00000064>;
            battery_profile_t3 = <0x00000000 0x00001055 0x00000001 0x00001047 0x00000003 0x00001038 0x00000004 0x0000102b 0x00000005 0x0000101f 0x00000007 0x00001012 0x00000008 0x00001007 0x00000009 0x00000ffa 0x0000000b 0x00000fee 0x0000000c 0x00000fe3 0x0000000d 0x00000fd8 0x0000000e 0x00000fd1 0x00000010 0x00000fc4 0x00000011 0x00000fb6 0x00000012 0x00000faa 0x00000014 0x00000fa1 0x00000015 0x00000f9b 0x00000016 0x00000f92 0x00000018 0x00000f89 0x00000019 0x00000f81 0x0000001a 0x00000f77 0x0000001c 0x00000f70 0x0000001d 0x00000f67 0x0000001e 0x00000f5f 0x0000001f 0x00000f59 0x00000021 0x00000f50 0x00000022 0x00000f49 0x00000023 0x00000f42 0x00000025 0x00000f3b 0x00000026 0x00000f35 0x00000027 0x00000f2f 0x00000029 0x00000f27 0x0000002a 0x00000f1b 0x0000002b 0x00000f0b 0x0000002d 0x00000f00 0x0000002e 0x00000ef9 0x0000002f 0x00000ef3 0x00000030 0x00000eec 0x00000032 0x00000ee8 0x00000033 0x00000ee4 0x00000034 0x00000ee0 0x00000036 0x00000edb 0x00000037 0x00000ed8 0x00000038 0x00000ed5 0x0000003a 0x00000ed2 0x0000003b 0x00000ecf 0x0000003c 0x00000ecb 0x0000003e 0x00000ec9 0x0000003f 0x00000ec6 0x00000040 0x00000ec3 0x00000042 0x00000ec2 0x00000043 0x00000ec0 0x00000044 0x00000ebf 0x00000045 0x00000ebc 0x00000047 0x00000eb7 0x00000048 0x00000eaf 0x00000049 0x00000ea9 0x0000004b 0x00000ea7 0x0000004c 0x00000ea2 0x0000004d 0x00000e9e 0x0000004f 0x00000e99 0x00000050 0x00000e94 0x00000051 0x00000e91 0x00000053 0x00000e8c 0x00000054 0x00000e83 0x00000055 0x00000e7c 0x00000056 0x00000e73 0x00000058 0x00000e69 0x00000059 0x00000e61 0x0000005a 0x00000e60 0x0000005c 0x00000e60 0x0000005d 0x00000e5e 0x0000005e 0x00000e5c 0x00000060 0x00000e50 0x00000061 0x00000e23 0x00000062 0x00000de1 0x00000064 0x00000d7e 0x00000064 0x00000ccf 0x00000064 0x00000c45 0x00000064 0x00000c09 0x00000064 0x00000bde 0x00000064 0x00000bc4 0x00000064 0x00000ba6 0x00000064 0x00000ba0 0x00000064 0x00000b8c 0x00000064 0x00000b83 0x00000064 0x00000b7e 0x00000064 0x00000b78 0x00000064 0x00000b7b 0x00000064 0x00000b6e 0x00000064 0x00000b6d 0x00000064 0x00000b6a 0x00000064 0x00000b66 0x00000064 0x00000b5e 0x00000064 0x00000b58 0x00000064 0x00000b51 0x00000064 0x00000b4b 0x00000064 0x00000b41 0x00000064 0x00000b39 0x00000064 0x00000b3c>;
            r_profile_t0_num = <0x00000064>;
            r_profile_t0 = <0x00000361 0x00001002 0x00000361 0x00000fe5 0x0000037d 0x00000fd5 0x00000393 0x00000fc8 0x000003bb 0x00000fb7 0x000003ff 0x00000f9d 0x000004b0 0x00000f79 0x0000053a 0x00000f6a 0x0000055f 0x00000f62 0x0000056c 0x00000f5c 0x00000580 0x00000f56 0x0000058c 0x00000f4e 0x00000594 0x00000f46 0x0000058a 0x00000f3d 0x00000594 0x00000f36 0x0000058f 0x00000f2d 0x0000058a 0x00000f22 0x00000591 0x00000f1a 0x00000594 0x00000f10 0x00000594 0x00000f06 0x00000591 0x00000efe 0x0000058f 0x00000ef6 0x0000058c 0x00000eef 0x00000587 0x00000ee9 0x00000591 0x00000ee6 0x00000591 0x00000ee0 0x000005aa 0x00000ede 0x000005bc 0x00000edb 0x000005b9 0x00000ed9 0x000005cb 0x00000ed6 0x000005d0 0x00000ed3 0x000005e6 0x00000ed4 0x000005eb 0x00000ed3 0x000005fd 0x00000ed0 0x000005ff 0x00000ed0 0x0000060c 0x00000ece 0x00000607 0x00000ecd 0x0000061b 0x00000ecb 0x00000634 0x00000ec9 0x0000064a 0x00000ec7 0x00000659 0x00000ec5 0x00000668 0x00000ec0 0x00000675 0x00000ebc 0x0000067c 0x00000eb7 0x00000690 0x00000eb3 0x0000069a 0x00000eae 0x000006ae 0x00000ea7 0x000006c5 0x00000e9e 0x000006d1 0x00000e96 0x000006e5 0x00000e8d 0x000006fc 0x00000e87 0x00000715 0x00000e83 0x0000073d 0x00000e80 0x00000771 0x00000e7b 0x000007ad 0x00000e76 0x000007da 0x00000e70 0x00000820 0x00000e5e 0x0000084b 0x00000e3f 0x000007f3 0x00000e1c 0x00000797 0x00000df7 0x0000073d 0x00000dd1 0x000006ea 0x00000dae 0x00000695 0x00000d90 0x00000657 0x00000d73 0x0000060e 0x00000d5b 0x000005d5 0x00000d43 0x000005a8 0x00000d2d 0x00000573 0x00000d1d 0x00000558 0x00000d0d 0x0000053a 0x00000d00 0x00000517 0x00000cf5 0x00000512 0x00000ceb 0x000004ef 0x00000ce4 0x000004e5 0x00000cdd 0x000004ec 0x00000cd8 0x000004c9 0x00000cd3 0x000004d8 0x00000ccb 0x000004ae 0x00000cc7 0x000004bf 0x00000cc3 0x000004ae 0x00000cbc 0x000004b0 0x00000cb8 0x000004c2 0x00000cb3 0x000004cc 0x00000cab 0x00000472 0x00000ca7 0x000004ce 0x00000ca1 0x000004db 0x00000c99 0x00000483 0x00000c92 0x0000048d 0x00000c8e 0x00000415 0x00000c89 0x00000492 0x00000c82 0x0000049f 0x00000c7c 0x0000053c 0x00000c71 0x00000558 0x00000c63 0x0000058f 0x00000c55 0x000005af 0x00000c46 0x000005fd 0x00000c35 0x00000555 0x00000c2a 0x00000675 0x00000c17 0x00000675 0x00000c17 0x00000675 0x00000c17>;
            r_profile_t1_num = <0x00000064>;
            r_profile_t1 = <0x00000279 0x00000fd0 0x00000279 0x00000fa8 0x000002a6 0x00000f95 0x000002ad 0x00000f89 0x000002bc 0x00000f7e 0x000002c9 0x00000f78 0x000002d8 0x00000f74 0x000002ec 0x00000f6f 0x000002f1 0x00000f6c 0x000002fb 0x00000f65 0x000002fb 0x00000f5f 0x00000300 0x00000f58 0x0000030f 0x00000f52 0x00000307 0x00000f4a 0x0000030c 0x00000f42 0x00000316 0x00000f3a 0x00000316 0x00000f34 0x00000319 0x00000f2a 0x0000031e 0x00000f20 0x0000030a 0x00000f14 0x0000030a 0x00000f09 0x00000302 0x00000eff 0x0000030a 0x00000ef7 0x00000302 0x00000ef0 0x00000311 0x00000eea 0x0000031b 0x00000ee7 0x00000311 0x00000ee0 0x00000325 0x00000edd 0x0000032a 0x00000edb 0x0000032f 0x00000ed6 0x00000332 0x00000ed4 0x00000343 0x00000ed1 0x00000346 0x00000ed0 0x00000348 0x00000ece 0x00000361 0x00000ece 0x0000035f 0x00000ecc 0x00000370 0x00000ecc 0x0000037d 0x00000ecb 0x0000038c 0x00000ecb 0x000003a0 0x00000ec9 0x000003a5 0x00000ec9 0x000003c0 0x00000ec8 0x000003c5 0x00000ec6 0x000003de 0x00000ec3 0x000003eb 0x00000ec1 0x00000409 0x00000ebe 0x00000415 0x00000eb9 0x0000042e 0x00000eb6 0x0000044a 0x00000eb2 0x00000459 0x00000eac 0x00000479 0x00000ea4 0x000004a1 0x00000e9e 0x000004b8 0x00000e96 0x000004e0 0x00000e8c 0x0000050f 0x00000e82 0x00000535 0x00000e7c 0x0000057d 0x00000e77 0x000005b9 0x00000e75 0x00000618 0x00000e73 0x0000066b 0x00000e70 0x000006d1 0x00000e69 0x00000717 0x00000e4e 0x00000747 0x00000e11 0x00000730 0x00000dcd 0x00000698 0x00000d93 0x00000618 0x00000d5a 0x0000058a 0x00000d23 0x00000521 0x00000cf3 0x000004b0 0x00000cc6 0x0000044c 0x00000ca6 0x00000424 0x00000c88 0x000003d4 0x00000c77 0x000003e8 0x00000c64 0x000003bb 0x00000c57 0x0000036e 0x00000c4e 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41 0x000003c0 0x00000c41>;
            r_profile_t2_num = <0x00000064>;
            r_profile_t2 = <0x000000fa 0x00001045 0x000000fa 0x00001035 0x000000f3 0x00001028 0x000000f0 0x00001019 0x000000fa 0x0000100e 0x000000fa 0x00001002 0x000000f8 0x00000ff6 0x00000102 0x00000ff1 0x00000111 0x00000fed 0x00000116 0x00000fe3 0x00000107 0x00000fcf 0x00000109 0x00000fb9 0x00000107 0x00000fa6 0x0000010c 0x00000f99 0x00000107 0x00000f8f 0x0000010c 0x00000f87 0x0000011b 0x00000f83 0x00000120 0x00000f80 0x00000122 0x00000f7c 0x00000127 0x00000f76 0x00000120 0x00000f6d 0x00000127 0x00000f67 0x00000127 0x00000f5e 0x0000012a 0x00000f58 0x0000012a 0x00000f50 0x00000127 0x00000f49 0x0000012a 0x00000f42 0x0000012a 0x00000f3a 0x00000125 0x00000f32 0x0000011b 0x00000f26 0x0000010e 0x00000f19 0x000000ff 0x00000f0d 0x000000f3 0x00000f03 0x000000f0 0x00000efc 0x000000f0 0x00000ef5 0x000000ee 0x00000ef0 0x000000ee 0x00000eec 0x000000eb 0x00000ee6 0x000000f3 0x00000ee4 0x000000f5 0x00000edf 0x000000f5 0x00000edb 0x000000fd 0x00000ed9 0x000000f3 0x00000ed4 0x000000f8 0x00000ed2 0x000000fa 0x00000ecf 0x000000ff 0x00000ecd 0x000000fd 0x00000eca 0x00000102 0x00000ec8 0x00000102 0x00000ec6 0x00000104 0x00000ec5 0x00000102 0x00000ec3 0x00000109 0x00000ec3 0x0000010c 0x00000ec1 0x0000010e 0x00000ebf 0x00000109 0x00000ebc 0x00000109 0x00000eb9 0x00000111 0x00000eb5 0x00000111 0x00000eb1 0x0000010e 0x00000ead 0x00000113 0x00000ea8 0x00000116 0x00000ea3 0x00000116 0x00000e9d 0x00000116 0x00000e95 0x00000113 0x00000e8c 0x0000011d 0x00000e85 0x0000011d 0x00000e7a 0x00000111 0x00000e71 0x0000011d 0x00000e6f 0x0000012f 0x00000e6e 0x0000013e 0x00000e6c 0x00000154 0x00000e6a 0x0000016d 0x00000e64 0x00000170 0x00000e43 0x00000189 0x00000e03 0x000001ca 0x00000daa 0x0000023f 0x00000d13 0x0000042e 0x00000c87 0x000003a5 0x00000c5c 0x0000035f 0x00000c38 0x0000033e 0x00000c0f 0x000002c6 0x00000bf7 0x00000297 0x00000be1 0x00000280 0x00000bd5 0x0000023a 0x00000bd2 0x00000247 0x00000bcf 0x0000028f 0x00000bbd 0x0000023f 0x00000bb6 0x000002a3 0x00000bb0 0x00000276 0x00000ba5 0x00000299 0x00000b9d 0x00000262 0x00000b9e 0x00000210 0x00000b9f 0x000002a1 0x00000b90 0x000002bf 0x00000b86 0x0000024e 0x00000b85 0x000001d9 0x00000b83 0x000002b5 0x00000b80 0x000002d5 0x00000b7b 0x000001e3 0x00000b78 0x000001e0 0x00000b73>;
            r_profile_t3_num = <0x00000064>;
            r_profile_t3 = <0x0000008a 0x00001055 0x0000008a 0x00001047 0x0000008a 0x00001038 0x0000008c 0x0000102b 0x0000008c 0x0000101f 0x0000008f 0x00001012 0x0000008f 0x00001007 0x0000008f 0x00000ffa 0x0000008c 0x00000fee 0x0000008f 0x00000fe3 0x00000091 0x00000fd8 0x0000009b 0x00000fd1 0x00000099 0x00000fc4 0x0000009b 0x00000fb6 0x0000009b 0x00000faa 0x0000009b 0x00000fa1 0x000000a0 0x00000f9b 0x000000a3 0x00000f92 0x000000a3 0x00000f89 0x000000aa 0x00000f81 0x000000a3 0x00000f77 0x000000ad 0x00000f70 0x000000ad 0x00000f67 0x000000af 0x00000f5f 0x000000b4 0x00000f59 0x000000b2 0x00000f50 0x000000b2 0x00000f49 0x000000b4 0x00000f42 0x000000b4 0x00000f3b 0x000000be 0x00000f35 0x000000be 0x00000f2f 0x000000be 0x00000f27 0x000000b4 0x00000f1b 0x0000009e 0x00000f0b 0x00000091 0x00000f00 0x0000008f 0x00000ef9 0x0000008c 0x00000ef3 0x0000008a 0x00000eec 0x0000008a 0x00000ee8 0x0000008f 0x00000ee4 0x00000091 0x00000ee0 0x00000091 0x00000edb 0x00000091 0x00000ed8 0x00000096 0x00000ed5 0x00000099 0x00000ed2 0x00000099 0x00000ecf 0x0000009e 0x00000ecb 0x0000009b 0x00000ec9 0x000000a0 0x00000ec6 0x000000a0 0x00000ec3 0x000000a0 0x00000ec2 0x000000a3 0x00000ec0 0x000000a8 0x00000ebf 0x000000a3 0x00000ebc 0x0000009e 0x00000eb7 0x00000094 0x00000eaf 0x00000091 0x00000ea9 0x00000096 0x00000ea7 0x00000094 0x00000ea2 0x00000096 0x00000e9e 0x00000096 0x00000e99 0x00000094 0x00000e94 0x0000009b 0x00000e91 0x0000009e 0x00000e8c 0x00000096 0x00000e83 0x0000009b 0x00000e7c 0x00000099 0x00000e73 0x00000096 0x00000e69 0x0000008f 0x00000e61 0x00000096 0x00000e60 0x000000a0 0x00000e60 0x000000a8 0x00000e5e 0x000000b4 0x00000e5c 0x000000b4 0x00000e50 0x000000aa 0x00000e23 0x000000bc 0x00000de1 0x000000cd 0x00000d7e 0x0000012c 0x00000ccf 0x0000035a 0x00000c45 0x0000030f 0x00000c09 0x0000028d 0x00000bde 0x00000212 0x00000bc4 0x00000203 0x00000ba6 0x000001ca 0x00000ba0 0x000001f2 0x00000b8c 0x000001db 0x00000b83 0x000001b8 0x00000b7e 0x000001a9 0x00000b78 0x0000017f 0x00000b7b 0x0000019f 0x00000b6e 0x0000014a 0x00000b6d 0x00000140 0x00000b6a 0x00000145 0x00000b66 0x00000181 0x00000b5e 0x00000154 0x00000b58 0x00000161 0x00000b51 0x00000166 0x00000b4b 0x0000016d 0x00000b41 0x00000181 0x00000b39 0x00000140 0x00000b3c>;
        };
        BAT_NOTIFY {
            compatible = "mediatek,bat_notify";
        };
        bat_comm {
            compatible = "mediatek,battery";
            stop_charging_in_takling = <0x00000001>;
            talking_recharge_voltage = <0x00000ed8>;
            talking_sync_time = <0x0000003c>;
            mtk_temperature_recharge_support = <0x00000001>;
            max_charge_temperature = <0x00000032>;
            max_charge_temperature_minus_x_degree = <0x0000002f>;
            min_charge_temperature = <0x00000000>;
            min_charge_temperature_plus_x_degree = <0x00000006>;
            err_charge_temperature = <0x000000ff>;
            v_pre2cc_thres = <0x00000d48>;
            v_cc2topoff_thres = <0x00000fd2>;
            recharging_voltage = <0x0000100e>;
            charging_full_current = <0x00000064>;
            config_usb_if = <0x00000000>;
            usb_charger_current_suspend = <0x00000000>;
            usb_charger_current_unconfigured = <0x00001b58>;
            usb_charger_current_configured = <0x0000c350>;
            usb_charger_current = <0x0000c350>;
            ac_charger_current = <0x00013880>;
            non_std_ac_charger_current = <0x0000c350>;
            charging_host_charger_current = <0x0000fde8>;
            apple_0_5a_charger_current = <0x0000c350>;
            apple_1_0a_charger_current = <0x0000fde8>;
            apple_2_1a_charger_current = <0x00013880>;
            bat_low_temp_protect_enable = <0x00000000>;
            v_charger_enable = <0x00000000>;
            v_charger_max = <0x00001964>;
            v_charger_min = <0x00001130>;
            onehundred_percent_tracking_time = <0x0000000a>;
            npercent_tracking_time = <0x00000014>;
            sync_to_real_tracking_time = <0x0000003c>;
            v_0percent_tracking = <0x00000d7a>;
            high_battery_voltage_support = <0x00000000>;
        };
        dsi_te {
            compatible = "mediatek, dsi_te_1-eint";
            status = "disabled";
        };
    };
    vcorefs {
        compatible = "mediatek,mt6735-vcorefs";
        clocks = <0x00000003 0x00000001 0x00000003 0x00000030 0x00000003 0x00000033>;
        clock-names = "mux_axi", "syspll_d5", "syspll1_d4";
    };
    rf_clock_buffer {
        compatible = "mediatek,rf_clock_buffer";
        mediatek,clkbuf-quantity = <0x00000004>;
        mediatek,clkbuf-config = <0x00000002 0x00000001 0x00000001 0x00000001>;
        status = "okay";
    };
    hwmsensor {
        compatible = "mediatek,hwmsensor";
    };
    gsensor {
        compatible = "mediatek,gsensor";
        pinctrl-names = "pin_cfg";
        pinctrl-0 = <0x0000008d>;
        status = "okay";
    };
    als_ps {
        compatible = "mediatek,als_ps";
        pinctrl-names = "pin_default", "pin_cfg";
        pinctrl-0 = <0x0000008e>;
        pinctrl-1 = <0x0000008f>;
        status = "okay";
    };
    m_pkup_pl {
        compatible = "mediatek,m_pkup_pl";
    };
    m_acc_pl {
        compatible = "mediatek,m_acc_pl";
    };
    m_alsps_pl {
        compatible = "mediatek,m_alsps_pl";
    };
    m_batch_pl {
        compatible = "mediatek,m_batch_pl";
    };
    batchsensor {
        compatible = "mediatek,batchsensor";
    };
    gyroscope {
        compatible = "mediatek,gyroscope";
        interrupt-parent = <0x0000000c>;
        interrupts = <0x00000043 0x00000008>;
        debounce = <0x00000043 0x00000000>;
        status = "okay";
        pinctrl-names = "pin_default", "pin_cfg";
        pinctrl-0 = <0x00000090>;
        pinctrl-1 = <0x00000091>;
    };
    m_gyro_pl {
        compatible = "mediatek,m_gyro_pl";
    };
    barometer {
        compatible = "mediatek,barometer";
    };
    m_baro_pl {
        compatible = "mediatek,m_baro_pl";
    };
    msensor {
        compatible = "mediatek,msensor";
    };
    m_mag_pl {
        compatible = "mediatek,m_mag_pl";
    };
    orientation {
        compatible = "mediatek,orientation";
    };
    als {
        compatible = "mediatek, als-eint";
        interrupt-parent = <0x0000000c>;
        interrupts = <0x00000001 0x00000008>;
        debounce = <0x00000001 0x00000000>;
        status = "okay";
    };
    audio_switch {
        compatible = "mediatek,audio_switch";
    };
    gse_1 {
        compatible = "mediatek, gse_1-eint";
        interrupt-parent = <0x0000000c>;
        interrupts = <0x00000008 0x00000008>;
        debounce = <0x00000008 0x00000000>;
        status = "okay";
    };
    ext_buck_oc {
        compatible = "mediatek, ext_buck_oc-eint";
        status = "okay";
        interrupt-parent = <0x0000000c>;
        interrupts = <0x0000004e 0x00000004>;
        debounce = <0x0000004e 0x00000000>;
    };
    mt8193ckgen@0 {
        compatible = "mediatek,mt8193-ckgen";
        pinctrl-names = "default", "bus_switch_gpio", "bus_switch_dpi";
        pinctrl-0 = <0x00000092>;
        pinctrl-1 = <0x00000093>;
        pinctrl-2 = <0x00000094>;
        bus_switch_pin = <0x0000000b 0x00000000 0x00000000>;
        status = "okay";
    };
    multibridge {
        compatible = "mediatek,multibridge";
    };
    trusty {
        compatible = "android,trusty-smc-v1";
        ranges;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        irq {
            compatible = "android,trusty-irq-v1";
            ppi-interrupt-parent = <0x00000001>;
        };
        log {
            compatible = "android,trusty-log-v1";
        };
        virtio {
            compatible = "android,trusty-virtio-v1";
        };
        mtee {
            compatible = "mediatek,trusty-mtee-v1";
        };
    };
    lcm_params {
        compatible = "mediatek,lcm_params-hx8392a_dsi_cmd";
        lcm_params-types = <0x00000002 0x00000000 0x00000000 0x00000000>;
        lcm_params-resolution = <0x000002d0 0x00000500>;
        lcm_params-io_select_mode;
        lcm_params-dbi-port;
        lcm_params-dbi-clock_freq;
        lcm_params-dbi-data_width;
        lcm_params-dbi-data_format = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dbi-cpu_write_bits;
        lcm_params-dbi-io_driving_current;
        lcm_params-dbi-msb_io_driving_current;
        lcm_params-dbi-ctrl_io_driving_current;
        lcm_params-dbi-te_mode = <0x00000001>;
        lcm_params-dbi-te_edge_polarity = <0x00000000>;
        lcm_params-dbi-te_hs_delay_cnt;
        lcm_params-dbi-te_vs_width_cnt;
        lcm_params-dbi-te_vs_width_cnt_div;
        lcm_params-dbi-serial-params0 = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dbi-serial-params1 = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dbi-serial-params2 = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dbi-parallel-params0 = <0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dbi-parallel-params1 = <0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dpi-mipi_pll_clk_ref;
        lcm_params-dpi-mipi_pll_clk_div1;
        lcm_params-dpi-mipi_pll_clk_div2;
        lcm_params-dpi-mipi_pll_clk_fbk_div;
        lcm_params-dpi-dpi_clk_div;
        lcm_params-dpi-dpi_clk_duty;
        lcm_params-dpi-PLL_CLOCK;
        lcm_params-dpi-dpi_clock;
        lcm_params-dpi-ssc_disable;
        lcm_params-dpi-ssc_range;
        lcm_params-dpi-width;
        lcm_params-dpi-height;
        lcm_params-dpi-bg_width;
        lcm_params-dpi-bg_height;
        lcm_params-dpi-clk_pol;
        lcm_params-dpi-de_pol;
        lcm_params-dpi-vsync_pol;
        lcm_params-dpi-hsync_pol;
        lcm_params-dpi-hsync_pulse_width;
        lcm_params-dpi-hsync_back_porch;
        lcm_params-dpi-hsync_front_porch;
        lcm_params-dpi-vsync_pulse_width;
        lcm_params-dpi-vsync_back_porch;
        lcm_params-dpi-vsync_front_porch;
        lcm_params-dpi-format;
        lcm_params-dpi-rgb_order;
        lcm_params-dpi-is_serial_output;
        lcm_params-dpi-i2x_en;
        lcm_params-dpi-i2x_edge;
        lcm_params-dpi-embsync;
        lcm_params-dpi-lvds_tx_en;
        lcm_params-dpi-bit_swap;
        lcm_params-dpi-intermediat_buffer_num;
        lcm_params-dpi-io_driving_current;
        lcm_params-dpi-lsb_io_driving_current;
        lcm_params-dsi-mode = <0x00000000>;
        lcm_params-dsi-switch_mode = <0x00000001>;
        lcm_params-dsi-DSI_WMEM_CONTI;
        lcm_params-dsi-DSI_RMEM_CONTI;
        lcm_params-dsi-VC_NUM;
        lcm_params-dsi-lane_num = <0x00000004>;
        lcm_params-dsi-data_format = <0x00000000 0x00000000 0x00000000 0x00000002>;
        lcm_params-dsi-intermediat_buffer_num;
        lcm_params-dsi-ps = <0x00000002>;
        lcm_params-dsi-word_count;
        lcm_params-dsi-packet_size = <0x00000100>;
        lcm_params-dsi-vertical_sync_active;
        lcm_params-dsi-vertical_backporch;
        lcm_params-dsi-vertical_frontporch;
        lcm_params-dsi-vertical_frontporch_for_low_power;
        lcm_params-dsi-vertical_active_line;
        lcm_params-dsi-horizontal_sync_active;
        lcm_params-dsi-horizontal_backporch;
        lcm_params-dsi-horizontal_frontporch;
        lcm_params-dsi-horizontal_blanking_pixel;
        lcm_params-dsi-horizontal_active_pixel;
        lcm_params-dsi-horizontal_bllp;
        lcm_params-dsi-line_byte;
        lcm_params-dsi-horizontal_sync_active_byte;
        lcm_params-dsi-horizontal_backportch_byte;
        lcm_params-dsi-horizontal_frontporch_byte;
        lcm_params-dsi-rgb_byte;
        lcm_params-dsi-horizontal_sync_active_word_count;
        lcm_params-dsi-horizontal_backporch_word_count;
        lcm_params-dsi-horizontal_frontporch_word_count;
        lcm_params-dsi-HS_TRAIL;
        lcm_params-dsi-ZERO;
        lcm_params-dsi-HS_PRPR;
        lcm_params-dsi-LPX;
        lcm_params-dsi-TA_SACK;
        lcm_params-dsi-TA_GET;
        lcm_params-dsi-TA_SURE;
        lcm_params-dsi-TA_GO;
        lcm_params-dsi-CLK_TRAIL;
        lcm_params-dsi-CLK_ZERO;
        lcm_params-dsi-LPX_WAIT;
        lcm_params-dsi-CONT_DET;
        lcm_params-dsi-CLK_HS_PRPR;
        lcm_params-dsi-CLK_HS_POST;
        lcm_params-dsi-DA_HS_EXIT;
        lcm_params-dsi-CLK_HS_EXIT;
        lcm_params-dsi-pll_select;
        lcm_params-dsi-pll_div1;
        lcm_params-dsi-pll_div2;
        lcm_params-dsi-fbk_div;
        lcm_params-dsi-fbk_sel;
        lcm_params-dsi-rg_bir;
        lcm_params-dsi-rg_bic;
        lcm_params-dsi-rg_bp;
        lcm_params-dsi-pll_clock = <0x000000c8>;
        lcm_params-dsi-dsi_clock;
        lcm_params-dsi-ssc_disable;
        lcm_params-dsi-ssc_range;
        lcm_params-dsi-compatibility_for_nvk;
        lcm_params-dsi-cont_clock;
        lcm_params-dsi-ufoe_enable;
        lcm_params-dsi-ufoe_params = <0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dsi-edp_panel;
        lcm_params-dsi-customization_esd_check_enable = <0x00000000>;
        lcm_params-dsi-esd_check_enable = <0x00000001>;
        lcm_params-dsi-lcm_int_te_monitor;
        lcm_params-dsi-lcm_int_te_period;
        lcm_params-dsi-lcm_ext_te_monitor;
        lcm_params-dsi-lcm_ext_te_enable;
        lcm_params-dsi-noncont_clock;
        lcm_params-dsi-noncont_clock_period;
        lcm_params-dsi-clk_lp_per_line_enable = <0x00000000>;
        lcm_params-dsi-lcm_esd_check_table0 = <0x00000053 0x00000001 0x00000024 0x00000000>;
        lcm_params-dsi-lcm_esd_check_table1;
        lcm_params-dsi-lcm_esd_check_table2;
        lcm_params-dsi-switch_mode_enable;
        lcm_params-dsi-dual_dsi_type;
        lcm_params-dsi-lane_swap_en;
        lcm_params-dsi-lane_swap0 = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dsi-lane_swap1 = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        lcm_params-dsi-vertical_vfp_lp;
        lcm_params-physical_width;
        lcm_params-physical_height;
        lcm_params-od_table_size;
        lcm_params-od_table;
    };
    lcm_ops {
        compatible = "mediatek,lcm_ops-hx8392a_dsi_cmd";
        init = <0x00000003 0x00000001 0x00000001 0x00000001 0x00000003 0x00000001 0x00000001 0x00000000 0x00000003 0x00000002 0x00000001 0x0000000a 0x00000003 0x00000001 0x00000001 0x00000001 0x00000003 0x00000002 0x00000001 0x00000014 0x00000004 0x00000005 0x00000002 0x00000011 0x00000000 0x00000003 0x00000002 0x00000001 0x00000078 0x00000004 0x00000005 0x00000005 0x000000b9 0x00000003 0x000000ff 0x00000083 0x00000092 0x00000003 0x00000002 0x00000001 0x0000000a 0x00000004 0x00000005 0x00000004 0x000000b0 0x00000002 0x00000001 0x00000008 0x00000004 0x00000005 0x00000013 0x000000ba 0x00000011 0x00000013 0x00000083 0x00000000 0x000000d6 0x000000c5 0x00000010 0x00000009 0x000000ff 0x0000000f 0x00000027 0x00000003 0x00000021 0x00000027 0x00000025 0x00000020 0x00000000 0x00000010 0x00000004 0x00000005 0x0000000f 0x000000b1 0x0000000d 0x0000007c 0x00000000 0x00000043 0x000000bb 0x00000000 0x0000001a 0x0000001a 0x0000002f 0x00000036 0x0000003f 0x0000003f 0x00000042 0x0000007a 0x00000004 0x00000005 0x0000000e 0x000000b2 0x0000000c 0x00000008 0x000000c8 0x00000006 0x00000018 0x00000004 0x00000084 0x00000000 0x000000ff 0x00000006 0x00000006 0x00000004 0x00000020 0x00000004 0x00000005 0x00000019 0x000000b4 0x00000017 0x00000000 0x00000000 0x00000005 0x0000000a 0x0000008f 0x00000006 0x0000000a 0x00000095 0x00000001 0x00000007 0x00000006 0x0000000c 0x00000002 0x00000008 0x00000008 0x00000021 0x00000004 0x00000002 0x00000008 0x00000001 0x00000004 0x0000001a 0x00000095 0x00000004 0x00000005 0x00000003 0x00000035 0x00000001 0x00000000 0x00000004 0x00000005 0x00000006 0x000000bf 0x00000004 0x00000005 0x00000060 0x00000002 0x00000000 0x00000004 0x00000005 0x00000003 0x000000b6 0x00000001 0x0000006a 0x00000004 0x00000005 0x00000003 0x00000036 0x00000001 0x00000008 0x00000004 0x00000005 0x00000004 0x000000c0 0x00000002 0x00000003 0x00000094 0x00000004 0x00000005 0x00000003 0x000000c2 0x00000001 0x00000008 0x00000004 0x00000005 0x00000006 0x000000c6 0x00000004 0x00000035 0x00000000 0x00000020 0x00000004 0x00000004 0x00000005 0x00000003 0x000000cc 0x00000001 0x00000009 0x00000004 0x00000005 0x00000003 0x000000d4 0x00000001 0x00000000 0x00000004 0x00000005 0x00000019 0x000000d5 0x00000017 0x00000000 0x00000001 0x00000004 0x00000000 0x00000001 0x00000067 0x00000089 0x000000ab 0x00000045 0x000000cc 0x000000cc 0x000000cc 0x00000000 0x00000010 0x00000054 0x000000ba 0x00000098 0x00000076 0x000000cc 0x000000cc 0x000000cc 0x00000000 0x00000000 0x00000004 0x00000005 0x00000019 0x000000d8 0x00000017 0x00000000 0x00000000 0x00000005 0x00000000 0x0000009a 0x00000000 0x00000002 0x00000095 0x00000001 0x00000007 0x00000006 0x00000000 0x00000008 0x00000008 0x00000000 0x0000001d 0x00000008 0x00000008 0x00000008 0x00000000 0x00000000 0x00000000 0x00000077 0x00000004 0x00000005 0x00000024 0x000000e0 0x00000022 0x00000000 0x00000012 0x00000019 0x00000033 0x00000036 0x0000003f 0x00000028 0x00000047 0x00000006 0x0000000c 0x0000000e 0x00000012 0x00000014 0x00000012 0x00000014 0x00000012 0x0000001a 0x00000000 0x00000012 0x00000019 0x00000033 0x00000036 0x0000003f 0x00000028 0x00000047 0x00000006 0x0000000c 0x0000000e 0x00000012 0x00000014 0x00000012 0x00000014 0x00000012 0x0000001a 0x00000004 0x00000005 0x00000024 0x000000e1 0x00000022 0x00000000 0x00000012 0x00000019 0x00000033 0x00000036 0x0000003f 0x00000028 0x00000047 0x00000006 0x0000000c 0x0000000e 0x00000012 0x00000014 0x00000012 0x00000014 0x00000012 0x0000001a 0x00000000 0x00000012 0x00000019 0x00000033 0x00000036 0x0000003f 0x00000028 0x00000047 0x00000006 0x0000000c 0x0000000e 0x00000012 0x00000014 0x00000012 0x00000014 0x00000012 0x0000001a 0x00000004 0x00000005 0x00000024 0x000000e2 0x00000022 0x00000000 0x00000012 0x00000019 0x00000033 0x00000036 0x0000003f 0x00000028 0x00000047 0x00000006 0x0000000c 0x0000000e 0x00000012 0x00000014 0x00000012 0x00000014 0x00000012 0x0000001a 0x00000000 0x00000012 0x00000019 0x00000033 0x00000036 0x0000003f 0x00000028 0x00000047 0x00000006 0x0000000c 0x0000000e 0x00000012 0x00000014 0x00000012 0x00000014 0x00000012 0x0000001a 0x00000004 0x00000005 0x00000003 0x0000003a 0x00000001 0x00000077 0x00000004 0x00000005 0x00000002 0x00000029 0x00000000>;
        compare_id = <0x00000004 0x00000004 0x00000005 0x00000001 0x00000000 0x00000037 0x00000001 0x00000000 0x00000004 0x00000007 0x00000003 0x000000f4 0x00000001 0x00000092>;
        suspend = <0x00000004 0x00000005 0x00000002 0x00000010 0x00000000 0x00000003 0x00000002 0x00000001 0x00000078>;
        backlight = <0x00000004 0x00000005 0x00000003 0x00000051 0x00000001 0x000000ff>;
    };
    memory@40000000 {
        device_type = "memory";
        reg = <0x00000000 0x40000000 0x00000000 0x1f000000>;
    };
    led@0 {
        compatible = "mediatek,red";
        led_mode = <0x00000000>;
        data = <0x00000001>;
        pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    led@1 {
        compatible = "mediatek,green";
        led_mode = <0x00000000>;
        data = <0x00000001>;
        pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    led@2 {
        compatible = "mediatek,blue";
        led_mode = <0x00000000>;
        data = <0x00000001>;
        pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    led@3 {
        compatible = "mediatek,jogball-backlight";
        led_mode = <0x00000000>;
        data = <0x00000001>;
        pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    led@4 {
        compatible = "mediatek,keyboard-backlight";
        led_mode = <0x00000000>;
        data = <0x00000001>;
        pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    led@5 {
        compatible = "mediatek,button-backlight";
        led_mode = <0x00000000>;
        data = <0x00000001>;
        pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    led@6 {
        compatible = "mediatek,lcd-backlight";
        led_mode = <0x00000005>;
        data = <0x00000001>;
        pwm_config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    vibrator@0 {
        compatible = "mediatek,vibrator";
        vib_timer = <0x00000019>;
        vib_limit = <0x00000009>;
        vib_vol = <0x00000005>;
    };
    cust_accel@0 {
        compatible = "mediatek,kxtj2_1009";
        i2c_num = <0x00000002>;
        i2c_addr = <0x0000000e 0x00000000 0x00000000 0x00000000>;
        direction = <0x00000004>;
        power_id = <0x0000ffff>;
        power_vol = <0x00000000>;
        firlen = <0x00000000>;
        is_batch_supported = <0x00000000>;
    };
    cust_alsps@0 {
        compatible = "mediatek,LTR_579";
        i2c_num = <0x00000002>;
        i2c_addr = <0x00000053 0x00000000 0x00000000 0x00000000>;
        polling_mode_ps = <0x00000000>;
        polling_mode_als = <0x00000001>;
        power_id = <0x0000ffff>;
        power_vol = <0x00000000>;
        als_level = <0x0000000a 0x0000001a 0x00000046 0x00000087 0x0000012c 0x000001f4 0x00000258 0x000004c4 0x000008fc 0x00001068 0x00001388 0x00002710 0x00003a98 0x00004e20 0x000061a8 0x0000ffff>;
        als_value = <0x00000000 0x00000014 0x00000032 0x00000064 0x000000c8 0x0000012c 0x000001f4 0x000003e8 0x000007d0 0x00000bb8 0x00001388 0x00002710 0x00004e20 0x00004e20 0x0000ffff 0x0000ffff 0x0000ffff>;
        ps_threshold_high = <0x000001f4>;
        ps_threshold_low = <0x000000c8>;
        is_batch_supported_ps = <0x00000000>;
        is_batch_supported_als = <0x00000000>;
    };
    cust_mag@0 {
        compatible = "mediatek,akm09911";
        i2c_num = <0x00000002>;
        i2c_addr = <0x0000000d 0x00000000 0x00000000 0x00000000>;
        direction = <0x00000004>;
        power_id = <0x0000ffff>;
        power_vol = <0x00000000>;
        is_batch_supported = <0x00000000>;
    };
    cust_gyro@0 {
        compatible = "mediatek,itg1010";
        i2c_num = <0x00000002>;
        i2c_addr = <0x00000068 0x00000000 0x00000000 0x00000000>;
        direction = <0x00000003>;
        power_id = <0x0000ffff>;
        power_vol = <0x00000000>;
        firlen = <0x00000000>;
        is_batch_supported = <0x00000000>;
    };
};
