
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003705                       # Number of seconds simulated
sim_ticks                                  3704714319                       # Number of ticks simulated
final_tick                               530697152931                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146292                       # Simulator instruction rate (inst/s)
host_op_rate                                   184994                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 268529                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888692                       # Number of bytes of host memory used
host_seconds                                 13796.32                       # Real time elapsed on the host
sim_insts                                  2018288899                       # Number of instructions simulated
sim_ops                                    2552234186                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       433280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       249344                       # Number of bytes read from this memory
system.physmem.bytes_read::total               693760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       212224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            212224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3385                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1948                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5420                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1658                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1658                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1520225                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    116953687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1485675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67304515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               187264102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1520225                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1485675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3005900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57284849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57284849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57284849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1520225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    116953687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1485675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67304515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              244548951                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8884208                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3140063                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2546906                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213614                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1299790                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1235696                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334365                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9247                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3286386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17300184                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3140063                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570061                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3651211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1122962                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        646093                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1618433                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8488161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.512224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4836950     56.98%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228967      2.70%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259348      3.06%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473639      5.58%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215212      2.54%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328427      3.87%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179336      2.11%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153670      1.81%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1812612     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8488161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353443                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.947296                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3467922                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       597490                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3484779                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35639                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        902330                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534951                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2123                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20595062                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5019                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        902330                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657832                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         154536                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       181974                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3326041                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       265443                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19785448                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4730                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142405                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          858                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27711255                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92157160                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92157160                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10650580                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4162                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2505                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679773                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1843020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       942252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13665                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       279201                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18589495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14978629                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6263177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18739977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8488161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.923236                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3005113     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1796310     21.16%     56.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1209261     14.25%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       845220      9.96%     80.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       711112      8.38%     89.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380327      4.48%     93.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378517      4.46%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87456      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74845      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8488161                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108691     76.64%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         14997     10.57%     87.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18132     12.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12485984     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212272      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492393      9.96%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786330      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14978629                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685984                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141821                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009468                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38617061                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24856995                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14543139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15120450                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29634                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       717678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237036                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        902330                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58804                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9335                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18593668                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1843020                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       942252                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2486                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248880                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14693245                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392119                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       285381                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146606                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2080540                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754487                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653861                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14554672                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14543139                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9522160                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26709353                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.636965                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356510                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6312021                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216315                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7585831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619030                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.160282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3028873     39.93%     39.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049675     27.02%     66.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841697     11.10%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420554      5.54%     83.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       427668      5.64%     89.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167396      2.21%     91.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182846      2.41%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94746      1.25%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372376      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7585831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372376                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25806996                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38090565                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 396047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.888421                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.888421                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.125593                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.125593                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66059293                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20105191                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19056133                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8884208                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3152687                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2568732                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211309                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1276409                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1219131                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332914                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9316                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3145322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17414717                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3152687                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1552045                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3833646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1139156                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        737087                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1539824                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89388                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8640030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4806384     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          334543      3.87%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          273278      3.16%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          657848      7.61%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          176636      2.04%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          236022      2.73%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163537      1.89%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95889      1.11%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1895893     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8640030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354864                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.960188                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3282506                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       723336                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3686789                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23768                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        923621                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534951                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20878738                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1695                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        923621                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3523683                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         120333                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       254327                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3464416                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353641                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20138966                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          282                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142120                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114675                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28145405                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94041684                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94041684                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17255184                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10890163                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4238                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2546                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           991903                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1900173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20149                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       286678                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19014660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15068720                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30785                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6560704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20232882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8640030                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.744059                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896597                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3083876     35.69%     35.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1842245     21.32%     57.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1166449     13.50%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       885739     10.25%     80.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       774531      8.96%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       401742      4.65%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       343041      3.97%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67976      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74431      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8640030                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89600     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20130     15.56%     84.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19616     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12521541     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210107      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1682      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1505051      9.99%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       830339      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15068720                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696124                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129347                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008584                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38937599                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25579782                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14683994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15198067                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57079                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       756908                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          396                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       249596                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        923621                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          70425                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8444                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19018905                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1900173                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982736                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2526                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          181                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248492                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14830708                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1410332                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       238009                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2218571                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2088409                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            808239                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.669334                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14694057                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14683994                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9553104                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27152978                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.652820                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351825                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10112731                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12429301                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6589760                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214770                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7716409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3051092     39.54%     39.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2113767     27.39%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       854247     11.07%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       489199      6.34%     84.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390535      5.06%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161774      2.10%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191363      2.48%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95201      1.23%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369231      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7716409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10112731                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12429301                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1876403                       # Number of memory references committed
system.switch_cpus1.commit.loads              1143265                       # Number of loads committed
system.switch_cpus1.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1782732                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11202805                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253392                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369231                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26366070                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38962375                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 244178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10112731                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12429301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10112731                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.878517                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.878517                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.138282                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.138282                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66728208                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20269572                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19239562                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3432                       # number of misc regfile writes
system.l20.replacements                          3430                       # number of replacements
system.l20.tagsinuse                      2046.556149                       # Cycle average of tags in use
system.l20.total_refs                          129417                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5478                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.624863                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.612350                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.892059                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   925.417984                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1082.633757                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.005182                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.013619                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.451864                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.528630                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999295                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4114                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4118                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             970                       # number of Writeback hits
system.l20.Writeback_hits::total                  970                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   62                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4176                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4180                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4176                       # number of overall hits
system.l20.overall_hits::total                   4180                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3385                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3429                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3385                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3429                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3385                       # number of overall misses
system.l20.overall_misses::total                 3429                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5101025                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    310441341                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      315542366                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5101025                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    310441341                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       315542366                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5101025                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    310441341                       # number of overall miss cycles
system.l20.overall_miss_latency::total      315542366                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7499                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7547                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          970                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              970                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7561                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7609                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7561                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7609                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.451394                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.454353                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.447692                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.450651                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.447692                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.450651                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 115932.386364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91710.883604                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92021.687372                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 115932.386364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91710.883604                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92021.687372                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 115932.386364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91710.883604                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92021.687372                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 507                       # number of writebacks
system.l20.writebacks::total                      507                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3385                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3429                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3385                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3429                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3385                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3429                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4775273                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    285291273                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    290066546                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4775273                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    285291273                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    290066546                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4775273                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    285291273                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    290066546                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.451394                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.454353                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.447692                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.450651                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.447692                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.450651                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 108528.931818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84281.025997                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84592.168562                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 108528.931818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84281.025997                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84592.168562                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 108528.931818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84281.025997                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84592.168562                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1992                       # number of replacements
system.l21.tagsinuse                      2046.518872                       # Cycle average of tags in use
system.l21.total_refs                          184291                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4040                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.616584                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           35.740949                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.736997                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   872.697378                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1110.343548                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017452                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013543                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.426122                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.542160                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999277                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3774                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3775                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2126                       # number of Writeback hits
system.l21.Writeback_hits::total                 2126                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3826                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3827                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3826                       # number of overall hits
system.l21.overall_hits::total                   3827                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1946                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1989                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1948                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1991                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1948                       # number of overall misses
system.l21.overall_misses::total                 1991                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4620416                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    169364817                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      173985233                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        91256                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        91256                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4620416                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    169456073                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       174076489                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4620416                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    169456073                       # number of overall miss cycles
system.l21.overall_miss_latency::total      174076489                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5720                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5764                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2126                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2126                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5774                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5818                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5774                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5818                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.340210                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.345073                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.337374                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342214                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.337374                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342214                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107451.534884                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 87032.280062                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87473.721971                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        45628                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        45628                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107451.534884                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86989.770534                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87431.687092                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107451.534884                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86989.770534                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87431.687092                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1151                       # number of writebacks
system.l21.writebacks::total                     1151                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1946                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1989                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1948                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1991                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1948                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1991                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4289935                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    154166782                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    158456717                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        75209                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        75209                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4289935                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    154241991                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    158531926                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4289935                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    154241991                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    158531926                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.340210                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.345073                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.337374                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342214                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.337374                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342214                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99765.930233                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79222.395683                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79666.524384                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 37604.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 37604.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99765.930233                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 79179.666838                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79624.272225                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99765.930233                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 79179.666838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79624.272225                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               516.083469                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001627088                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1926205.938462                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    44.083469                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070647                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.827057                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1618361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1618361                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1618361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1618361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1618361                       # number of overall hits
system.cpu0.icache.overall_hits::total        1618361                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           72                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           72                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           72                       # number of overall misses
system.cpu0.icache.overall_misses::total           72                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8663937                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8663937                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8663937                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8663937                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8663937                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8663937                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1618433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1618433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1618433                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1618433                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1618433                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1618433                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 120332.458333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 120332.458333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 120332.458333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 120332.458333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 120332.458333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 120332.458333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           24                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           24                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5362794                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5362794                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5362794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5362794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5362794                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5362794                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111724.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 111724.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 111724.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 111724.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 111724.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 111724.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7561                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164579473                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7817                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21054.045414                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.541326                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.458674                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888833                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111167                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084678                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084678                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701548                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701548                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2418                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2418                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1786226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1786226                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1786226                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1786226                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14968                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14968                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          231                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          231                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15199                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15199                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15199                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15199                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    821645161                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    821645161                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8998620                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8998620                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    830643781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    830643781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    830643781                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    830643781                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1099646                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1099646                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801425                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801425                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801425                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801425                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013612                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000329                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000329                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008437                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008437                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008437                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008437                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54893.450094                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54893.450094                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38955.064935                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38955.064935                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54651.212646                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54651.212646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54651.212646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54651.212646                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu0.dcache.writebacks::total              970                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7469                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          169                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7638                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7638                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7499                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    348958532                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    348958532                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1554965                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1554965                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    350513497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    350513497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    350513497                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    350513497                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006819                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006819                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004197                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004197                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004197                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004197                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46534.008801                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46534.008801                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25080.080645                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25080.080645                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46358.087158                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46358.087158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46358.087158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46358.087158                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.661707                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999724741                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929970.542471                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.661707                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065163                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1539768                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1539768                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1539768                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1539768                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1539768                       # number of overall hits
system.cpu1.icache.overall_hits::total        1539768                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5890109                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5890109                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5890109                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5890109                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5890109                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5890109                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1539824                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1539824                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1539824                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1539824                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1539824                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1539824                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 105180.517857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105180.517857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 105180.517857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105180.517857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 105180.517857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105180.517857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4755876                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4755876                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4755876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4755876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4755876                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4755876                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108088.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108088.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 108088.090909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108088.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 108088.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108088.090909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5774                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157441611                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6030                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26109.719900                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.547309                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.452691                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881044                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118956                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1071165                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1071165                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       728990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728990                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1915                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1915                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1716                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1800155                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1800155                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1800155                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1800155                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14542                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14542                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          530                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15072                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15072                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15072                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15072                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    815766611                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    815766611                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     41116203                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     41116203                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    856882814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    856882814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    856882814                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    856882814                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1085707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1085707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       729520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       729520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1815227                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1815227                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1815227                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1815227                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013394                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000727                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000727                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008303                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008303                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008303                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56097.277610                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56097.277610                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77577.741509                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77577.741509                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56852.628317                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56852.628317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56852.628317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56852.628317                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43840                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        43840                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2126                       # number of writebacks
system.cpu1.dcache.writebacks::total             2126                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8822                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8822                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9298                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9298                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5720                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5774                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5774                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5774                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5774                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    204028317                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    204028317                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1155700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1155700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    205184017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    205184017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    205184017                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    205184017                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003181                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003181                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35669.286189                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35669.286189                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21401.851852                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21401.851852                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35535.853308                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35535.853308                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35535.853308                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35535.853308                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
