;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_Bypass__0__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__SHIFT EQU 7
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000041
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x20000
ADC_IRQ__INTC_NUMBER EQU 17
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CAN */
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN1_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN1_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN1_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN1_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN1_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN1_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN1_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN1_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN1_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN1_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN1_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN1_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN1_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN1_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN1_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN1_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN1_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN1_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN1_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN1_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN1_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN1_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN1_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN1_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN1_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN1_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN1_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN1_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN1_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN1_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN1_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN1_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN1_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN1_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN1_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN1_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN1_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN1_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN1_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN1_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN1_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN1_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN1_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN1_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN1_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN1_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN1_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN1_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN1_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN1_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN1_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN1_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN1_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN1_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN1_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN1_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN1_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN1_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN1_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN1_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN1_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN1_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN1_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN1_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN1_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN1_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN1_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN1_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN1_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN1_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN1_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN1_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN1_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN1_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN1_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN1_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN1_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN1_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN1_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN1_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN1_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN1_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN1_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN1_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN1_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN1_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN1_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN1_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN1_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN1_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN1_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN1_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN1_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN1_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN1_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN1_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN1_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN1_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN1_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN1_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN1_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN1_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN1_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN1_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN1_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN1_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN1_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN1_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN1_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN1_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN1_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN1_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN1_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN1_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN1_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN1_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN1_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN1_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN1_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN1_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN1_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN1_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN1_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN1_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN1_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN1_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN1_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN1_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN1_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN1_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN1_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN1_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN1_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN1_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN1_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN1_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN1_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN1_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN1_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN1_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN1_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN1_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN1_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN1_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN1_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN1_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN1_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN1_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN1_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN1_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN1_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN1_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN1_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN1_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN1_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN1_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN1_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN1_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN1_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN1_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN1_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN1_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN1_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN1_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN1_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN1_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN1_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN1_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN1_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN1_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN1_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN1_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN1_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN1_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN1_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN1_TTCAN_TIMING
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x20000000
CAN_isr__INTC_NUMBER EQU 29
CAN_isr__INTC_PRIOR_MASK EQU 0xC000
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CAN_LED__0__DR EQU CYREG_GPIO_PRT4_DR
CAN_LED__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CAN_LED__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CAN_LED__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CAN_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CAN_LED__0__HSIOM_MASK EQU 0x000F0000
CAN_LED__0__HSIOM_SHIFT EQU 16
CAN_LED__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CAN_LED__0__INTR EQU CYREG_GPIO_PRT4_INTR
CAN_LED__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CAN_LED__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CAN_LED__0__MASK EQU 0x10
CAN_LED__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CAN_LED__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CAN_LED__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CAN_LED__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CAN_LED__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CAN_LED__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CAN_LED__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CAN_LED__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CAN_LED__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CAN_LED__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CAN_LED__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CAN_LED__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CAN_LED__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CAN_LED__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CAN_LED__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CAN_LED__0__PC EQU CYREG_GPIO_PRT4_PC
CAN_LED__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CAN_LED__0__PORT EQU 4
CAN_LED__0__PS EQU CYREG_GPIO_PRT4_PS
CAN_LED__0__SHIFT EQU 4
CAN_LED__DR EQU CYREG_GPIO_PRT4_DR
CAN_LED__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CAN_LED__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CAN_LED__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CAN_LED__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CAN_LED__INTR EQU CYREG_GPIO_PRT4_INTR
CAN_LED__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CAN_LED__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CAN_LED__MASK EQU 0x10
CAN_LED__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CAN_LED__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CAN_LED__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CAN_LED__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CAN_LED__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CAN_LED__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CAN_LED__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CAN_LED__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CAN_LED__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CAN_LED__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CAN_LED__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CAN_LED__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CAN_LED__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CAN_LED__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CAN_LED__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CAN_LED__PC EQU CYREG_GPIO_PRT4_PC
CAN_LED__PC2 EQU CYREG_GPIO_PRT4_PC2
CAN_LED__PORT EQU 4
CAN_LED__PS EQU CYREG_GPIO_PRT4_PS
CAN_LED__SHIFT EQU 4
CAN_RX__0__DR EQU CYREG_GPIO_PRT0_DR
CAN_RX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAN_RX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAN_RX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAN_RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CAN_RX__0__HSIOM_MASK EQU 0x0000000F
CAN_RX__0__HSIOM_SHIFT EQU 0
CAN_RX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_RX__0__INTR EQU CYREG_GPIO_PRT0_INTR
CAN_RX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_RX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAN_RX__0__MASK EQU 0x01
CAN_RX__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
CAN_RX__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
CAN_RX__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
CAN_RX__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
CAN_RX__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
CAN_RX__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
CAN_RX__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
CAN_RX__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
CAN_RX__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
CAN_RX__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
CAN_RX__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
CAN_RX__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
CAN_RX__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
CAN_RX__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
CAN_RX__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
CAN_RX__0__PC EQU CYREG_GPIO_PRT0_PC
CAN_RX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CAN_RX__0__PORT EQU 0
CAN_RX__0__PS EQU CYREG_GPIO_PRT0_PS
CAN_RX__0__SHIFT EQU 0
CAN_RX__DR EQU CYREG_GPIO_PRT0_DR
CAN_RX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAN_RX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAN_RX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAN_RX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_RX__INTR EQU CYREG_GPIO_PRT0_INTR
CAN_RX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_RX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAN_RX__MASK EQU 0x01
CAN_RX__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
CAN_RX__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
CAN_RX__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
CAN_RX__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
CAN_RX__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
CAN_RX__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
CAN_RX__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
CAN_RX__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
CAN_RX__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
CAN_RX__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
CAN_RX__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
CAN_RX__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
CAN_RX__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
CAN_RX__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
CAN_RX__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
CAN_RX__PC EQU CYREG_GPIO_PRT0_PC
CAN_RX__PC2 EQU CYREG_GPIO_PRT0_PC2
CAN_RX__PORT EQU 0
CAN_RX__PS EQU CYREG_GPIO_PRT0_PS
CAN_RX__SHIFT EQU 0
CAN_TX__0__DR EQU CYREG_GPIO_PRT0_DR
CAN_TX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAN_TX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAN_TX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAN_TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CAN_TX__0__HSIOM_MASK EQU 0x000000F0
CAN_TX__0__HSIOM_SHIFT EQU 4
CAN_TX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_TX__0__INTR EQU CYREG_GPIO_PRT0_INTR
CAN_TX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_TX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAN_TX__0__MASK EQU 0x02
CAN_TX__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
CAN_TX__0__OUT_SEL_SHIFT EQU 2
CAN_TX__0__OUT_SEL_VAL EQU -1
CAN_TX__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
CAN_TX__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
CAN_TX__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
CAN_TX__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
CAN_TX__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
CAN_TX__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
CAN_TX__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
CAN_TX__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
CAN_TX__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
CAN_TX__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
CAN_TX__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
CAN_TX__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
CAN_TX__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
CAN_TX__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
CAN_TX__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
CAN_TX__0__PC EQU CYREG_GPIO_PRT0_PC
CAN_TX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CAN_TX__0__PORT EQU 0
CAN_TX__0__PS EQU CYREG_GPIO_PRT0_PS
CAN_TX__0__SHIFT EQU 1
CAN_TX__DR EQU CYREG_GPIO_PRT0_DR
CAN_TX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAN_TX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAN_TX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAN_TX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_TX__INTR EQU CYREG_GPIO_PRT0_INTR
CAN_TX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_TX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAN_TX__MASK EQU 0x02
CAN_TX__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
CAN_TX__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
CAN_TX__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
CAN_TX__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
CAN_TX__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
CAN_TX__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
CAN_TX__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
CAN_TX__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
CAN_TX__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
CAN_TX__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
CAN_TX__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
CAN_TX__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
CAN_TX__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
CAN_TX__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
CAN_TX__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
CAN_TX__PC EQU CYREG_GPIO_PRT0_PC
CAN_TX__PC2 EQU CYREG_GPIO_PRT0_PC2
CAN_TX__PORT EQU 0
CAN_TX__PS EQU CYREG_GPIO_PRT0_PS
CAN_TX__SHIFT EQU 1

/* I2C */
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x200
I2C_SCB_IRQ__INTC_NUMBER EQU 9
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000042
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_scl__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_scl__0__PORT EQU 1
I2C_scl__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_GPIO_PRT1_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_scl__MASK EQU 0x01
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_scl__PC EQU CYREG_GPIO_PRT1_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_scl__PORT EQU 1
I2C_scl__PS EQU CYREG_GPIO_PRT1_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_sda__0__PORT EQU 1
I2C_sda__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_GPIO_PRT1_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_sda__MASK EQU 0x02
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT1_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_sda__PORT EQU 1
I2C_sda__PS EQU CYREG_GPIO_PRT1_PS
I2C_sda__SHIFT EQU 1

/* LIM1 */
LIM1__0__DR EQU CYREG_GPIO_PRT3_DR
LIM1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LIM1__0__HSIOM_MASK EQU 0x000000F0
LIM1__0__HSIOM_SHIFT EQU 4
LIM1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM1__0__INTR EQU CYREG_GPIO_PRT3_INTR
LIM1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM1__0__MASK EQU 0x02
LIM1__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM1__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM1__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM1__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM1__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM1__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM1__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM1__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM1__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM1__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM1__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM1__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM1__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM1__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM1__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM1__0__PC EQU CYREG_GPIO_PRT3_PC
LIM1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM1__0__PORT EQU 3
LIM1__0__PS EQU CYREG_GPIO_PRT3_PS
LIM1__0__SHIFT EQU 1
LIM1__DR EQU CYREG_GPIO_PRT3_DR
LIM1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM1__INTR EQU CYREG_GPIO_PRT3_INTR
LIM1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM1__MASK EQU 0x02
LIM1__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM1__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM1__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM1__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM1__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM1__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM1__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM1__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM1__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM1__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM1__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM1__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM1__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM1__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM1__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM1__PC EQU CYREG_GPIO_PRT3_PC
LIM1__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM1__PORT EQU 3
LIM1__PS EQU CYREG_GPIO_PRT3_PS
LIM1__SHIFT EQU 1
LIM1__SNAP EQU CYREG_GPIO_PRT3_INTR

/* LIM2 */
LIM2__0__DR EQU CYREG_GPIO_PRT3_DR
LIM2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LIM2__0__HSIOM_MASK EQU 0x000F0000
LIM2__0__HSIOM_SHIFT EQU 16
LIM2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM2__0__INTR EQU CYREG_GPIO_PRT3_INTR
LIM2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM2__0__MASK EQU 0x10
LIM2__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM2__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM2__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM2__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM2__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM2__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM2__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM2__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM2__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM2__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM2__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM2__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM2__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM2__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM2__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM2__0__PC EQU CYREG_GPIO_PRT3_PC
LIM2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM2__0__PORT EQU 3
LIM2__0__PS EQU CYREG_GPIO_PRT3_PS
LIM2__0__SHIFT EQU 4
LIM2__DR EQU CYREG_GPIO_PRT3_DR
LIM2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM2__INTR EQU CYREG_GPIO_PRT3_INTR
LIM2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM2__MASK EQU 0x10
LIM2__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM2__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM2__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM2__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM2__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM2__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM2__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM2__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM2__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM2__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM2__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM2__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM2__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM2__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM2__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM2__PC EQU CYREG_GPIO_PRT3_PC
LIM2__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM2__PORT EQU 3
LIM2__PS EQU CYREG_GPIO_PRT3_PS
LIM2__SHIFT EQU 4

/* LIM3 */
LIM3__0__DR EQU CYREG_GPIO_PRT3_DR
LIM3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LIM3__0__HSIOM_MASK EQU 0x00F00000
LIM3__0__HSIOM_SHIFT EQU 20
LIM3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM3__0__INTR EQU CYREG_GPIO_PRT3_INTR
LIM3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM3__0__MASK EQU 0x20
LIM3__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM3__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM3__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM3__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM3__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM3__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM3__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM3__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM3__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM3__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM3__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM3__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM3__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM3__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM3__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM3__0__PC EQU CYREG_GPIO_PRT3_PC
LIM3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM3__0__PORT EQU 3
LIM3__0__PS EQU CYREG_GPIO_PRT3_PS
LIM3__0__SHIFT EQU 5
LIM3__DR EQU CYREG_GPIO_PRT3_DR
LIM3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM3__INTR EQU CYREG_GPIO_PRT3_INTR
LIM3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM3__MASK EQU 0x20
LIM3__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM3__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM3__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM3__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM3__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM3__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM3__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM3__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM3__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM3__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM3__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM3__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM3__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM3__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM3__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM3__PC EQU CYREG_GPIO_PRT3_PC
LIM3__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM3__PORT EQU 3
LIM3__PS EQU CYREG_GPIO_PRT3_PS
LIM3__SHIFT EQU 5

/* LIM4 */
LIM4__0__DR EQU CYREG_GPIO_PRT3_DR
LIM4__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM4__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM4__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LIM4__0__HSIOM_MASK EQU 0x0F000000
LIM4__0__HSIOM_SHIFT EQU 24
LIM4__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM4__0__INTR EQU CYREG_GPIO_PRT3_INTR
LIM4__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM4__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM4__0__MASK EQU 0x40
LIM4__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM4__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM4__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM4__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM4__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM4__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM4__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM4__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM4__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM4__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM4__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM4__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM4__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM4__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM4__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM4__0__PC EQU CYREG_GPIO_PRT3_PC
LIM4__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM4__0__PORT EQU 3
LIM4__0__PS EQU CYREG_GPIO_PRT3_PS
LIM4__0__SHIFT EQU 6
LIM4__DR EQU CYREG_GPIO_PRT3_DR
LIM4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM4__INTR EQU CYREG_GPIO_PRT3_INTR
LIM4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM4__MASK EQU 0x40
LIM4__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM4__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM4__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM4__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM4__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM4__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM4__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM4__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM4__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM4__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM4__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM4__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM4__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM4__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM4__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM4__PC EQU CYREG_GPIO_PRT3_PC
LIM4__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM4__PORT EQU 3
LIM4__PS EQU CYREG_GPIO_PRT3_PS
LIM4__SHIFT EQU 6

/* LIM5 */
LIM5__0__DR EQU CYREG_GPIO_PRT3_DR
LIM5__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM5__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM5__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LIM5__0__HSIOM_MASK EQU 0xF0000000
LIM5__0__HSIOM_SHIFT EQU 28
LIM5__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM5__0__INTR EQU CYREG_GPIO_PRT3_INTR
LIM5__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM5__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM5__0__MASK EQU 0x80
LIM5__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM5__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM5__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM5__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM5__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM5__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM5__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM5__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM5__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM5__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM5__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM5__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM5__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM5__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM5__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM5__0__PC EQU CYREG_GPIO_PRT3_PC
LIM5__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM5__0__PORT EQU 3
LIM5__0__PS EQU CYREG_GPIO_PRT3_PS
LIM5__0__SHIFT EQU 7
LIM5__DR EQU CYREG_GPIO_PRT3_DR
LIM5__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LIM5__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LIM5__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LIM5__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM5__INTR EQU CYREG_GPIO_PRT3_INTR
LIM5__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LIM5__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LIM5__MASK EQU 0x80
LIM5__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LIM5__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LIM5__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LIM5__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LIM5__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LIM5__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LIM5__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LIM5__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LIM5__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LIM5__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LIM5__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LIM5__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LIM5__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LIM5__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LIM5__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LIM5__PC EQU CYREG_GPIO_PRT3_PC
LIM5__PC2 EQU CYREG_GPIO_PRT3_PC2
LIM5__PORT EQU 3
LIM5__PS EQU CYREG_GPIO_PRT3_PS
LIM5__SHIFT EQU 7

/* Temp */
Temp__0__DR EQU CYREG_GPIO_PRT2_DR
Temp__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Temp__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Temp__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Temp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Temp__0__HSIOM_MASK EQU 0xF0000000
Temp__0__HSIOM_SHIFT EQU 28
Temp__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Temp__0__INTR EQU CYREG_GPIO_PRT2_INTR
Temp__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Temp__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Temp__0__MASK EQU 0x80
Temp__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Temp__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Temp__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Temp__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Temp__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Temp__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Temp__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Temp__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Temp__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Temp__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Temp__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Temp__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Temp__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Temp__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Temp__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Temp__0__PC EQU CYREG_GPIO_PRT2_PC
Temp__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Temp__0__PORT EQU 2
Temp__0__PS EQU CYREG_GPIO_PRT2_PS
Temp__0__SHIFT EQU 7
Temp__DR EQU CYREG_GPIO_PRT2_DR
Temp__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Temp__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Temp__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Temp__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Temp__INTR EQU CYREG_GPIO_PRT2_INTR
Temp__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Temp__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Temp__MASK EQU 0x80
Temp__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Temp__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Temp__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Temp__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Temp__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Temp__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Temp__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Temp__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Temp__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Temp__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Temp__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Temp__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Temp__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Temp__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Temp__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Temp__PC EQU CYREG_GPIO_PRT2_PC
Temp__PC2 EQU CYREG_GPIO_PRT2_PC2
Temp__PORT EQU 2
Temp__PS EQU CYREG_GPIO_PRT2_PS
Temp__SHIFT EQU 7

/* Debug */
Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL5
Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL5
Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL5
Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL5
Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK5
Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK5
Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK5
Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK5
Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Debug_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL5
Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
Debug_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL5
Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Debug_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK5
Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST5
Debug_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK5
Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST5
Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST5
Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST5
Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A05
Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A15
Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D05
Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D15
Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F05
Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F15
Debug_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A5
Debug_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A05
Debug_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A15
Debug_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D5
Debug_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D05
Debug_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D15
Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Debug_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F5
Debug_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F05
Debug_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F15
Debug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Debug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Debug_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST4
Debug_BUART_sRX_RxSts__3__MASK EQU 0x08
Debug_BUART_sRX_RxSts__3__POS EQU 3
Debug_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK4
Debug_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Debug_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST4
Debug_BUART_sRX_RxSts__4__MASK EQU 0x10
Debug_BUART_sRX_RxSts__4__POS EQU 4
Debug_BUART_sRX_RxSts__5__MASK EQU 0x20
Debug_BUART_sRX_RxSts__5__POS EQU 5
Debug_BUART_sRX_RxSts__MASK EQU 0x38
Debug_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK4
Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Debug_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST4
Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A7
Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A07
Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A17
Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D7
Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D07
Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D17
Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F7
Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F07
Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F17
Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A06
Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A16
Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D06
Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D16
Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F06
Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F16
Debug_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A6
Debug_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A06
Debug_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A16
Debug_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D6
Debug_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D06
Debug_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D16
Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
Debug_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F6
Debug_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F06
Debug_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F16
Debug_BUART_sTX_TxSts__0__MASK EQU 0x01
Debug_BUART_sTX_TxSts__0__POS EQU 0
Debug_BUART_sTX_TxSts__1__MASK EQU 0x02
Debug_BUART_sTX_TxSts__1__POS EQU 1
Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
Debug_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST6
Debug_BUART_sTX_TxSts__2__MASK EQU 0x04
Debug_BUART_sTX_TxSts__2__POS EQU 2
Debug_BUART_sTX_TxSts__3__MASK EQU 0x08
Debug_BUART_sTX_TxSts__3__POS EQU 3
Debug_BUART_sTX_TxSts__MASK EQU 0x0F
Debug_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK6
Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
Debug_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST6
Debug_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Debug_IntClock__DIV_ID EQU 0x00000043
Debug_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Debug_IntClock__PA_DIV_ID EQU 0x000000FF

/* DBG_LED */
DBG_LED__0__DR EQU CYREG_GPIO_PRT4_DR
DBG_LED__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DBG_LED__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DBG_LED__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DBG_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DBG_LED__0__HSIOM_MASK EQU 0x00F00000
DBG_LED__0__HSIOM_SHIFT EQU 20
DBG_LED__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG_LED__0__INTR EQU CYREG_GPIO_PRT4_INTR
DBG_LED__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG_LED__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DBG_LED__0__MASK EQU 0x20
DBG_LED__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DBG_LED__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DBG_LED__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DBG_LED__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DBG_LED__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DBG_LED__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DBG_LED__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DBG_LED__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DBG_LED__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DBG_LED__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DBG_LED__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DBG_LED__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DBG_LED__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DBG_LED__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DBG_LED__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DBG_LED__0__PC EQU CYREG_GPIO_PRT4_PC
DBG_LED__0__PC2 EQU CYREG_GPIO_PRT4_PC2
DBG_LED__0__PORT EQU 4
DBG_LED__0__PS EQU CYREG_GPIO_PRT4_PS
DBG_LED__0__SHIFT EQU 5
DBG_LED__DR EQU CYREG_GPIO_PRT4_DR
DBG_LED__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DBG_LED__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DBG_LED__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DBG_LED__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG_LED__INTR EQU CYREG_GPIO_PRT4_INTR
DBG_LED__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG_LED__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DBG_LED__MASK EQU 0x20
DBG_LED__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DBG_LED__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DBG_LED__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DBG_LED__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DBG_LED__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DBG_LED__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DBG_LED__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DBG_LED__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DBG_LED__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DBG_LED__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DBG_LED__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DBG_LED__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DBG_LED__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DBG_LED__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DBG_LED__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DBG_LED__PC EQU CYREG_GPIO_PRT4_PC
DBG_LED__PC2 EQU CYREG_GPIO_PRT4_PC2
DBG_LED__PORT EQU 4
DBG_LED__PS EQU CYREG_GPIO_PRT4_PS
DBG_LED__SHIFT EQU 5

/* ERR_LED */
ERR_LED__0__DR EQU CYREG_GPIO_PRT4_DR
ERR_LED__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ERR_LED__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ERR_LED__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ERR_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ERR_LED__0__HSIOM_MASK EQU 0x0F000000
ERR_LED__0__HSIOM_SHIFT EQU 24
ERR_LED__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR_LED__0__INTR EQU CYREG_GPIO_PRT4_INTR
ERR_LED__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR_LED__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ERR_LED__0__MASK EQU 0x40
ERR_LED__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ERR_LED__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ERR_LED__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ERR_LED__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ERR_LED__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ERR_LED__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ERR_LED__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ERR_LED__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ERR_LED__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ERR_LED__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ERR_LED__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ERR_LED__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ERR_LED__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ERR_LED__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ERR_LED__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ERR_LED__0__PC EQU CYREG_GPIO_PRT4_PC
ERR_LED__0__PC2 EQU CYREG_GPIO_PRT4_PC2
ERR_LED__0__PORT EQU 4
ERR_LED__0__PS EQU CYREG_GPIO_PRT4_PS
ERR_LED__0__SHIFT EQU 6
ERR_LED__DR EQU CYREG_GPIO_PRT4_DR
ERR_LED__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ERR_LED__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ERR_LED__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ERR_LED__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR_LED__INTR EQU CYREG_GPIO_PRT4_INTR
ERR_LED__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR_LED__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ERR_LED__MASK EQU 0x40
ERR_LED__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ERR_LED__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ERR_LED__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ERR_LED__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ERR_LED__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ERR_LED__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ERR_LED__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ERR_LED__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ERR_LED__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ERR_LED__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ERR_LED__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ERR_LED__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ERR_LED__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ERR_LED__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ERR_LED__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ERR_LED__PC EQU CYREG_GPIO_PRT4_PC
ERR_LED__PC2 EQU CYREG_GPIO_PRT4_PC2
ERR_LED__PORT EQU 4
ERR_LED__PS EQU CYREG_GPIO_PRT4_PS
ERR_LED__SHIFT EQU 6

/* UART_RX */
UART_RX__0__DR EQU CYREG_GPIO_PRT2_DR
UART_RX__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
UART_RX__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
UART_RX__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
UART_RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
UART_RX__0__HSIOM_MASK EQU 0x0000000F
UART_RX__0__HSIOM_SHIFT EQU 0
UART_RX__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_RX__0__INTR EQU CYREG_GPIO_PRT2_INTR
UART_RX__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_RX__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
UART_RX__0__MASK EQU 0x01
UART_RX__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UART_RX__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UART_RX__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UART_RX__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UART_RX__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UART_RX__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UART_RX__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UART_RX__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UART_RX__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UART_RX__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UART_RX__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UART_RX__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UART_RX__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UART_RX__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UART_RX__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UART_RX__0__PC EQU CYREG_GPIO_PRT2_PC
UART_RX__0__PC2 EQU CYREG_GPIO_PRT2_PC2
UART_RX__0__PORT EQU 2
UART_RX__0__PS EQU CYREG_GPIO_PRT2_PS
UART_RX__0__SHIFT EQU 0
UART_RX__DR EQU CYREG_GPIO_PRT2_DR
UART_RX__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
UART_RX__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
UART_RX__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
UART_RX__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_RX__INTR EQU CYREG_GPIO_PRT2_INTR
UART_RX__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_RX__INTSTAT EQU CYREG_GPIO_PRT2_INTR
UART_RX__MASK EQU 0x01
UART_RX__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UART_RX__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UART_RX__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UART_RX__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UART_RX__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UART_RX__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UART_RX__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UART_RX__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UART_RX__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UART_RX__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UART_RX__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UART_RX__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UART_RX__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UART_RX__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UART_RX__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UART_RX__PC EQU CYREG_GPIO_PRT2_PC
UART_RX__PC2 EQU CYREG_GPIO_PRT2_PC2
UART_RX__PORT EQU 2
UART_RX__PS EQU CYREG_GPIO_PRT2_PS
UART_RX__SHIFT EQU 0

/* UART_TX */
UART_TX__0__DR EQU CYREG_GPIO_PRT2_DR
UART_TX__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
UART_TX__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
UART_TX__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
UART_TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
UART_TX__0__HSIOM_MASK EQU 0x000000F0
UART_TX__0__HSIOM_SHIFT EQU 4
UART_TX__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_TX__0__INTR EQU CYREG_GPIO_PRT2_INTR
UART_TX__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_TX__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
UART_TX__0__MASK EQU 0x02
UART_TX__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
UART_TX__0__OUT_SEL_SHIFT EQU 2
UART_TX__0__OUT_SEL_VAL EQU 0
UART_TX__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UART_TX__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UART_TX__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UART_TX__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UART_TX__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UART_TX__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UART_TX__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UART_TX__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UART_TX__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UART_TX__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UART_TX__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UART_TX__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UART_TX__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UART_TX__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UART_TX__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UART_TX__0__PC EQU CYREG_GPIO_PRT2_PC
UART_TX__0__PC2 EQU CYREG_GPIO_PRT2_PC2
UART_TX__0__PORT EQU 2
UART_TX__0__PS EQU CYREG_GPIO_PRT2_PS
UART_TX__0__SHIFT EQU 1
UART_TX__DR EQU CYREG_GPIO_PRT2_DR
UART_TX__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
UART_TX__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
UART_TX__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
UART_TX__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_TX__INTR EQU CYREG_GPIO_PRT2_INTR
UART_TX__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
UART_TX__INTSTAT EQU CYREG_GPIO_PRT2_INTR
UART_TX__MASK EQU 0x02
UART_TX__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
UART_TX__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
UART_TX__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
UART_TX__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
UART_TX__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
UART_TX__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
UART_TX__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
UART_TX__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
UART_TX__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
UART_TX__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
UART_TX__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
UART_TX__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
UART_TX__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
UART_TX__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
UART_TX__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
UART_TX__PC EQU CYREG_GPIO_PRT2_PC
UART_TX__PC2 EQU CYREG_GPIO_PRT2_PC2
UART_TX__PORT EQU 2
UART_TX__PS EQU CYREG_GPIO_PRT2_PS
UART_TX__SHIFT EQU 1

/* Humidity */
Humidity__0__DR EQU CYREG_GPIO_PRT2_DR
Humidity__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Humidity__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Humidity__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Humidity__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Humidity__0__HSIOM_MASK EQU 0x0F000000
Humidity__0__HSIOM_SHIFT EQU 24
Humidity__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Humidity__0__INTR EQU CYREG_GPIO_PRT2_INTR
Humidity__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Humidity__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Humidity__0__MASK EQU 0x40
Humidity__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Humidity__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Humidity__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Humidity__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Humidity__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Humidity__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Humidity__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Humidity__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Humidity__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Humidity__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Humidity__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Humidity__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Humidity__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Humidity__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Humidity__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Humidity__0__PC EQU CYREG_GPIO_PRT2_PC
Humidity__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Humidity__0__PORT EQU 2
Humidity__0__PS EQU CYREG_GPIO_PRT2_PS
Humidity__0__SHIFT EQU 6
Humidity__DR EQU CYREG_GPIO_PRT2_DR
Humidity__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Humidity__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Humidity__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Humidity__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Humidity__INTR EQU CYREG_GPIO_PRT2_INTR
Humidity__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Humidity__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Humidity__MASK EQU 0x40
Humidity__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Humidity__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Humidity__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Humidity__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Humidity__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Humidity__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Humidity__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Humidity__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Humidity__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Humidity__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Humidity__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Humidity__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Humidity__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Humidity__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Humidity__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Humidity__PC EQU CYREG_GPIO_PRT2_PC
Humidity__PC2 EQU CYREG_GPIO_PRT2_PC2
Humidity__PORT EQU 2
Humidity__PS EQU CYREG_GPIO_PRT2_PS
Humidity__SHIFT EQU 6

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x100B11A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
