
// File: alu.v
// Simple 4-bit ALU with carry and zero flags
module alu4 (
    input  [3:0] A,
    input  [3:0] B,
    input  [2:0] opcode,
    output reg [3:0] Result,
    output reg       carry,
    output reg       zero
);

always @(*) begin
    carry = 1'b0;        // default
    Result = 4'b0000;    // default

    case (opcode)
        3'b000: {carry, Result} = A + B;    // ADD
        3'b001: {carry, Result} = A - B;    // SUB
        3'b010: begin Result = A & B; carry = 1'b0; end // AND
        3'b011: begin Result = A | B; carry = 1'b0; end // OR
        3'b100: begin Result = A ^ B; carry = 1'b0; end // XOR
        3'b101: begin Result = ~A;   carry = 1'b0; end // NOT A
        3'b110: {carry, Result} = A + 4'b0001; // INCREMENT A
        3'b111: {carry, Result} = A - 4'b0001; // DECREMENT A
        default: begin Result = 4'b0000; carry = 1'b0; end
    endcase

    zero = (Result == 4'b0000); // zero flag
end

endmodule
