Binary files ../../bootloader/boot.img and ../../Linux_for_Tegra/bootloader/boot.img differ
Binary files ../../bootloader/boot.img.sb and ../../Linux_for_Tegra/bootloader/boot.img.sb differ
Binary files ../../bootloader/chip_info.bin_bak and ../../Linux_for_Tegra/bootloader/chip_info.bin_bak differ
diff -uNr ../../bootloader/custinfo_out.bin ../../Linux_for_Tegra/bootloader/custinfo_out.bin
--- ../../bootloader/custinfo_out.bin	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/custinfo_out.bin	2023-04-12 18:27:01.090168040 +0800
@@ -0,0 +1 @@
+ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ
\ No newline at end of file
Binary files ../../bootloader/cvm.bin and ../../Linux_for_Tegra/bootloader/cvm.bin differ
Binary files ../../bootloader/esp.img and ../../Linux_for_Tegra/bootloader/esp.img differ
diff -uNr ../../bootloader/flashcmd.txt ../../Linux_for_Tegra/bootloader/flashcmd.txt
--- ../../bootloader/flashcmd.txt	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/flashcmd.txt	2023-04-12 18:26:54.014284545 +0800
@@ -0,0 +1 @@
+./tegraflash.py  --bl uefi_jetson_with_dtb.bin  --odmdata gbe-uphy-config-0,hsstp-lane-map-3,hsio-uphy-config-16,nvhs-uphy-config-0  --overlay_dtb L4TConfiguration.dtbo,tegra234-p3737-overlay-pcie.dtbo,tegra234-p3737-audio-codec-rt5658-40pin.dtbo,tegra234-p3737-a03-overlay.dtbo,tegra234-p3737-a04-overlay.dtbo,L4TRootfsInfo.dtbo,tegra234-p3737-camera-dual-imx274-overlay.dtbo,tegra234-p3737-camera-e3331-overlay.dtbo,tegra234-p3737-camera-e3333-overlay.dtbo,tegra234-p3737-camera-imx185-overlay.dtbo,tegra234-p3737-camera-imx390-overlay.dtbo  --bldtb tegra234-p3701-0000-p3737-0000.dtb --applet mb1_t234_prod.bin --cmd "flash; reboot"  --cfg flash.xml --chip 0x23 --concat_cpubl_bldtb --cpubl uefi_jetson.bin --device_config tegra234-mb1-bct-device-p3701-0000.dts --misc_config tegra234-mb1-bct-misc-p3701-0000.dts --pinmux_config tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi --gpioint_config tegra234-mb1-bct-gpioint-p3701-0000.dts --pmic_config tegra234-mb1-bct-pmic-p3701-0000.dts --pmc_config tegra234-mb1-bct-padvoltage-p3701-0000-a04.dtsi --deviceprod_config tegra234-mb1-bct-cprod-p3701-0000.dts --prod_config tegra234-mb1-bct-prod-p3701-0000.dts --scr_config tegra234-mb2-bct-scr-p3701-0000.dts --wb0sdram_config tegra234-p3701-0000-p3737-0000-TE990M-wb0sdram.dts --br_cmd_config tegra234-mb1-bct-reset-p3701-0000.dts --dev_params tegra234-br-bct-p3701-0000.dts,tegra234-br-bct_b-p3701-0000.dts --mb2bct_cfg tegra234-mb2-bct-misc-p3701-0000.dts  --bins "psc_fw pscfw_t234_prod.bin; mts_mce mce_flash_o10_cr_prod.bin; mb2_applet applet_t234.bin; mb2_bootloader mb2_t234.bin; xusb_fw xusb_t234_prod.bin; dce_fw display-t234-dce.bin; nvdec nvdec_t234_prod.fw; bpmp_fw bpmp_t234-TE990M-A1_prod.bin; bpmp_fw_dtb tegra234-bpmp-3701-0004-3737-0000.dtb; sce_fw camera-rtcpu-sce.img; rce_fw camera-rtcpu-t234-rce.img; ape_fw adsp-fw.bin; spe_fw spe_t234.bin; tos tos-optee_t234.img; eks eks.img"  --sdram_config tegra234-p3701-0000-p3737-0000-TE990M-sdram.dts  --cust_info custinfo_out.bin  --secondary_gpt_backup  --bct_backup  --boot_chain A 
diff -uNr ../../bootloader/flash_parameters.txt ../../Linux_for_Tegra/bootloader/flash_parameters.txt
--- ../../bootloader/flash_parameters.txt	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/flash_parameters.txt	2023-04-12 18:26:54.050283959 +0800
@@ -0,0 +1 @@
+ --bl uefi_jetson_with_dtb.bin  --odmdata gbe-uphy-config-0,hsstp-lane-map-3,hsio-uphy-config-16,nvhs-uphy-config-0  --overlay_dtb L4TConfiguration.dtbo,tegra234-p3737-overlay-pcie.dtbo,tegra234-p3737-audio-codec-rt5658-40pin.dtbo,tegra234-p3737-a03-overlay.dtbo,tegra234-p3737-a04-overlay.dtbo,L4TRootfsInfo.dtbo,tegra234-p3737-camera-dual-imx274-overlay.dtbo,tegra234-p3737-camera-e3331-overlay.dtbo,tegra234-p3737-camera-e3333-overlay.dtbo,tegra234-p3737-camera-imx185-overlay.dtbo,tegra234-p3737-camera-imx390-overlay.dtbo  --bldtb tegra234-p3701-0000-p3737-0000.dtb --applet mb1_t234_prod.bin --cmd "flash; reboot"  --cfg flash.xml --chip 0x23 --concat_cpubl_bldtb --cpubl uefi_jetson.bin --device_config tegra234-mb1-bct-device-p3701-0000.dts --misc_config tegra234-mb1-bct-misc-p3701-0000.dts --pinmux_config tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi --gpioint_config tegra234-mb1-bct-gpioint-p3701-0000.dts --pmic_config tegra234-mb1-bct-pmic-p3701-0000.dts --pmc_config tegra234-mb1-bct-padvoltage-p3701-0000-a04.dtsi --deviceprod_config tegra234-mb1-bct-cprod-p3701-0000.dts --prod_config tegra234-mb1-bct-prod-p3701-0000.dts --scr_config tegra234-mb2-bct-scr-p3701-0000.dts --wb0sdram_config tegra234-p3701-0000-p3737-0000-TE990M-wb0sdram.dts --br_cmd_config tegra234-mb1-bct-reset-p3701-0000.dts --dev_params tegra234-br-bct-p3701-0000.dts,tegra234-br-bct_b-p3701-0000.dts --mb2bct_cfg tegra234-mb2-bct-misc-p3701-0000.dts  --bins "psc_fw pscfw_t234_prod.bin; mts_mce mce_flash_o10_cr_prod.bin; mb2_applet applet_t234.bin; mb2_bootloader mb2_t234.bin; xusb_fw xusb_t234_prod.bin; dce_fw display-t234-dce.bin; nvdec nvdec_t234_prod.fw; bpmp_fw bpmp_t234-TE990M-A1_prod.bin; bpmp_fw_dtb tegra234-bpmp-3701-0004-3737-0000.dtb; sce_fw camera-rtcpu-sce.img; rce_fw camera-rtcpu-t234-rce.img; ape_fw adsp-fw.bin; spe_fw spe_t234.bin; tos tos-optee_t234.img; eks eks.img"  --sdram_config tegra234-p3701-0000-p3737-0000-TE990M-sdram.dts  --cust_info custinfo_out.bin  --secondary_gpt_backup  --bct_backup  --boot_chain A 
diff -uNr ../../bootloader/flash_win.bat ../../Linux_for_Tegra/bootloader/flash_win.bat
--- ../../bootloader/flash_win.bat	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/flash_win.bat	2023-04-12 18:27:06.338079547 +0800
@@ -0,0 +1 @@
+python .\win_tools\tegraflash.py  --bl uefi_jetson_with_dtb.bin  --odmdata gbe-uphy-config-0,hsstp-lane-map-3,hsio-uphy-config-16,nvhs-uphy-config-0  --overlay_dtb L4TConfiguration.dtbo,tegra234-p3737-overlay-pcie.dtbo,tegra234-p3737-audio-codec-rt5658-40pin.dtbo,tegra234-p3737-a03-overlay.dtbo,tegra234-p3737-a04-overlay.dtbo,L4TRootfsInfo.dtbo,tegra234-p3737-camera-dual-imx274-overlay.dtbo,tegra234-p3737-camera-e3331-overlay.dtbo,tegra234-p3737-camera-e3333-overlay.dtbo,tegra234-p3737-camera-imx185-overlay.dtbo,tegra234-p3737-camera-imx390-overlay.dtbo  --bldtb tegra234-p3701-0000-p3737-0000.dtb --applet mb1_t234_prod.bin --cmd "flash; reboot"  --cfg flash.xml --chip 0x23 --concat_cpubl_bldtb --cpubl uefi_jetson.bin --device_config tegra234-mb1-bct-device-p3701-0000.dts --misc_config tegra234-mb1-bct-misc-p3701-0000.dts --pinmux_config tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi --gpioint_config tegra234-mb1-bct-gpioint-p3701-0000.dts --pmic_config tegra234-mb1-bct-pmic-p3701-0000.dts --pmc_config tegra234-mb1-bct-padvoltage-p3701-0000-a04.dtsi --deviceprod_config tegra234-mb1-bct-cprod-p3701-0000.dts --prod_config tegra234-mb1-bct-prod-p3701-0000.dts --scr_config tegra234-mb2-bct-scr-p3701-0000.dts --wb0sdram_config tegra234-p3701-0000-p3737-0000-TE990M-wb0sdram.dts --br_cmd_config tegra234-mb1-bct-reset-p3701-0000.dts --dev_params tegra234-br-bct-p3701-0000.dts,tegra234-br-bct_b-p3701-0000.dts --mb2bct_cfg tegra234-mb2-bct-misc-p3701-0000.dts  --bins "psc_fw pscfw_t234_prod.bin; mts_mce mce_flash_o10_cr_prod.bin; mb2_applet applet_t234.bin; mb2_bootloader mb2_t234.bin; xusb_fw xusb_t234_prod.bin; dce_fw display-t234-dce.bin; nvdec nvdec_t234_prod.fw; bpmp_fw bpmp_t234-TE990M-A1_prod.bin; bpmp_fw_dtb tegra234-bpmp-3701-0004-3737-0000.dtb; sce_fw camera-rtcpu-sce.img; rce_fw camera-rtcpu-t234-rce.img; ape_fw adsp-fw.bin; spe_fw spe_t234.bin; tos tos-optee_t234.img; eks eks.img"  --sdram_config tegra234-p3701-0000-p3737-0000-TE990M-sdram.dts  --cust_info custinfo_out.bin  --secondary_gpt_backup  --bct_backup  --boot_chain A 
diff -uNr ../../bootloader/flash.xml ../../Linux_for_Tegra/bootloader/flash.xml
--- ../../bootloader/flash.xml	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/flash.xml	2023-04-12 18:26:54.050283959 +0800
@@ -0,0 +1,707 @@
+<?xml version="1.0"?>
+
+<!-- Nvidia Tegra Partition Layout Version 1.0.0 -->
+
+<partition_layout version="01.00.0000">
+    <device type="spi" instance="0" sector_size="512" num_sectors="131072" >
+        <partition name="BCT" type="boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="A_mb1" type="mb1_bootloader">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb1_t234_prod.bin </filename>
+            <align_boundary> 262144 </align_boundary>
+        </partition>
+        <partition name="A_psc_bl1" type="psc_bl1">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_bl1_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_MB1_BCT" type="mb1_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_MEM_BCT" type="mem_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_tsec-fw" type="tsec_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename>  </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_nvdec" type="nvdec" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> nvdec_t234_prod.fw </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_mb2" type="mb2_bootloader" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_xusb-fw" type="xusb_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> xusb_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_bpmp-fw" type="bpmp_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1572864 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> bpmp_t234-TE990M-A1_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_bpmp-fw-dtb" type="bpmp_fw_dtb" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tegra234-bpmp-3701-0004-3737-0000.dtb </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_psc-fw" type="psc_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> pscfw_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_mts-mce" type="mts_mce" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mce_flash_o10_cr_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_sc7" type="WB0">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> sc7_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_pscrf" type="psc_rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_rf_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_mb2rf" type="mb2rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2rf_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_cpu-bootloader" type="bootloader_stage2" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 3670016 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> uefi_jetson_with_dtb.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_secure-os" type="tos" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tos-optee_t234.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_smm-fw" type="data" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_eks" type="eks" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> eks.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_dce-fw" type="dce_fw" oem_sign="true" compress="true" comp_algo="lz4">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 5242880 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> display-t234-dce.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_spe-fw" type="spe_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 589824 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> spe_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_rce-fw" type="rce_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> camera-rtcpu-t234-rce.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_adsp-fw" type="ape_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> adsp-fw.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_reserved_on_boot" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1376256 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mb1" type="mb1_bootloader">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb1_t234_prod.bin </filename>
+            <align_boundary> 262144 </align_boundary>
+        </partition>
+        <partition name="B_psc_bl1" type="psc_bl1">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_bl1_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_MB1_BCT" type="mb1_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_MEM_BCT" type="mem_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_tsec-fw" type="tsec_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename>  </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_nvdec" type="nvdec" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> nvdec_t234_prod.fw </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mb2" type="mb2_bootloader" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_xusb-fw" type="xusb_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> xusb_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_bpmp-fw" type="bpmp_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1572864 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> bpmp_t234-TE990M-A1_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_bpmp-fw-dtb" type="bpmp_fw_dtb" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tegra234-bpmp-3701-0004-3737-0000.dtb </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_psc-fw" type="psc_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> pscfw_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mts-mce" type="mts_mce" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mce_flash_o10_cr_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_sc7" type="WB0">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> sc7_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_pscrf" type="psc_rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_rf_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mb2rf" type="mb2rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2rf_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_cpu-bootloader" type="bootloader_stage2" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 3670016 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> uefi_jetson_with_dtb.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_secure-os" type="tos" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tos-optee_t234.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_smm-fw" type="data" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_eks" type="eks" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> eks.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_dce-fw" type="dce_fw" oem_sign="true" compress="true" comp_algo="lz4">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 5242880 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> display-t234-dce.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_spe-fw" type="spe_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 589824 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> spe_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_rce-fw" type="rce_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> camera-rtcpu-t234-rce.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_adsp-fw" type="ape_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> adsp-fw.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_reserved_on_boot" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1376256 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="uefi_variables" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="uefi_ftw" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="worm" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <start_location> 0x3F70000 </start_location>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="BCT-boot-chain_backup" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <start_location> 0x3FA0000 </start_location>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="reserved_partition" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="secondary_gpt_backup" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="B_VER" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <start_location> 0x3FD0000 </start_location>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <partition_attribute> 0 </partition_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> qspi_bootblob_ver.txt </filename>
+        </partition>
+        <partition name="A_VER" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <partition_attribute> 0 </partition_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> qspi_bootblob_ver.txt </filename>
+        </partition>
+        <partition name="secondary_gpt" type="secondary_gpt">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 0xFFFFFFFFFFFFFFFF </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+    </device>
+    <device type="sdmmc_user" instance="3" sector_size="512" num_sectors="124321792" >
+        <partition name="master_boot_record" type="protective_master_boot_record">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 512 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="primary_gpt" type="primary_gpt">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 19968 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="A_kernel" id="2" type="kernel">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 134217728 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> boot.img </filename>
+        </partition>
+        <partition name="A_kernel-dtb" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> kernel_tegra234-p3701-0004-p3737-0000.dtb </filename>
+        </partition>
+        <partition name="A_reserved_on_user" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 33161216 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="B_kernel" type="kernel">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 134217728 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> boot.img </filename>
+        </partition>
+        <partition name="B_kernel-dtb" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> kernel_tegra234-p3701-0004-p3737-0000.dtb </filename>
+        </partition>
+        <partition name="B_reserved_on_user" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 33161216 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="recovery" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 83886080 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> recovery.img </filename>
+        </partition>
+        <partition name="recovery-dtb" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tegra234-p3701-0004-p3737-0000.dtb.rec </filename>
+        </partition>
+        <partition name="esp" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 67108864 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> esp.img </filename>
+            <partition_type_guid> C12A7328-F81F-11D2-BA4B-00A0C93EC93B </partition_type_guid>
+            <description> **Required.** EFI system partition with L4T Launcher. </description>
+        </partition>
+        <partition name="reserved" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1073741824 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <description> **Required.** Reserve space in case there is any partition change
+              required in the future, for example, adding new partitions or increasing size
+              of some partitions. </description>
+        </partition>
+        <partition name="APP" id="1" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 59055800320 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x808 </allocation_attribute>
+            <align_boundary> 16384 </align_boundary>
+            <percent_reserved> 0 </percent_reserved>
+            <unique_guid>  </unique_guid>
+            <filename> system.img </filename>
+            <description> **Required.** Contains the rootfs. This partition must be assigned
+              the "1" for id as it is physically put to the end of the device, so that it
+              can be accessed as the fixed known special device `/dev/mmcblk0p1`. </description>
+        </partition>
+        <partition name="secondary_gpt" type="secondary_gpt">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 0xFFFFFFFFFFFFFFFF </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+    </device>
+</partition_layout>
diff -uNr ../../bootloader/flash.xml.sb ../../Linux_for_Tegra/bootloader/flash.xml.sb
--- ../../bootloader/flash.xml.sb	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/flash.xml.sb	2023-04-12 18:27:06.306080093 +0800
@@ -0,0 +1,707 @@
+<?xml version="1.0"?>
+
+<!-- Nvidia Tegra Partition Layout Version 1.0.0 -->
+
+<partition_layout version="01.00.0000">
+    <device type="spi" instance="0" sector_size="512" num_sectors="131072" >
+        <partition name="BCT" type="boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="A_mb1" type="mb1_bootloader">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb1_t234_prod.bin </filename>
+            <align_boundary> 262144 </align_boundary>
+        </partition>
+        <partition name="A_psc_bl1" type="psc_bl1">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_bl1_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_MB1_BCT" type="mb1_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_MEM_BCT" type="mem_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_tsec-fw" type="tsec_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename>  </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_nvdec" type="nvdec" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> nvdec_t234_prod.fw </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_mb2" type="mb2_bootloader" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_xusb-fw" type="xusb_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> xusb_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_bpmp-fw" type="bpmp_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1572864 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> bpmp_t234-TE990M-A1_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_bpmp-fw-dtb" type="bpmp_fw_dtb" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tegra234-bpmp-3701-0004-3737-0000.dtb </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_psc-fw" type="psc_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> pscfw_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_mts-mce" type="mts_mce" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mce_flash_o10_cr_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_sc7" type="WB0">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> sc7_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_pscrf" type="psc_rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_rf_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_mb2rf" type="mb2rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2rf_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_cpu-bootloader" type="bootloader_stage2" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 3670016 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> uefi_jetson_with_dtb.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_secure-os" type="tos" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tos-optee_t234.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_smm-fw" type="data" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_eks" type="eks" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> eks.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_dce-fw" type="dce_fw" oem_sign="true" compress="true" comp_algo="lz4">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 5242880 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> display-t234-dce.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_spe-fw" type="spe_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 589824 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> spe_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_rce-fw" type="rce_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> camera-rtcpu-t234-rce.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_adsp-fw" type="ape_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> adsp-fw.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="A_reserved_on_boot" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1376256 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mb1" type="mb1_bootloader">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb1_t234_prod.bin </filename>
+            <align_boundary> 262144 </align_boundary>
+        </partition>
+        <partition name="B_psc_bl1" type="psc_bl1">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_bl1_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_MB1_BCT" type="mb1_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_MEM_BCT" type="mem_boot_config_table">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_tsec-fw" type="tsec_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename>  </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_nvdec" type="nvdec" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> nvdec_t234_prod.fw </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mb2" type="mb2_bootloader" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_xusb-fw" type="xusb_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> xusb_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_bpmp-fw" type="bpmp_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1572864 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> bpmp_t234-TE990M-A1_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_bpmp-fw-dtb" type="bpmp_fw_dtb" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tegra234-bpmp-3701-0004-3737-0000.dtb </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_psc-fw" type="psc_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> pscfw_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mts-mce" type="mts_mce" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mce_flash_o10_cr_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_sc7" type="WB0">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> sc7_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_pscrf" type="psc_rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> psc_rf_t234_prod.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_mb2rf" type="mb2rf" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 131072 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> mb2rf_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_cpu-bootloader" type="bootloader_stage2" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 3670016 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> uefi_jetson_with_dtb.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_secure-os" type="tos" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 4194304 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tos-optee_t234.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_smm-fw" type="data" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_eks" type="eks" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> eks.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_dce-fw" type="dce_fw" oem_sign="true" compress="true" comp_algo="lz4">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 5242880 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> display-t234-dce.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_spe-fw" type="spe_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 589824 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> spe_t234.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_rce-fw" type="rce_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1048576 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> camera-rtcpu-t234-rce.img </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_adsp-fw" type="ape_fw" oem_sign="true">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 2097152 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> adsp-fw.bin </filename>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="B_reserved_on_boot" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1376256 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="uefi_variables" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 262144 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="uefi_ftw" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="worm" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <start_location> 0x3F70000 </start_location>
+            <size> 196608 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <align_boundary> 65536 </align_boundary>
+        </partition>
+        <partition name="BCT-boot-chain_backup" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <start_location> 0x3FA0000 </start_location>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="reserved_partition" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="secondary_gpt_backup" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="B_VER" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <start_location> 0x3FD0000 </start_location>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <partition_attribute> 0 </partition_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> qspi_bootblob_ver.txt </filename>
+        </partition>
+        <partition name="A_VER" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 65536 </size>
+            <align_boundary> 65536 </align_boundary>
+            <file_system_attribute> 0 </file_system_attribute>
+            <partition_attribute> 0 </partition_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> qspi_bootblob_ver.txt </filename>
+        </partition>
+        <partition name="secondary_gpt" type="secondary_gpt">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 0xFFFFFFFFFFFFFFFF </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+    </device>
+    <device type="sdmmc_user" instance="3" sector_size="512" num_sectors="124321792" >
+        <partition name="master_boot_record" type="protective_master_boot_record">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 512 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="primary_gpt" type="primary_gpt">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 19968 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="A_kernel" id="2" type="kernel">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 134217728 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> boot.img </filename>
+        </partition>
+        <partition name="A_kernel-dtb" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> kernel_tegra234-p3701-0004-p3737-0000.dtb </filename>
+        </partition>
+        <partition name="A_reserved_on_user" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 33161216 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="B_kernel" type="kernel">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 134217728 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> boot.img </filename>
+        </partition>
+        <partition name="B_kernel-dtb" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 786432 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> kernel_tegra234-p3701-0004-p3737-0000.dtb </filename>
+        </partition>
+        <partition name="B_reserved_on_user" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 33161216 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+        <partition name="recovery" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 83886080 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> recovery.img </filename>
+        </partition>
+        <partition name="recovery-dtb" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 524288 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> tegra234-p3701-0004-p3737-0000.dtb.rec </filename>
+        </partition>
+        <partition name="esp" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 67108864 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <filename> esp.img </filename>
+            <partition_type_guid> C12A7328-F81F-11D2-BA4B-00A0C93EC93B </partition_type_guid>
+            <description> **Required.** EFI system partition with L4T Launcher. </description>
+        </partition>
+        <partition name="reserved" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 1073741824 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+            <description> **Required.** Reserve space in case there is any partition change
+              required in the future, for example, adding new partitions or increasing size
+              of some partitions. </description>
+        </partition>
+        <partition name="APP" id="1" type="data">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 59055800320 </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 0x808 </allocation_attribute>
+            <align_boundary> 16384 </align_boundary>
+            <percent_reserved> 0 </percent_reserved>
+            <unique_guid>  </unique_guid>
+            <filename> system.img </filename>
+            <description> **Required.** Contains the rootfs. This partition must be assigned
+              the "1" for id as it is physically put to the end of the device, so that it
+              can be accessed as the fixed known special device `/dev/mmcblk0p1`. </description>
+        </partition>
+        <partition name="secondary_gpt" type="secondary_gpt">
+            <allocation_policy> sequential </allocation_policy>
+            <filesystem_type> basic </filesystem_type>
+            <size> 0xFFFFFFFFFFFFFFFF </size>
+            <file_system_attribute> 0 </file_system_attribute>
+            <allocation_attribute> 8 </allocation_attribute>
+            <percent_reserved> 0 </percent_reserved>
+        </partition>
+    </device>
+</partition_layout>
Binary files ../../bootloader/initrd and ../../Linux_for_Tegra/bootloader/initrd differ
Binary files ../../bootloader/kernel_bootctrl.bin and ../../Linux_for_Tegra/bootloader/kernel_bootctrl.bin differ
Binary files ../../bootloader/kernel_tegra234-p3701-0004-p3737-0000.dtb and ../../Linux_for_Tegra/bootloader/kernel_tegra234-p3701-0004-p3737-0000.dtb differ
Binary files ../../bootloader/kernel_tegra234-p3701-0004-p3737-0000.dtb.sb and ../../Linux_for_Tegra/bootloader/kernel_tegra234-p3701-0004-p3737-0000.dtb.sb differ
Binary files ../../bootloader/L4TConfiguration.dtbo and ../../Linux_for_Tegra/bootloader/L4TConfiguration.dtbo differ
Binary files ../../bootloader/L4TRootfsInfo.dtbo and ../../Linux_for_Tegra/bootloader/L4TRootfsInfo.dtbo differ
Binary files ../../bootloader/__pycache__/t194.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/__pycache__/t194.cpython-38.pyc differ
Binary files ../../bootloader/__pycache__/t234.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/__pycache__/t234.cpython-38.pyc differ
Binary files ../../bootloader/__pycache__/tegraflash_impl_t234.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/__pycache__/tegraflash_impl_t234.cpython-38.pyc differ
Binary files ../../bootloader/__pycache__/tegraflash_internal.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/__pycache__/tegraflash_internal.cpython-38.pyc differ
Binary files ../../bootloader/__pycache__/tegrasign_v3.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/__pycache__/tegrasign_v3.cpython-38.pyc differ
Binary files ../../bootloader/__pycache__/tegrasign_v3_internal.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/__pycache__/tegrasign_v3_internal.cpython-38.pyc differ
Binary files ../../bootloader/__pycache__/tegrasign_v3_util.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/__pycache__/tegrasign_v3_util.cpython-38.pyc differ
Binary files ../../bootloader/pyfdt/__pycache__/pyfdt.cpython-38.pyc and ../../Linux_for_Tegra/bootloader/pyfdt/__pycache__/pyfdt.cpython-38.pyc differ
diff -uNr ../../bootloader/qspi_bootblob_ver.txt ../../Linux_for_Tegra/bootloader/qspi_bootblob_ver.txt
--- ../../bootloader/qspi_bootblob_ver.txt	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/qspi_bootblob_ver.txt	2023-04-12 18:27:04.766106237 +0800
@@ -0,0 +1,6 @@
+NV4
+# R35 , REVISION: 1.0
+BOARDID=3701 BOARDSKU=0004 FAB=500
+20230412173448
+0x230100
+BYTES:85 CRC32:FCBD4D93
Binary files ../../bootloader/recovery.img and ../../Linux_for_Tegra/bootloader/recovery.img differ
Binary files ../../bootloader/recovery.ramdisk and ../../Linux_for_Tegra/bootloader/recovery.ramdisk differ
diff -uNr ../../bootloader/t186ref/BCT/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi ../../Linux_for_Tegra/bootloader/t186ref/BCT/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi
--- ../../bootloader/t186ref/BCT/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi	2022-08-11 11:37:32.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/t186ref/BCT/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi	2023-04-12 18:27:07.750055446 +0800
@@ -362,7 +362,7 @@
 
 			dp_aux_ch0_hpd_pm0 {
 				nvidia,pins = "dp_aux_ch0_hpd_pm0";
-				nvidia,function = "dp";
+				nvidia,function = "rsvd1";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -412,9 +412,9 @@
 
 			dp_aux_ch3_hpd_pm3 {
 				nvidia,pins = "dp_aux_ch3_hpd_pm3";
-				nvidia,function = "eth2";
+				nvidia,function = "rsvd1";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
@@ -438,9 +438,9 @@
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
-			soc_gpio53_pm6 {
+		        soc_gpio53_pm6 {
 				nvidia,pins = "soc_gpio53_pm6";
-				nvidia,function = "eth0";
+				nvidia,function = "rsvd1";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
@@ -458,10 +458,10 @@
 
 			soc_gpio40_pn2 {
 				nvidia,pins = "soc_gpio40_pn2";
-				nvidia,function = "eth1";
+				nvidia,function = "rsvd1";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
@@ -667,7 +667,7 @@
 				nvidia,function = "pe1";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
@@ -917,21 +917,21 @@
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
-			spi2_sck_pcc0 {
+                      	spi2_sck_pcc0 {
 				nvidia,pins = "spi2_sck_pcc0";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_UP>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "spi2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			spi2_miso_pcc1 {
 				nvidia,pins = "spi2_miso_pcc1";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi2";
 				nvidia,pull = <TEGRA_PIN_PULL_UP>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
@@ -939,35 +939,35 @@
 
 			spi2_mosi_pcc2 {
 				nvidia,pins = "spi2_mosi_pcc2";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi2";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			spi2_cs0_pcc3 {
 				nvidia,pins = "spi2_cs0_pcc3";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,function = "spi2";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			can0_dout_paa0 {
 				nvidia,pins = "can0_dout_paa0";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "can0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			can0_din_paa1 {
 				nvidia,pins = "can0_din_paa1";
-				nvidia,function = "rsvd1";
+				nvidia,function = "can0";
 				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -975,15 +975,15 @@
 
 			can1_dout_paa2 {
 				nvidia,pins = "can1_dout_paa2";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "can1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			can1_din_paa3 {
 				nvidia,pins = "can1_din_paa3";
-				nvidia,function = "rsvd1";
+				nvidia,function = "can1";
 				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -992,9 +992,9 @@
 			can1_stb_pbb0 {
 				nvidia,pins = "can1_stb_pbb0";
 				nvidia,function = "rsvd0";
-				nvidia,pull = <TEGRA_PIN_PULL_UP>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			can1_en_pbb1 {
@@ -1040,9 +1040,10 @@
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
-			spi3_sck_py0 {
+			
+                      spi3_sck_py0 {
 				nvidia,pins = "spi3_sck_py0";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi3";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
@@ -1052,39 +1053,39 @@
 
 			spi3_miso_py1 {
 				nvidia,pins = "spi3_miso_py1";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			spi3_mosi_py2 {
 				nvidia,pins = "spi3_mosi_py2";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi3";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			spi3_cs0_py3 {
 				nvidia,pins = "spi3_cs0_py3";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_UP>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
-
+			
 			spi3_cs1_py4 {
 				nvidia,pins = "spi3_cs1_py4";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_UP>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
@@ -1092,19 +1093,19 @@
 
 			uart5_rts_py7 {
 				nvidia,pins = "uart5_rts_py7";
-				nvidia,function = "rsvd1";
+				nvidia,function = "uarte";
 				nvidia,pull = <TEGRA_PIN_PULL_UP>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			uart5_cts_pz0 {
 				nvidia,pins = "uart5_cts_pz0";
-				nvidia,function = "rsvd1";
+				nvidia,function = "uarte";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
@@ -1118,19 +1119,19 @@
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
-			usb_vbus_en1_pz2 {
+						usb_vbus_en1_pz2 {
 				nvidia,pins = "usb_vbus_en1_pz2";
 				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
-			spi1_sck_pz3 {
+spi1_sck_pz3 {
 				nvidia,pins = "spi1_sck_pz3";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi1";
 				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -1140,7 +1141,7 @@
 
 			spi1_miso_pz4 {
 				nvidia,pins = "spi1_miso_pz4";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi1";
 				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -1150,7 +1151,7 @@
 
 			spi1_mosi_pz5 {
 				nvidia,pins = "spi1_mosi_pz5";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi1";
 				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -1160,7 +1161,7 @@
 
 			spi1_cs0_pz6 {
 				nvidia,pins = "spi1_cs0_pz6";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi1";
 				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -1170,7 +1171,7 @@
 
 			spi1_cs1_pz7 {
 				nvidia,pins = "spi1_cs1_pz7";
-				nvidia,function = "rsvd1";
+				nvidia,function = "spi1";
 				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
@@ -1181,7 +1182,7 @@
 			soc_gpio23_pp4 {
 				nvidia,pins = "soc_gpio23_pp4";
 				nvidia,function = "vi0";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
@@ -1191,7 +1192,7 @@
 			soc_gpio25_pp6 {
 				nvidia,pins = "soc_gpio25_pp6";
 				nvidia,function = "vi0";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
@@ -1212,8 +1213,8 @@
 				nvidia,pins = "soc_gpio31_pq4";
 				nvidia,function = "rsvd0";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
@@ -1271,7 +1272,7 @@
 			soc_gpio39_pn1 {
 				nvidia,pins = "soc_gpio39_pn1";
 				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
@@ -1444,14 +1445,14 @@
 				nvidia,function = "rsvd3";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			spi5_cs0_pac3 {
 				nvidia,pins = "spi5_cs0_pac3";
 				nvidia,function = "rsvd3";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
@@ -1469,7 +1470,7 @@
 			soc_gpio58_pac5 {
 				nvidia,pins = "soc_gpio58_pac5";
 				nvidia,function = "rsvd0";
-				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
@@ -1479,16 +1480,16 @@
 				nvidia,pins = "soc_gpio60_pac7";
 				nvidia,function = "rsvd0";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			pex_l0_clkreq_n_pk0 {
-				nvidia,pins = "pex_l0_clkreq_n_pk0";
-				nvidia,function = "rsvd1";
+				nvidia,pins = "pex_l0_clkreq_n_pk0";  //C0
+				nvidia,function = "pe0";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
@@ -1496,14 +1497,14 @@
 
 			pex_l0_rst_n_pk1 {
 				nvidia,pins = "pex_l0_rst_n_pk1";
-				nvidia,function = "rsvd1";
+				nvidia,function = "pe0";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
-
+			
 			pex_l2_clkreq_n_pk4 {
 				nvidia,pins = "pex_l2_clkreq_n_pk4";
 				nvidia,function = "rsvd1";
@@ -1557,29 +1558,29 @@
 			soc_gpio34_pl3 {
 				nvidia,pins = "soc_gpio34_pl3";
 				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
-				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			pex_l7_clkreq_n_pag0 {
 				nvidia,pins = "pex_l7_clkreq_n_pag0";
-				nvidia,function = "rsvd1";
+				nvidia,function = "pe7";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
-			pex_l7_rst_n_pag1 {
+			pex_l7_rst_n_pag1 {                        //C7 
 				nvidia,pins = "pex_l7_rst_n_pag1";
-				nvidia,function = "rsvd1";
+				nvidia,function = "pe7";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
@@ -1664,10 +1665,10 @@
 
 			dap6_din_pa2 {
 				nvidia,pins = "dap6_din_pa2";
-				nvidia,function = "rsvd1";
+				nvidia,function = "rsvd0";
 				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
-				nvidia,tristate = <TEGRA_PIN_DISABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
@@ -1781,21 +1782,21 @@
 			soc_gpio17_pg4 {
 				nvidia,pins = "soc_gpio17_pg4";
 				nvidia,function = "rsvd0";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
 
 			soc_gpio18_pg5 {
 				nvidia,pins = "soc_gpio18_pg5";
 				nvidia,function = "rsvd0";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
 			};
-
+			
 			soc_gpio06_ph2 {
 				nvidia,pins = "soc_gpio06_ph2";
 				nvidia,function = "rsvd0";
@@ -1856,113 +1857,113 @@
 
 			eqos_txc_pe0 {
 				nvidia,pins = "eqos_txc_pe0";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			eqos_td0_pe1 {
 				nvidia,pins = "eqos_td0_pe1";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			eqos_td1_pe2 {
 				nvidia,pins = "eqos_td1_pe2";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			eqos_td2_pe3 {
 				nvidia,pins = "eqos_td2_pe3";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			eqos_td3_pe4 {
 				nvidia,pins = "eqos_td3_pe4";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
 			eqos_tx_ctl_pe5 {
 				nvidia,pins = "eqos_tx_ctl_pe5";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
-
+			
 			eqos_rd0_pe6 {
 				nvidia,pins = "eqos_rd0_pe6";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 			};
 
 			eqos_rd1_pe7 {
 				nvidia,pins = "eqos_rd1_pe7";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 			};
 
 			eqos_rd2_pf0 {
 				nvidia,pins = "eqos_rd2_pf0";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 			};
 
 			eqos_rd3_pf1 {
 				nvidia,pins = "eqos_rd3_pf1";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 			};
 
 			eqos_rx_ctl_pf2 {
 				nvidia,pins = "eqos_rx_ctl_pf2";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 			};
 
 			eqos_rxc_pf3 {
 				nvidia,pins = "eqos_rxc_pf3";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 			};
 
 			eqos_sma_mdio_pf4 {
 				nvidia,pins = "eqos_sma_mdio_pf4";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
-				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
 			};
 
 			eqos_sma_mdc_pf5 {
 				nvidia,pins = "eqos_sma_mdc_pf5";
-				nvidia,function = "rsvd1";
-				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
-				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
 				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
 			};
 
Binary files ../../bootloader/tegra234-bpmp-3701-0004-3737-0000.dtb and ../../Linux_for_Tegra/bootloader/tegra234-bpmp-3701-0004-3737-0000.dtb differ
diff -uNr ../../bootloader/tegra234-br-bct_b-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-br-bct_b-p3701-0000.dts
--- ../../bootloader/tegra234-br-bct_b-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-br-bct_b-p3701-0000.dts	2023-04-12 18:17:49.816376358 +0800
@@ -0,0 +1,37 @@
+/dts-v1/;
+
+/ {
+    brbct {
+        ECID = <0x00000000 0x00000000 0x00000000 0x00000000>;
+        SecureDebugControlEcid = <0>;
+        SecureDebugControlNoneEcid = <0>;
+        u32_non_gpio_select_boot_chain = <1>;
+        u32_num_boot_chains = <4>;
+        preprod_dev_sign = <0>;
+        bf_bl_allbits {
+            bf_bl_gpio_select_boot_chain_1b                = <0>;
+            bf_bl_mb1_debug_production_1b                  = <0>;
+            bf_bl_sc7_rf_debug_production_1b               = <0>;
+            bf_bl_psc_bl_debug_production_1b               = <0>;
+            bf_bl_psc_rf_debug_production_1b               = <0>;
+            bf_bl_psc_fw_debug_production_1b               = <0>;
+            bf_bl_bpmp_debug_production_1b                 = <0>;
+            bf_bl_bpmp_ist_debug_production_1b             = <0>;
+            bf_bl_mce_debug_production_1b                  = <0>;
+            bf_bl_ist_ccplex_debug_production_1b           = <0>;
+            bf_bl_ist_fw_debug_production_1b               = <0>;
+            bf_bl_rtc_rail_violation_detect_1b             = <0>;
+            bf_bl_cust_nv_ccplex_dfd_en_1b                 = <0>;
+            bf_bl_debug_with_test_keys_1b                  = <0>;
+            bf_bl_debug_with_test_keys_during_psc_debug_1b = <0>;
+            bf_bl_disable_bootrom_clock_boost_1b           = <0>;
+            bf_bl_disable_pscrom_clk_boost_1b              = <0>;
+            bf_bl_enable_scpm_reset                        = <0>;
+            bf_bl_skip_oem_auth_diag_boot                  = <0>;
+            bf_bl_diag_boot                                = <0>;
+            bf_bl_bpmp_diag_boot                           = <0>;
+            bf_bl_l0_ist                                   = <0>;
+            bf_bl_l1_ist                                   = <0>;
+        };
+    };
+};
diff -uNr ../../bootloader/tegra234-br-bct-diag-boot.dts ../../Linux_for_Tegra/bootloader/tegra234-br-bct-diag-boot.dts
--- ../../bootloader/tegra234-br-bct-diag-boot.dts	2022-08-11 11:37:32.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-br-bct-diag-boot.dts	2023-04-12 18:26:53.982285065 +0800
@@ -7,7 +7,7 @@
         SecureDebugControlNoneEcid = <0>;
         u32_non_gpio_select_boot_chain = <0>;
         u32_num_boot_chains = <1>;
-        preprod_dev_sign = <1>;
+        preprod_dev_sign = <0>;
         bf_bl_allbits {
             bf_bl_gpio_select_boot_chain_1b                = <0>;
             bf_bl_mb1_debug_production_1b                  = <0>;
diff -uNr ../../bootloader/tegra234-br-bct-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-br-bct-p3701-0000.dts
--- ../../bootloader/tegra234-br-bct-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-br-bct-p3701-0000.dts	2023-04-12 18:26:53.950285584 +0800
@@ -0,0 +1,37 @@
+/dts-v1/;
+
+/ {
+    brbct {
+        ECID = <0x00000000 0x00000000 0x00000000 0x00000000>;
+        SecureDebugControlEcid = <0>;
+        SecureDebugControlNoneEcid = <0>;
+        u32_non_gpio_select_boot_chain = <0>;
+        u32_num_boot_chains = <4>;
+        preprod_dev_sign = <0>;
+        bf_bl_allbits {
+            bf_bl_gpio_select_boot_chain_1b                = <0>;
+            bf_bl_mb1_debug_production_1b                  = <0>;
+            bf_bl_sc7_rf_debug_production_1b               = <0>;
+            bf_bl_psc_bl_debug_production_1b               = <0>;
+            bf_bl_psc_rf_debug_production_1b               = <0>;
+            bf_bl_psc_fw_debug_production_1b               = <0>;
+            bf_bl_bpmp_debug_production_1b                 = <0>;
+            bf_bl_bpmp_ist_debug_production_1b             = <0>;
+            bf_bl_mce_debug_production_1b                  = <0>;
+            bf_bl_ist_ccplex_debug_production_1b           = <0>;
+            bf_bl_ist_fw_debug_production_1b               = <0>;
+            bf_bl_rtc_rail_violation_detect_1b             = <0>;
+            bf_bl_cust_nv_ccplex_dfd_en_1b                 = <0>;
+            bf_bl_debug_with_test_keys_1b                  = <0>;
+            bf_bl_debug_with_test_keys_during_psc_debug_1b = <0>;
+            bf_bl_disable_bootrom_clock_boost_1b           = <0>;
+            bf_bl_disable_pscrom_clk_boost_1b              = <0>;
+            bf_bl_enable_scpm_reset                        = <0>;
+            bf_bl_skip_oem_auth_diag_boot                  = <0>;
+            bf_bl_diag_boot                                = <0>;
+            bf_bl_bpmp_diag_boot                           = <0>;
+            bf_bl_l0_ist                                   = <0>;
+            bf_bl_l1_ist                                   = <0>;
+        };
+    };
+};
diff -uNr ../../bootloader/tegra234-mb1-bct-cprod-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-cprod-p3701-0000.dts
--- ../../bootloader/tegra234-mb1-bct-cprod-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-cprod-p3701-0000.dts	2023-04-12 18:27:01.158166903 +0800
@@ -0,0 +1,27 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+/*
+# CFG Version 1.0
+# This File contains the configuration of multiple rails.
+*/
+/dts-v1/;
+
+/ {
+/* Placeholder currently. Data must be populated once available */
+    deviceprod {
+        major = <1>;
+        minor = <0>;
+    };
+};
+
diff -uNr ../../bootloader/tegra234-mb1-bct-device-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-device-p3701-0000.dts
--- ../../bootloader/tegra234-mb1-bct-device-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-device-p3701-0000.dts	2023-04-12 18:26:59.910187695 +0800
@@ -0,0 +1,21 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/*
+# CFG Version 1.0
+# This File contains the storage device parameters.
+*/
+/dts-v1/;
+
+#include "tegra234-mb1-bct-device-common.dtsi"
diff -uNr ../../bootloader/tegra234-mb1-bct-gpioint-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-gpioint-p3701-0000.dts
--- ../../bootloader/tegra234-mb1-bct-gpioint-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-gpioint-p3701-0000.dts	2023-04-12 18:27:01.146167105 +0800
@@ -0,0 +1,270 @@
+/*
+ # Device specific informations.
+ # This file is manual edited file and have list of controller specific
+ # prod configruations.
+ */
+/dts-v1/;
+
+/ {
+    gpio-intmap {
+        major = <1>;
+        minor = <0>;
+        port@A {
+            pin-0-int-line = <0>; // GPIO A0 to INT0
+            pin-1-int-line = <0>; // GPIO A1 to INT0
+            pin-2-int-line = <0>; // GPIO A2 to INT0
+            pin-3-int-line = <0>; // GPIO A3 to INT0
+            pin-4-int-line = <0>; // GPIO A4 to INT0
+            pin-5-int-line = <0>; // GPIO A5 to INT0
+            pin-6-int-line = <0>; // GPIO A6 to INT0
+            pin-7-int-line = <0>; // GPIO A7 to INT0
+        };
+        port@B {
+            pin-0-int-line = <0>; // GPIO B0 to INT0
+        };
+        port@C {
+            pin-0-int-line = <0>; // GPIO C0 to INT0
+            pin-1-int-line = <0>; // GPIO C1 to INT0
+            pin-2-int-line = <0>; // GPIO C2 to INT0
+            pin-3-int-line = <0>; // GPIO C3 to INT0
+            pin-4-int-line = <0>; // GPIO C4 to INT0
+            pin-5-int-line = <0>; // GPIO C5 to INT0
+            pin-6-int-line = <0>; // GPIO C6 to INT0
+            pin-7-int-line = <0>; // GPIO C7 to INT0
+        };
+        port@D {
+            pin-0-int-line = <0>; // GPIO D0 to INT0
+            pin-1-int-line = <0>; // GPIO D1 to INT0
+            pin-2-int-line = <0>; // GPIO D2 to INT0
+            pin-3-int-line = <0>; // GPIO D3 to INT0
+        };
+        port@E {
+            pin-0-int-line = <0>; // GPIO D0 to INT0
+            pin-1-int-line = <0>; // GPIO D1 to INT0
+            pin-2-int-line = <0>; // GPIO D2 to INT0
+            pin-3-int-line = <0>; // GPIO D3 to INT0
+            pin-4-int-line = <0>; // GPIO D4 to INT0
+            pin-5-int-line = <0>; // GPIO D5 to INT0
+            pin-6-int-line = <0>; // GPIO D6 to INT0
+            pin-7-int-line = <0>; // GPIO D7 to INT0
+        };
+        port@F {
+            pin-0-int-line = <0>; // GPIO F0 to INT0
+            pin-1-int-line = <0>; // GPIO F1 to INT0
+            pin-2-int-line = <0>; // GPIO F2 to INT0
+            pin-3-int-line = <0>; // GPIO F3 to INT0
+            pin-4-int-line = <0>; // GPIO F4 to INT0
+            pin-5-int-line = <0>; // GPIO F5 to INT0
+        };
+        port@G {
+            pin-0-int-line = <0>; // GPIO G0 to INT0
+            pin-1-int-line = <0>; // GPIO G1 to INT0
+            pin-2-int-line = <0>; // GPIO G2 to INT0
+            pin-3-int-line = <0>; // GPIO G3 to INT0
+            pin-4-int-line = <0>; // GPIO G4 to INT0
+            pin-5-int-line = <0>; // GPIO G5 to INT0
+            pin-6-int-line = <0>; // GPIO G6 to INT0
+            pin-7-int-line = <0>; // GPIO G7 to INT0
+        };
+        port@H {
+            pin-0-int-line = <0>; // GPIO H0 to INT0
+            pin-1-int-line = <0>; // GPIO H1 to INT0
+            pin-2-int-line = <0>; // GPIO H2 to INT0
+            pin-3-int-line = <0>; // GPIO H3 to INT0
+            pin-4-int-line = <0>; // GPIO H4 to INT0
+            pin-5-int-line = <0>; // GPIO H5 to INT0
+            pin-6-int-line = <0>; // GPIO H6 to INT0
+            pin-7-int-line = <0>; // GPIO H7 to INT0
+        };
+        port@I {
+            pin-0-int-line = <0>; // GPIO I0 to INT0
+            pin-1-int-line = <0>; // GPIO I1 to INT0
+            pin-2-int-line = <0>; // GPIO I2 to INT0
+            pin-3-int-line = <0>; // GPIO I3 to INT0
+            pin-4-int-line = <0>; // GPIO I4 to INT0
+            pin-5-int-line = <0>; // GPIO I5 to INT0
+            pin-6-int-line = <0>; // GPIO I6 to INT0
+        };
+        port@J {
+            pin-0-int-line = <0>; // GPIO J0 to INT0
+            pin-1-int-line = <0>; // GPIO J1 to INT0
+            pin-2-int-line = <0>; // GPIO J2 to INT0
+            pin-3-int-line = <0>; // GPIO J3 to INT0
+            pin-4-int-line = <0>; // GPIO J4 to INT0
+            pin-5-int-line = <0>; // GPIO J5 to INT0
+        };
+        port@K {
+            pin-0-int-line = <0>; // GPIO K0 to INT0
+            pin-1-int-line = <0>; // GPIO K1 to INT0
+            pin-2-int-line = <0>; // GPIO K2 to INT0
+            pin-3-int-line = <0>; // GPIO K3 to INT0
+            pin-4-int-line = <0>; // GPIO K4 to INT0
+            pin-5-int-line = <0>; // GPIO K5 to INT0
+            pin-6-int-line = <0>; // GPIO K6 to INT0
+            pin-7-int-line = <0>; // GPIO K7 to INT0
+        };
+        port@L {
+            pin-0-int-line = <0>; // GPIO L0 to INT0
+            pin-1-int-line = <0>; // GPIO L1 to INT0
+            pin-2-int-line = <0>; // GPIO L2 to INT0
+            pin-3-int-line = <0>; // GPIO L3 to INT0
+        };
+        port@M {
+            pin-0-int-line = <0>; // GPIO M0 to INT0
+            pin-1-int-line = <0>; // GPIO M1 to INT0
+            pin-2-int-line = <0>; // GPIO M2 to INT0
+            pin-3-int-line = <0>; // GPIO M3 to INT0
+            pin-4-int-line = <0>; // GPIO M4 to INT0
+            pin-5-int-line = <0>; // GPIO M5 to INT0
+            pin-6-int-line = <0>; // GPIO M6 to INT0
+            pin-7-int-line = <0>; // GPIO M7 to INT0
+        };
+        port@N {
+            pin-0-int-line = <0>; // GPIO N0 to INT0
+            pin-1-int-line = <0>; // GPIO N1 to INT0
+            pin-2-int-line = <0>; // GPIO N2 to INT0
+            pin-3-int-line = <0>; // GPIO N3 to INT0
+            pin-4-int-line = <0>; // GPIO N4 to INT0
+            pin-5-int-line = <0>; // GPIO N5 to INT0
+            pin-6-int-line = <0>; // GPIO N6 to INT0
+            pin-7-int-line = <0>; // GPIO N7 to INT0
+        };
+        port@P {
+            pin-0-int-line = <0>; // GPIO P0 to INT0
+            pin-1-int-line = <0>; // GPIO P1 to INT0
+            pin-2-int-line = <0>; // GPIO P2 to INT0
+            pin-3-int-line = <0>; // GPIO P3 to INT0
+            pin-4-int-line = <0>; // GPIO P4 to INT0
+            pin-5-int-line = <0>; // GPIO P5 to INT0
+            pin-6-int-line = <0>; // GPIO P6 to INT0
+            pin-7-int-line = <0>; // GPIO P7 to INT0
+        };
+        port@Q {
+            pin-0-int-line = <0>; // GPIO Q0 to INT0
+            pin-1-int-line = <0>; // GPIO Q1 to INT0
+            pin-2-int-line = <0>; // GPIO Q2 to INT0
+            pin-3-int-line = <0>; // GPIO Q3 to INT0
+            pin-4-int-line = <0>; // GPIO Q4 to INT0
+            pin-5-int-line = <0>; // GPIO Q5 to INT0
+            pin-6-int-line = <0>; // GPIO Q6 to INT0
+            pin-7-int-line = <0>; // GPIO Q7 to INT0
+        };
+        port@R {
+            pin-0-int-line = <0>; // GPIO R0 to INT0
+            pin-1-int-line = <0>; // GPIO R1 to INT0
+            pin-2-int-line = <0>; // GPIO R2 to INT0
+            pin-3-int-line = <0>; // GPIO R3 to INT0
+            pin-4-int-line = <0>; // GPIO R4 to INT0
+            pin-5-int-line = <0>; // GPIO R5 to INT0
+        };
+        port@X {
+            pin-0-int-line = <0>; // GPIO X0 to INT0
+            pin-1-int-line = <0>; // GPIO X1 to INT0
+            pin-2-int-line = <0>; // GPIO X2 to INT0
+            pin-3-int-line = <0>; // GPIO X3 to INT0
+            pin-4-int-line = <0>; // GPIO X4 to INT0
+            pin-5-int-line = <0>; // GPIO X5 to INT0
+            pin-6-int-line = <0>; // GPIO X6 to INT0
+            pin-7-int-line = <0>; // GPIO X7 to INT0
+        };
+        port@Y {
+            pin-0-int-line = <0>; // GPIO Y0 to INT0
+            pin-1-int-line = <0>; // GPIO Y1 to INT0
+            pin-2-int-line = <0>; // GPIO Y2 to INT0
+            pin-3-int-line = <0>; // GPIO Y3 to INT0
+            pin-4-int-line = <0>; // GPIO Y4 to INT0
+            pin-5-int-line = <0>; // GPIO Y5 to INT0
+            pin-6-int-line = <0>; // GPIO Y6 to INT0
+            pin-7-int-line = <0>; // GPIO Y7 to INT0
+        };
+        port@Z {
+            pin-0-int-line = <0>; // GPIO Z0 to INT0
+            pin-1-int-line = <0>; // GPIO Z1 to INT0
+            pin-2-int-line = <0>; // GPIO Z2 to INT0
+            pin-3-int-line = <0>; // GPIO Z3 to INT0
+            pin-4-int-line = <0>; // GPIO Z4 to INT0
+            pin-5-int-line = <0>; // GPIO Z5 to INT0
+            pin-6-int-line = <0>; // GPIO Z6 to INT0
+            pin-7-int-line = <0>; // GPIO Z7 to INT0
+        };
+        port@AC {
+            pin-0-int-line = <0>; // GPIO AC0 to INT0
+            pin-1-int-line = <0>; // GPIO AC1 to INT0
+            pin-2-int-line = <0>; // GPIO AC2 to INT0
+            pin-3-int-line = <0>; // GPIO AC3 to INT0
+            pin-4-int-line = <0>; // GPIO AC4 to INT0
+            pin-5-int-line = <0>; // GPIO AC5 to INT0
+            pin-6-int-line = <0>; // GPIO AC6 to INT0
+            pin-7-int-line = <0>; // GPIO AC7 to INT0
+        };
+        port@AD {
+            pin-0-int-line = <0>; // GPIO AD0 to INT0
+            pin-1-int-line = <0>; // GPIO AD1 to INT0
+            pin-2-int-line = <0>; // GPIO AD2 to INT0
+            pin-3-int-line = <0>; // GPIO AD3 to INT0
+        };
+        port@AE {
+            pin-0-int-line = <0>; // GPIO AE0 to INT0
+            pin-1-int-line = <0>; // GPIO AE1 to INT0
+        };
+        port@AF {
+            pin-0-int-line = <0>; // GPIO AF0 to INT0
+            pin-1-int-line = <0>; // GPIO AF1 to INT0
+            pin-2-int-line = <0>; // GPIO AF2 to INT0
+            pin-3-int-line = <0>; // GPIO AF3 to INT0
+        };
+        port@AG {
+            pin-0-int-line = <0>; // GPIO AG0 to INT0
+            pin-1-int-line = <0>; // GPIO AG1 to INT0
+            pin-2-int-line = <0>; // GPIO AG2 to INT0
+            pin-3-int-line = <0>; // GPIO AG3 to INT0
+            pin-4-int-line = <0>; // GPIO AG4 to INT0
+            pin-5-int-line = <0>; // GPIO AG5 to INT0
+            pin-6-int-line = <0>; // GPIO AG6 to INT0
+            pin-7-int-line = <0>; // GPIO AG7 to INT0
+        };
+        port@AA {
+            pin-0-int-line = <4>; // GPIO AA0 to INT0
+            pin-1-int-line = <4>; // GPIO AA1 to INT0
+            pin-2-int-line = <4>; // GPIO AA2 to INT0
+            pin-3-int-line = <4>; // GPIO AA3 to INT0
+            pin-4-int-line = <4>; // GPIO AA4 to INT0
+            pin-5-int-line = <4>; // GPIO AA5 to INT0
+            pin-6-int-line = <4>; // GPIO AA6 to INT0
+            pin-7-int-line = <4>; // GPIO AA7 to INT0
+        };
+        port@BB {
+            pin-0-int-line = <4>; // GPIO BB0 to INT0
+            pin-1-int-line = <4>; // GPIO BB1 to INT0
+            pin-2-int-line = <4>; // GPIO BB2 to INT0
+            pin-3-int-line = <4>; // GPIO BB3 to INT0
+        };
+        port@CC {
+            pin-0-int-line = <4>; // GPIO CC0 to INT0
+            pin-1-int-line = <4>; // GPIO CC1 to INT0
+            pin-2-int-line = <4>; // GPIO CC2 to INT0
+            pin-3-int-line = <4>; // GPIO CC3 to INT0
+            pin-4-int-line = <4>; // GPIO CC4 to INT0
+            pin-5-int-line = <4>; // GPIO CC5 to INT0
+            pin-6-int-line = <4>; // GPIO CC6 to INT0
+            pin-7-int-line = <4>; // GPIO CC7 to INT0
+        };
+        port@DD {
+            pin-0-int-line = <4>; // GPIO DD0 to INT0
+            pin-1-int-line = <4>; // GPIO DD1 to INT0
+            pin-2-int-line = <4>; // GPIO DD2 to INT0
+        };
+        port@EE {
+            pin-0-int-line = <4>; // GPIO EE0 to INT0
+            pin-1-int-line = <4>; // GPIO EE1 to INT0
+            pin-3-int-line = <4>; // GPIO EE3 to INT0
+            pin-4-int-line = <4>; // GPIO EE4 to INT0
+            pin-5-int-line = <4>; // GPIO EE5 to INT0
+            pin-6-int-line = <4>; // GPIO EE6 to INT0
+            pin-7-int-line = <4>; // GPIO EE7 to INT0
+         };
+       port@GG {
+             pin-0-int-line = <4>; // GPIO GG0 to INT0
+        };
+    };
+};
diff -uNr ../../bootloader/tegra234-mb1-bct-gpio-p3701-0000-a04.dtsi ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-gpio-p3701-0000-a04.dtsi
--- ../../bootloader/tegra234-mb1-bct-gpio-p3701-0000-a04.dtsi	2022-08-11 11:37:32.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-gpio-p3701-0000-a04.dtsi	2023-04-12 18:27:06.366079071 +0800
@@ -24,16 +24,16 @@
 		gpio_main_default: default {
 			gpio-input = <
 				TEGRA234_MAIN_GPIO(B, 0)
-				TEGRA234_MAIN_GPIO(Y, 3)
-				TEGRA234_MAIN_GPIO(Y, 4)
+				//TEGRA234_MAIN_GPIO(Y, 3)
+				//TEGRA234_MAIN_GPIO(Y, 4)
 				TEGRA234_MAIN_GPIO(Y, 7)
 				TEGRA234_MAIN_GPIO(Z, 1)
-				TEGRA234_MAIN_GPIO(Z, 2)
-				TEGRA234_MAIN_GPIO(Z, 3)
-				TEGRA234_MAIN_GPIO(Z, 4)
-				TEGRA234_MAIN_GPIO(Z, 5)
-				TEGRA234_MAIN_GPIO(Z, 6)
-				TEGRA234_MAIN_GPIO(Z, 7)
+				//TEGRA234_MAIN_GPIO(Z, 2)
+				//TEGRA234_MAIN_GPIO(Z, 3)
+				//TEGRA234_MAIN_GPIO(Z, 4)
+				//TEGRA234_MAIN_GPIO(Z, 5)
+				//TEGRA234_MAIN_GPIO(Z, 6)
+				//TEGRA234_MAIN_GPIO(Z, 7)
 				TEGRA234_MAIN_GPIO(P, 4)
 				TEGRA234_MAIN_GPIO(P, 6)
 				TEGRA234_MAIN_GPIO(Q, 6)
@@ -41,6 +41,7 @@
 				TEGRA234_MAIN_GPIO(R, 1)
 				TEGRA234_MAIN_GPIO(N, 4)
 				TEGRA234_MAIN_GPIO(N, 1)
+				TEGRA234_MAIN_GPIO(M, 0)
 				TEGRA234_MAIN_GPIO(G, 0)
 				TEGRA234_MAIN_GPIO(G, 1)
 				TEGRA234_MAIN_GPIO(G, 2)
@@ -51,17 +52,17 @@
 				TEGRA234_MAIN_GPIO(I, 0)
 				TEGRA234_MAIN_GPIO(I, 1)
 				TEGRA234_MAIN_GPIO(I, 2)
-				TEGRA234_MAIN_GPIO(AC, 3)
+				//TEGRA234_MAIN_GPIO(AC, 3)
 				TEGRA234_MAIN_GPIO(AC, 4)
-				TEGRA234_MAIN_GPIO(AC, 5)
+				//TEGRA234_MAIN_GPIO(AC, 5)
 				TEGRA234_MAIN_GPIO(K, 0)
-				TEGRA234_MAIN_GPIO(K, 1)
+				//TEGRA234_MAIN_GPIO(K, 1)
 				TEGRA234_MAIN_GPIO(K, 6)
 				TEGRA234_MAIN_GPIO(K, 7)
 				TEGRA234_MAIN_GPIO(L, 2)
-				TEGRA234_MAIN_GPIO(L, 3)
+				//TEGRA234_MAIN_GPIO(L, 3)
 				TEGRA234_MAIN_GPIO(AG, 0)
-				TEGRA234_MAIN_GPIO(AG, 1)
+				//TEGRA234_MAIN_GPIO(AG, 1)
 				TEGRA234_MAIN_GPIO(AG, 2)
 				TEGRA234_MAIN_GPIO(AG, 3)
 				TEGRA234_MAIN_GPIO(AG, 6)
@@ -72,7 +73,7 @@
 			gpio-output-low = <
 				TEGRA234_MAIN_GPIO(X, 0)
 				TEGRA234_MAIN_GPIO(X, 1)
-				TEGRA234_MAIN_GPIO(Q, 4)
+				//TEGRA234_MAIN_GPIO(Q, 4)
 				TEGRA234_MAIN_GPIO(N, 3)
 				TEGRA234_MAIN_GPIO(H, 1)
 				TEGRA234_MAIN_GPIO(H, 3)
@@ -83,16 +84,18 @@
 				TEGRA234_MAIN_GPIO(AC, 1)
 				TEGRA234_MAIN_GPIO(AC, 2)
 				TEGRA234_MAIN_GPIO(A, 1)
-				TEGRA234_MAIN_GPIO(A, 2)
+				//fhjTEGRA234_MAIN_GPIO(A, 2)
+				TEGRA234_MAIN_GPIO(AD, 0)
+				TEGRA234_MAIN_GPIO(AD, 1)
 				>;
 			gpio-output-high = <
-				TEGRA234_MAIN_GPIO(Y, 0)
-				TEGRA234_MAIN_GPIO(Y, 1)
-				TEGRA234_MAIN_GPIO(Y, 2)
+				//TEGRA234_MAIN_GPIO(Y, 0)
+				//TEGRA234_MAIN_GPIO(Y, 1)
+				//TEGRA234_MAIN_GPIO(Y, 2)
 				TEGRA234_MAIN_GPIO(Z, 0)
-				TEGRA234_MAIN_GPIO(Q, 1)
+				//TEGRA234_MAIN_GPIO(Q, 1)
 				TEGRA234_MAIN_GPIO(G, 3)
-				TEGRA234_MAIN_GPIO(AC, 7)
+				//TEGRA234_MAIN_GPIO(AC, 7)
 				TEGRA234_MAIN_GPIO(K, 5)
 				TEGRA234_MAIN_GPIO(A, 0)
 				TEGRA234_MAIN_GPIO(A, 3)
@@ -109,18 +112,18 @@
 				TEGRA234_AON_GPIO(EE, 6)
 				TEGRA234_AON_GPIO(EE, 2)
 				TEGRA234_AON_GPIO(EE, 4)
-				TEGRA234_AON_GPIO(CC, 0)
-				TEGRA234_AON_GPIO(CC, 1)
-				TEGRA234_AON_GPIO(AA, 0)
-				TEGRA234_AON_GPIO(AA, 1)
-				TEGRA234_AON_GPIO(AA, 2)
-				TEGRA234_AON_GPIO(AA, 3)
-				TEGRA234_AON_GPIO(BB, 0)
+				//TEGRA234_AON_GPIO(CC, 0)
+				//TEGRA234_AON_GPIO(CC, 1)
+				//TEGRA234_AON_GPIO(AA, 0)
+				//TEGRA234_AON_GPIO(AA, 1)
+				//TEGRA234_AON_GPIO(AA, 2)
+				//TEGRA234_AON_GPIO(AA, 3)
 				TEGRA234_AON_GPIO(BB, 1)
 				>;
 			gpio-output-low = <
-				TEGRA234_AON_GPIO(CC, 2)
-				TEGRA234_AON_GPIO(CC, 3)
+				TEGRA234_AON_GPIO(BB, 0)
+				//TEGRA234_AON_GPIO(CC, 2)
+				//TEGRA234_AON_GPIO(CC, 3)
 				>;
 			gpio-output-high = <
 				TEGRA234_AON_GPIO(BB, 3)
diff -uNr ../../bootloader/tegra234-mb1-bct-misc-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-misc-p3701-0000.dts
--- ../../bootloader/tegra234-mb1-bct-misc-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-misc-p3701-0000.dts	2023-04-12 18:27:01.078168242 +0800
@@ -0,0 +1,40 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegrabl_carveout_id.h"
+#include "tegra234-mb1-bct-misc-common.dtsi"
+#include "tegra234-mb1-bct-carveout-l4t.dtsi"
+
+/ {
+    misc {
+        disable_sc7 = <0>;
+        enable_tsec = <0>;
+        vmon {
+            vdd_soc {
+                int {
+                    vmin_threshold = <0x17>;
+                    vmax_threshold = <0x76>;
+                };
+            };
+            vdd_cpu {
+                int {
+                    vmin_threshold = <0x14>;
+                    vmax_threshold = <0x7b>;
+                };
+            };
+        };
+    };
+};
diff -uNr ../../bootloader/tegra234-mb1-bct-padvoltage-p3701-0000-a04.dtsi ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-padvoltage-p3701-0000-a04.dtsi
--- ../../bootloader/tegra234-mb1-bct-padvoltage-p3701-0000-a04.dtsi	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-padvoltage-p3701-0000-a04.dtsi	2023-04-12 18:27:01.158166903 +0800
@@ -0,0 +1,53 @@
+/*This dtsi file was generated by jetson_agx_orin.xlsm Revision: 1.1 */
+/*
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#define IO_PAD_VOLTAGE_1_2V 1200000
+#define IO_PAD_VOLTAGE_1_8V 1800000
+#define IO_PAD_VOLTAGE_3_3V 3300000
+/dts-v1/;
+/ {
+	pmc@c360000 {
+		io-pad-defaults {
+			sdmmc1_hv {
+				nvidia,io-pad-init-voltage = <IO_PAD_VOLTAGE_3_3V>;
+			};
+
+			eqos {
+				nvidia,io-pad-init-voltage = <IO_PAD_VOLTAGE_1_8V>;
+			};
+
+			qspi {
+				nvidia,io-pad-init-voltage = <IO_PAD_VOLTAGE_1_8V>;
+			};
+
+			g2 {
+				nvidia,io-pad-init-voltage = <IO_PAD_VOLTAGE_1_8V>;
+			};
+
+			ao_hv {
+				nvidia,io-pad-init-voltage = <IO_PAD_VOLTAGE_3_3V>;
+			};
+
+			g9 {
+				nvidia,io-pad-init-voltage = <IO_PAD_VOLTAGE_3_3V>;
+			};
+
+			ufs {
+				nvidia,io-pad-init-voltage = <IO_PAD_VOLTAGE_1_2V>;
+			};
+
+		};
+	};
+};
diff -uNr ../../bootloader/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi
--- ../../bootloader/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-pinmux-p3701-0000-a04.dtsi	2023-04-12 18:27:01.066168444 +0800
@@ -0,0 +1,2144 @@
+/*This dtsi file was generated by jetson_agx_orin.xlsm Revision: 1.1 */
+/*
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "pinctrl-tegra.h"
+#include "tegra234-mb1-bct-gpio-p3701-0000-a04.dtsi"
+
+/ {
+	pinmux@2430000 {
+		pinctrl-names = "default", "drive", "unused";
+		pinctrl-0 = <&pinmux_default>;
+		pinctrl-1 = <&drive_default>;
+		pinctrl-2 = <&pinmux_unused_lowpower>;
+
+		pinmux_default: common {
+			/* SFIO Pin Configuration */
+			shutdown_n {
+				nvidia,pins = "shutdown_n";
+				nvidia,function = "shutdown";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			batt_oc_pee3 {
+				nvidia,pins = "batt_oc_pee3";
+				nvidia,function = "soc";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			hdmi_cec_pgg0 {
+				nvidia,pins = "hdmi_cec_pgg0";
+				nvidia,function = "hdmi";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			touch_clk_pcc4 {
+				nvidia,pins = "touch_clk_pcc4";
+				nvidia,function = "gp";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart3_tx_pcc5 {
+				nvidia,pins = "uart3_tx_pcc5";
+				nvidia,function = "uartc";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart3_rx_pcc6 {
+				nvidia,pins = "uart3_rx_pcc6";
+				nvidia,function = "uartc";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gen2_i2c_scl_pcc7 {
+				nvidia,pins = "gen2_i2c_scl_pcc7";
+				nvidia,function = "i2c2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gen2_i2c_sda_pdd0 {
+				nvidia,pins = "gen2_i2c_sda_pdd0";
+				nvidia,function = "i2c2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gen8_i2c_scl_pdd1 {
+				nvidia,pins = "gen8_i2c_scl_pdd1";
+				nvidia,function = "i2c8";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gen8_i2c_sda_pdd2 {
+				nvidia,pins = "gen8_i2c_sda_pdd2";
+				nvidia,function = "i2c8";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			can0_stb_paa4 {
+				nvidia,pins = "can0_stb_paa4";
+				nvidia,function = "tsc";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can0_err_paa7 {
+				nvidia,pins = "can0_err_paa7";
+				nvidia,function = "tsc";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio50_pbb2 {
+				nvidia,pins = "soc_gpio50_pbb2";
+				nvidia,function = "tsc";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			gp_pwm2_px2 {
+				nvidia,pins = "gp_pwm2_px2";
+				nvidia,function = "gp";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gp_pwm3_px3 {
+				nvidia,pins = "gp_pwm3_px3";
+				nvidia,function = "gp";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart2_tx_px4 {
+				nvidia,pins = "uart2_tx_px4";
+				nvidia,function = "uartb";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart2_rx_px5 {
+				nvidia,pins = "uart2_rx_px5";
+				nvidia,function = "uartb";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart2_rts_px6 {
+				nvidia,pins = "uart2_rts_px6";
+				nvidia,function = "uartb";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart2_cts_px7 {
+				nvidia,pins = "uart2_cts_px7";
+				nvidia,function = "uartb";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart5_tx_py5 {
+				nvidia,pins = "uart5_tx_py5";
+				nvidia,function = "uarte";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart5_rx_py6 {
+				nvidia,pins = "uart5_rx_py6";
+				nvidia,function = "uarte";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			extperiph1_clk_pp0 {
+				nvidia,pins = "extperiph1_clk_pp0";
+				nvidia,function = "extperiph1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			extperiph2_clk_pp1 {
+				nvidia,pins = "extperiph2_clk_pp1";
+				nvidia,function = "extperiph2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			cam_i2c_scl_pp2 {
+				nvidia,pins = "cam_i2c_scl_pp2";
+				nvidia,function = "i2c3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			cam_i2c_sda_pp3 {
+				nvidia,pins = "cam_i2c_sda_pp3";
+				nvidia,function = "i2c3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio24_pp5 {
+				nvidia,pins = "soc_gpio24_pp5";
+				nvidia,function = "soc";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pwr_i2c_scl_pp7 {
+				nvidia,pins = "pwr_i2c_scl_pp7";
+				nvidia,function = "i2c5";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pwr_i2c_sda_pq0 {
+				nvidia,pins = "pwr_i2c_sda_pq0";
+				nvidia,function = "i2c5";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio29_pq2 {
+				nvidia,pins = "soc_gpio29_pq2";
+				nvidia,function = "nv";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio32_pq5 {
+				nvidia,pins = "soc_gpio32_pq5";
+				nvidia,function = "extperiph3";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio37_pr0 {
+				nvidia,pins = "soc_gpio37_pr0";
+				nvidia,function = "gp";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart1_tx_pr2 {
+				nvidia,pins = "uart1_tx_pr2";
+				nvidia,function = "uarta";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart1_rx_pr3 {
+				nvidia,pins = "uart1_rx_pr3";
+				nvidia,function = "uarta";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart1_rts_pr4 {
+				nvidia,pins = "uart1_rts_pr4";
+				nvidia,function = "uarta";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart1_cts_pr5 {
+				nvidia,pins = "uart1_cts_pr5";
+				nvidia,function = "uarta";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch0_hpd_pm0 {
+				nvidia,pins = "dp_aux_ch0_hpd_pm0";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch1_hpd_pm1 {
+				nvidia,pins = "dp_aux_ch1_hpd_pm1";
+				nvidia,function = "eth3";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch2_hpd_pm2 {
+				nvidia,pins = "dp_aux_ch2_hpd_pm2";
+				nvidia,function = "eth3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch3_p_pn7 {
+				nvidia,pins = "dp_aux_ch3_p_pn7";
+				nvidia,function = "i2c9";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch3_n_pn0 {
+				nvidia,pins = "dp_aux_ch3_n_pn0";
+				nvidia,function = "i2c9";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch3_hpd_pm3 {
+				nvidia,pins = "dp_aux_ch3_hpd_pm3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio55_pm4 {
+				nvidia,pins = "soc_gpio55_pm4";
+				nvidia,function = "eth2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio36_pm5 {
+				nvidia,pins = "soc_gpio36_pm5";
+				nvidia,function = "eth0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+		        soc_gpio53_pm6 {
+				nvidia,pins = "soc_gpio53_pm6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio38_pm7 {
+				nvidia,pins = "soc_gpio38_pm7";
+				nvidia,function = "eth1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio40_pn2 {
+				nvidia,pins = "soc_gpio40_pn2";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio19_pg6 {
+				nvidia,pins = "soc_gpio19_pg6";
+				nvidia,function = "gp";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gen1_i2c_scl_pi3 {
+				nvidia,pins = "gen1_i2c_scl_pi3";
+				nvidia,function = "i2c1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gen1_i2c_sda_pi4 {
+				nvidia,pins = "gen1_i2c_sda_pi4";
+				nvidia,function = "i2c1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio07_pi6 {
+				nvidia,pins = "soc_gpio07_pi6";
+				nvidia,function = "gp";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			sdmmc1_clk_pj0 {
+				nvidia,pins = "sdmmc1_clk_pj0";
+				nvidia,function = "sdmmc1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_ENABLE>;
+			};
+
+			sdmmc1_cmd_pj1 {
+				nvidia,pins = "sdmmc1_cmd_pj1";
+				nvidia,function = "sdmmc1";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			sdmmc1_dat0_pj2 {
+				nvidia,pins = "sdmmc1_dat0_pj2";
+				nvidia,function = "sdmmc1";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			sdmmc1_dat1_pj3 {
+				nvidia,pins = "sdmmc1_dat1_pj3";
+				nvidia,function = "sdmmc1";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			sdmmc1_dat2_pj4 {
+				nvidia,pins = "sdmmc1_dat2_pj4";
+				nvidia,function = "sdmmc1";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			sdmmc1_dat3_pj5 {
+				nvidia,pins = "sdmmc1_dat3_pj5";
+				nvidia,function = "sdmmc1";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			qspi0_sck_pc0 {
+				nvidia,pins = "qspi0_sck_pc0";
+				nvidia,function = "qspi0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_ENABLE>;
+			};
+
+			qspi0_cs_n_pc1 {
+				nvidia,pins = "qspi0_cs_n_pc1";
+				nvidia,function = "qspi0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			qspi0_io0_pc2 {
+				nvidia,pins = "qspi0_io0_pc2";
+				nvidia,function = "qspi0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			qspi0_io1_pc3 {
+				nvidia,pins = "qspi0_io1_pc3";
+				nvidia,function = "qspi0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			qspi0_io2_pc4 {
+				nvidia,pins = "qspi0_io2_pc4";
+				nvidia,function = "qspi0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			qspi0_io3_pc5 {
+				nvidia,pins = "qspi0_io3_pc5";
+				nvidia,function = "qspi0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			soc_gpio59_pac6 {
+				nvidia,pins = "soc_gpio59_pac6";
+				nvidia,function = "aud";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio45_pad0 {
+				nvidia,pins = "soc_gpio45_pad0";
+				nvidia,function = "i2s1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio46_pad1 {
+				nvidia,pins = "soc_gpio46_pad1";
+				nvidia,function = "i2s1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio47_pad2 {
+				nvidia,pins = "soc_gpio47_pad2";
+				nvidia,function = "i2s1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio48_pad3 {
+				nvidia,pins = "soc_gpio48_pad3";
+				nvidia,function = "i2s1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			ufs0_ref_clk_pae0 {
+				nvidia,pins = "ufs0_ref_clk_pae0";
+				nvidia,function = "ufs0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			ufs0_rst_n_pae1 {
+				nvidia,pins = "ufs0_rst_n_pae1";
+				nvidia,function = "ufs0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l1_clkreq_n_pk2 {
+				nvidia,pins = "pex_l1_clkreq_n_pk2";
+				nvidia,function = "pe1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l1_rst_n_pk3 {
+				nvidia,pins = "pex_l1_rst_n_pk3";
+				nvidia,function = "pe1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l4_clkreq_n_pl0 {
+				nvidia,pins = "pex_l4_clkreq_n_pl0";
+				nvidia,function = "pe4";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l4_rst_n_pl1 {
+				nvidia,pins = "pex_l4_rst_n_pl1";
+				nvidia,function = "pe4";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart7_tx_pu1 {
+				nvidia,pins = "uart7_tx_pu1";
+				nvidia,function = "uartg";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart7_rx_pu2 {
+				nvidia,pins = "uart7_rx_pu2";
+				nvidia,function = "uartg";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap4_sclk_pa4 {
+				nvidia,pins = "dap4_sclk_pa4";
+				nvidia,function = "i2s4";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap4_dout_pa5 {
+				nvidia,pins = "dap4_dout_pa5";
+				nvidia,function = "i2s4";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap4_din_pa6 {
+				nvidia,pins = "dap4_din_pa6";
+				nvidia,function = "i2s4";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap4_fs_pa7 {
+				nvidia,pins = "dap4_fs_pa7";
+				nvidia,function = "i2s4";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l5_clkreq_n_paf0 {
+				nvidia,pins = "pex_l5_clkreq_n_paf0";
+				nvidia,function = "pe5";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l5_rst_n_paf1 {
+				nvidia,pins = "pex_l5_rst_n_paf1";
+				nvidia,function = "pe5";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_clk {
+				nvidia,pins = "emmc_clk";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_ENABLE>;
+			};
+
+			emmc_cmd {
+				nvidia,pins = "emmc_cmd";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat0 {
+				nvidia,pins = "emmc_dat0";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat1 {
+				nvidia,pins = "emmc_dat1";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat2 {
+				nvidia,pins = "emmc_dat2";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat3 {
+				nvidia,pins = "emmc_dat3";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat4 {
+				nvidia,pins = "emmc_dat4";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat5 {
+				nvidia,pins = "emmc_dat5";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat6 {
+				nvidia,pins = "emmc_dat6";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dat7 {
+				nvidia,pins = "emmc_dat7";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,loopback = <TEGRA_PIN_DISABLE>;
+			};
+
+			emmc_dqs {
+				nvidia,pins = "emmc_dqs";
+				nvidia,function = "emmc";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			/* GPIO Pin Configuration */
+			soc_gpio26_pee5 {
+				nvidia,pins = "soc_gpio26_pee5";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio27_pee6 {
+				nvidia,pins = "soc_gpio27_pee6";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			ao_retention_n_pee2 {
+				nvidia,pins = "ao_retention_n_pee2";
+				nvidia,function = "rsvd2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			power_on_pee4 {
+				nvidia,pins = "power_on_pee4";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+                      	spi2_sck_pcc0 {
+				nvidia,pins = "spi2_sck_pcc0";
+				nvidia,function = "spi2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi2_miso_pcc1 {
+				nvidia,pins = "spi2_miso_pcc1";
+				nvidia,function = "spi2";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi2_mosi_pcc2 {
+				nvidia,pins = "spi2_mosi_pcc2";
+				nvidia,function = "spi2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi2_cs0_pcc3 {
+				nvidia,pins = "spi2_cs0_pcc3";
+				nvidia,function = "spi2";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			can0_dout_paa0 {
+				nvidia,pins = "can0_dout_paa0";
+				nvidia,function = "can0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can0_din_paa1 {
+				nvidia,pins = "can0_din_paa1";
+				nvidia,function = "can0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			can1_dout_paa2 {
+				nvidia,pins = "can1_dout_paa2";
+				nvidia,function = "can1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can1_din_paa3 {
+				nvidia,pins = "can1_din_paa3";
+				nvidia,function = "can1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			can1_stb_pbb0 {
+				nvidia,pins = "can1_stb_pbb0";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can1_en_pbb1 {
+				nvidia,pins = "can1_en_pbb1";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			can1_err_pbb3 {
+				nvidia,pins = "can1_err_pbb3";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio08_pb0 {
+				nvidia,pins = "soc_gpio08_pb0";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			gpu_pwr_req_px0 {
+				nvidia,pins = "gpu_pwr_req_px0";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			cv_pwr_req_px1 {
+				nvidia,pins = "cv_pwr_req_px1";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			
+                      spi3_sck_py0 {
+				nvidia,pins = "spi3_sck_py0";
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi3_miso_py1 {
+				nvidia,pins = "spi3_miso_py1";
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi3_mosi_py2 {
+				nvidia,pins = "spi3_mosi_py2";
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi3_cs0_py3 {
+				nvidia,pins = "spi3_cs0_py3";
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+			
+			spi3_cs1_py4 {
+				nvidia,pins = "spi3_cs1_py4";
+				nvidia,function = "spi3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart5_rts_py7 {
+				nvidia,pins = "uart5_rts_py7";
+				nvidia,function = "uarte";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart5_cts_pz0 {
+				nvidia,pins = "uart5_cts_pz0";
+				nvidia,function = "uarte";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			usb_vbus_en0_pz1 {
+				nvidia,pins = "usb_vbus_en0_pz1";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+						usb_vbus_en1_pz2 {
+				nvidia,pins = "usb_vbus_en1_pz2";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+spi1_sck_pz3 {
+				nvidia,pins = "spi1_sck_pz3";
+				nvidia,function = "spi1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi1_miso_pz4 {
+				nvidia,pins = "spi1_miso_pz4";
+				nvidia,function = "spi1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi1_mosi_pz5 {
+				nvidia,pins = "spi1_mosi_pz5";
+				nvidia,function = "spi1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi1_cs0_pz6 {
+				nvidia,pins = "spi1_cs0_pz6";
+				nvidia,function = "spi1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi1_cs1_pz7 {
+				nvidia,pins = "spi1_cs1_pz7";
+				nvidia,function = "spi1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio23_pp4 {
+				nvidia,pins = "soc_gpio23_pp4";
+				nvidia,function = "vi0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio25_pp6 {
+				nvidia,pins = "soc_gpio25_pp6";
+				nvidia,function = "vi0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio28_pq1 {
+				nvidia,pins = "soc_gpio28_pq1";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio31_pq4 {
+				nvidia,pins = "soc_gpio31_pq4";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio33_pq6 {
+				nvidia,pins = "soc_gpio33_pq6";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio35_pq7 {
+				nvidia,pins = "soc_gpio35_pq7";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio56_pr1 {
+				nvidia,pins = "soc_gpio56_pr1";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch1_p_pn3 {
+				nvidia,pins = "dp_aux_ch1_p_pn3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch1_n_pn4 {
+				nvidia,pins = "dp_aux_ch1_n_pn4";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio39_pn1 {
+				nvidia,pins = "soc_gpio39_pn1";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio13_pg0 {
+				nvidia,pins = "soc_gpio13_pg0";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio14_pg1 {
+				nvidia,pins = "soc_gpio14_pg1";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio15_pg2 {
+				nvidia,pins = "soc_gpio15_pg2";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio16_pg3 {
+				nvidia,pins = "soc_gpio16_pg3";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio20_pg7 {
+				nvidia,pins = "soc_gpio20_pg7";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio21_ph0 {
+				nvidia,pins = "soc_gpio21_ph0";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio22_ph1 {
+				nvidia,pins = "soc_gpio22_ph1";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart4_tx_ph3 {
+				nvidia,pins = "uart4_tx_ph3";
+				nvidia,function = "rsvd2";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart4_rx_ph4 {
+				nvidia,pins = "uart4_rx_ph4";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart4_rts_ph5 {
+				nvidia,pins = "uart4_rts_ph5";
+				nvidia,function = "rsvd2";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			uart4_cts_ph6 {
+				nvidia,pins = "uart4_cts_ph6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio41_ph7 {
+				nvidia,pins = "soc_gpio41_ph7";
+				nvidia,function = "rsvd2";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio42_pi0 {
+				nvidia,pins = "soc_gpio42_pi0";
+				nvidia,function = "rsvd2";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio43_pi1 {
+				nvidia,pins = "soc_gpio43_pi1";
+				nvidia,function = "rsvd2";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio44_pi2 {
+				nvidia,pins = "soc_gpio44_pi2";
+				nvidia,function = "rsvd2";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			cpu_pwr_req_pi5 {
+				nvidia,pins = "cpu_pwr_req_pi5";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi5_sck_pac0 {
+				nvidia,pins = "spi5_sck_pac0";
+				nvidia,function = "rsvd3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi5_miso_pac1 {
+				nvidia,pins = "spi5_miso_pac1";
+				nvidia,function = "rsvd3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi5_mosi_pac2 {
+				nvidia,pins = "spi5_mosi_pac2";
+				nvidia,function = "rsvd3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi5_cs0_pac3 {
+				nvidia,pins = "spi5_cs0_pac3";
+				nvidia,function = "rsvd3";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio57_pac4 {
+				nvidia,pins = "soc_gpio57_pac4";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio58_pac5 {
+				nvidia,pins = "soc_gpio58_pac5";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio60_pac7 {
+				nvidia,pins = "soc_gpio60_pac7";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l0_clkreq_n_pk0 {
+				nvidia,pins = "pex_l0_clkreq_n_pk0";  //C0
+				nvidia,function = "pe0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l0_rst_n_pk1 {
+				nvidia,pins = "pex_l0_rst_n_pk1";
+				nvidia,function = "pe0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+			
+			pex_l2_clkreq_n_pk4 {
+				nvidia,pins = "pex_l2_clkreq_n_pk4";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l2_rst_n_pk5 {
+				nvidia,pins = "pex_l2_rst_n_pk5";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l3_clkreq_n_pk6 {
+				nvidia,pins = "pex_l3_clkreq_n_pk6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l3_rst_n_pk7 {
+				nvidia,pins = "pex_l3_rst_n_pk7";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_wake_n_pl2 {
+				nvidia,pins = "pex_wake_n_pl2";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio34_pl3 {
+				nvidia,pins = "soc_gpio34_pl3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l7_clkreq_n_pag0 {
+				nvidia,pins = "pex_l7_clkreq_n_pag0";
+				nvidia,function = "pe7";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l7_rst_n_pag1 {                        //C7 
+				nvidia,pins = "pex_l7_rst_n_pag1";
+				nvidia,function = "pe7";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l8_clkreq_n_pag2 {
+				nvidia,pins = "pex_l8_clkreq_n_pag2";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l8_rst_n_pag3 {
+				nvidia,pins = "pex_l8_rst_n_pag3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l9_clkreq_n_pag4 {
+				nvidia,pins = "pex_l9_clkreq_n_pag4";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l9_rst_n_pag5 {
+				nvidia,pins = "pex_l9_rst_n_pag5";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l10_clkreq_n_pag6 {
+				nvidia,pins = "pex_l10_clkreq_n_pag6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l10_rst_n_pag7 {
+				nvidia,pins = "pex_l10_rst_n_pag7";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap6_sclk_pa0 {
+				nvidia,pins = "dap6_sclk_pa0";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap6_dout_pa1 {
+				nvidia,pins = "dap6_dout_pa1";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap6_din_pa2 {
+				nvidia,pins = "dap6_din_pa2";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dap6_fs_pa3 {
+				nvidia,pins = "dap6_fs_pa3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l6_clkreq_n_paf2 {
+				nvidia,pins = "pex_l6_clkreq_n_paf2";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			pex_l6_rst_n_paf3 {
+				nvidia,pins = "pex_l6_rst_n_paf3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+		};
+
+		pinmux_unused_lowpower: unused_lowpower {
+			sce_error_pee0 {
+				nvidia,pins = "sce_error_pee0";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			vcomp_alert_pee1 {
+				nvidia,pins = "vcomp_alert_pee1";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			bootv_ctl_n_pee7 {
+				nvidia,pins = "bootv_ctl_n_pee7";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			can0_en_paa5 {
+				nvidia,pins = "can0_en_paa5";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio49_paa6 {
+				nvidia,pins = "soc_gpio49_paa6";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio30_pq3 {
+				nvidia,pins = "soc_gpio30_pq3";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch2_p_pn5 {
+				nvidia,pins = "dp_aux_ch2_p_pn5";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			dp_aux_ch2_n_pn6 {
+				nvidia,pins = "dp_aux_ch2_n_pn6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio17_pg4 {
+				nvidia,pins = "soc_gpio17_pg4";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_UP>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio18_pg5 {
+				nvidia,pins = "soc_gpio18_pg5";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+			
+			soc_gpio06_ph2 {
+				nvidia,pins = "soc_gpio06_ph2";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			qspi1_sck_pc6 {
+				nvidia,pins = "qspi1_sck_pc6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,loopback = <TEGRA_PIN_ENABLE>;
+			};
+
+			qspi1_cs_n_pc7 {
+				nvidia,pins = "qspi1_cs_n_pc7";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			qspi1_io0_pd0 {
+				nvidia,pins = "qspi1_io0_pd0";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			qspi1_io1_pd1 {
+				nvidia,pins = "qspi1_io1_pd1";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			qspi1_io2_pd2 {
+				nvidia,pins = "qspi1_io2_pd2";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			qspi1_io3_pd3 {
+				nvidia,pins = "qspi1_io3_pd3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			eqos_txc_pe0 {
+				nvidia,pins = "eqos_txc_pe0";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			eqos_td0_pe1 {
+				nvidia,pins = "eqos_td0_pe1";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			eqos_td1_pe2 {
+				nvidia,pins = "eqos_td1_pe2";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			eqos_td2_pe3 {
+				nvidia,pins = "eqos_td2_pe3";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			eqos_td3_pe4 {
+				nvidia,pins = "eqos_td3_pe4";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			eqos_tx_ctl_pe5 {
+				nvidia,pins = "eqos_tx_ctl_pe5";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+			
+			eqos_rd0_pe6 {
+				nvidia,pins = "eqos_rd0_pe6";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			eqos_rd1_pe7 {
+				nvidia,pins = "eqos_rd1_pe7";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			eqos_rd2_pf0 {
+				nvidia,pins = "eqos_rd2_pf0";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			eqos_rd3_pf1 {
+				nvidia,pins = "eqos_rd3_pf1";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			eqos_rx_ctl_pf2 {
+				nvidia,pins = "eqos_rx_ctl_pf2";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			eqos_rxc_pf3 {
+				nvidia,pins = "eqos_rxc_pf3";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			eqos_sma_mdio_pf4 {
+				nvidia,pins = "eqos_sma_mdio_pf4";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+			};
+
+			eqos_sma_mdc_pf5 {
+				nvidia,pins = "eqos_sma_mdc_pf5";
+				nvidia,function = "eqos";
+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				nvidia,tristate = <TEGRA_PIN_DISABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can2_dout_ps0 {
+				nvidia,pins = "can2_dout_ps0";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can2_din_ps1 {
+				nvidia,pins = "can2_din_ps1";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can2_stb_ps2 {
+				nvidia,pins = "can2_stb_ps2";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can2_en_ps3 {
+				nvidia,pins = "can2_en_ps3";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can2_err_ps4 {
+				nvidia,pins = "can2_err_ps4";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can3_dout_ps5 {
+				nvidia,pins = "can3_dout_ps5";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can3_din_ps6 {
+				nvidia,pins = "can3_din_ps6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can3_stb_ps7 {
+				nvidia,pins = "can3_stb_ps7";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can3_en_pt0 {
+				nvidia,pins = "can3_en_pt0";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			can3_err_pt1 {
+				nvidia,pins = "can3_err_pt1";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_error_pu0 {
+				nvidia,pins = "soc_error_pu0";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi7_sck_pu3 {
+				nvidia,pins = "spi7_sck_pu3";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi7_miso_pu4 {
+				nvidia,pins = "spi7_miso_pu4";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi7_mosi_pu5 {
+				nvidia,pins = "spi7_mosi_pu5";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			spi7_cs0_pu6 {
+				nvidia,pins = "spi7_cs0_pu6";
+				nvidia,function = "rsvd1";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio51_pu7 {
+				nvidia,pins = "soc_gpio51_pu7";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio52_pv0 {
+				nvidia,pins = "soc_gpio52_pv0";
+				nvidia,function = "rsvd0";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio61_pw0 {
+				nvidia,pins = "soc_gpio61_pw0";
+				nvidia,function = "rsvd3";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+
+			soc_gpio62_pw1 {
+				nvidia,pins = "soc_gpio62_pw1";
+				nvidia,function = "rsvd3";
+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
+				nvidia,tristate = <TEGRA_PIN_ENABLE>;
+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
+				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
+			};
+		};
+
+		drive_default: drive {
+		};
+	};
+};
diff -uNr ../../bootloader/tegra234-mb1-bct-pmic-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-pmic-p3701-0000.dts
--- ../../bootloader/tegra234-mb1-bct-pmic-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-pmic-p3701-0000.dts	2023-04-12 18:27:01.146167105 +0800
@@ -0,0 +1,241 @@
+/*
+# CFG Version 1.0
+# This File contains the configuration of multiple rails.
+*/
+/dts-v1/;
+
+/ {
+    pmic {
+	core {
+		block@0 {
+			pwm;
+			controller-id = <3>; /* PWM4 */
+			source-frq-hz = <136000000>;
+			period-ns = <1883>; /* 531.25 KHz */
+			min-microvolts = <200000>;
+			max-microvolts = <1475000>;
+			init-microvolts = <850000>;
+			pwm-clock-enable;
+			enable;
+		};
+		block@1 {
+			mmio;
+			block-delay = <10>;
+			commands {
+				/* SW Regulators POWER_SAVE_N */
+				command@0 {
+					reg-addr = <0x0c303058>;
+					mask = <0xffff>;
+					value = <0x54>;
+				};
+				/* VDD_SOC PSI */
+				command@1 {
+					reg-addr = <0x02437030>;
+					mask = <0xffff>;
+					value = <0x411>;
+				};
+				command@2 {
+					reg-addr = <0x0c302000>;
+					mask = <0x30>;
+					value = <0x0>;
+				};
+			};
+		};
+		block@2 {
+			pwm;
+			controller-id = <3>; /* PWM4 */
+			source-frq-hz = <136000000>;
+			period-ns = <1883>; /* 531.25 KHz */
+			min-microvolts = <200000>;
+			max-microvolts = <1475000>;
+			init-microvolts = <950000>;
+		};
+		block@3 {
+			i2c-controller;
+			controller-id = <0x4>;
+			slave-addr = <0x78>;
+			reg-data-size = <16>;
+			reg-addr-size = <8>;
+			block-delay = <3>;
+			commands {
+				command@1 {
+					reg-addr = <0x28>;
+					mask = <0xFFFF>;
+					value = <0x3000>; //Format: <PEC><VALUE> where PEC = CRC8(<slave-addr><reg-addr><VALUE>)
+				};
+				command@2 {
+					reg-addr = <0x55>;
+					mask = <0xFFFF>;
+					value = <0x7b00>; //Format: <PEC><VALUE> where PEC = CRC8(<slave-addr><reg-addr><VALUE>)
+				};
+				command@3 {
+					reg-addr = <0x5d>;
+					mask = <0xFFFF>;
+					value = <0xd300>; //Format: <PEC><VALUE> where PEC = CRC8(<slave-addr><reg-addr><VALUE>)
+				};
+			};
+		};
+	};
+	cpu@0 {
+		block@0 {
+			pwm;
+			controller-id = <5>; /* PWM6 */
+			source-frq-hz = <136000000>;
+			period-ns = <1883>; /* 531.25 KHz */
+			min-microvolts = <200000>;
+			max-microvolts = <1475000>;
+			init-microvolts = <850000>;
+			pwm-clock-enable;
+			enable;
+		};
+		block@1 {
+			mmio;
+			block-delay = <3>; /* 3us */
+			commands {
+				/* Remove tristate for GP_PWM6 pads */
+				command@0 {
+					reg-addr = <0x024340b0>; /* PADCTL_G4_SOC_GPIO07_0 */
+					mask = <0x10>; /* tristate bit */
+					value = <0x0>;
+				};
+			};
+		};
+		block@2 {
+			mmio;
+			block-delay = <3>; /* 3us */
+			commands {
+				/* Configure CPU_PWR_REQ pin as GPIO and remove tristate */
+				command@0 {
+					reg-addr = <0x02434000>;
+					mask = <0x410>;
+					value = <0x00000000>;
+				};
+				/* Configure GPIO_PI5 as output pin */
+				command@1 {
+					reg-addr = <0x022144a0>;
+					mask = <0x2>;
+					value = <0x2>;
+				};
+				/* Configure GPIO_PI5 output control to driven state */
+				command@2 {
+					reg-addr = <0x022144ac>;
+					mask = <0x1>;
+					value = <0x00000000>;
+				};
+				/* Set GPIO_PI5 output state to high */
+				command@3 {
+					reg-addr = <0x022144b0>;
+					mask = <0x1>;
+					value = <0x00000001>;
+				};
+				/* Enable GPIO_PI5 */
+				command@4 {
+					reg-addr = <0x022144a0>;
+					mask = <0x1>;
+					value = <0x00000001>;
+				};
+			};
+		};
+	};
+	gpu {
+		block@0 {
+			mmio;
+			block-delay = <3>; /* 3us */
+			commands {
+				/* Remove tristate for GP_PWM2 pads */
+				command@0 {
+					reg-addr = <0x0243d0a0>; /* PADCTL_G2_GP_PWM2_0 */
+					mask = <0x30>; /* tristate bit */
+					value = <0x0>;
+				};
+			};
+		};
+		block@1 {
+			mmio;
+			block-delay = <3>; /* 3us */
+			commands {
+				/* Configure GPU_PWR_REQ pin as GPIO and remove tristate */
+				command@0 {
+					reg-addr = <0x0243d094>;
+					mask = <0x410>;
+					value = <0x00000000>;
+				};
+				/* Configure GPIO_PX0 as output pin */
+				command@1 {
+					reg-addr = <0x02211000>;
+					mask = <0x2>;
+					value = <0x00000002>;
+				};
+				/* Configure GPIO_PX0 output control to driven state */
+				command@2 {
+					reg-addr = <0x0221100c>;
+					mask = <0x1>;
+					value = <0x00000000>;
+				};
+				/* Set GPIO_PX0 output state to low */
+				command@3 {
+					reg-addr = <0x02211010>;
+					mask = <0x1>;
+					value = <0x00000000>;
+				};
+				/* Enable GPIO_PX0 */
+				command@4 {
+					reg-addr = <0x02211000>;
+					mask = <0x1>;
+					value = <0x00000001>;
+				};
+			};
+		};
+	};
+	cv {
+		block@0 {
+			mmio;
+			block-delay = <3>; /* 3us */
+			commands {
+				/* Remove tristate for GP_PWM7 pads */
+				command@0 {
+					reg-addr = <0x02434080>; /* PADCTL_G4_SOC_GPIO19_0 */
+					mask = <0x30>; /* tristate bit */
+					value = <0x0>;
+				};
+			};
+		};
+		block@1 {
+			mmio;
+			block-delay = <3>; /* 3us */
+			commands {
+				/* Configure CV_PWR_REQ pin as GPIO and remove tristate */
+				command@0 {
+					reg-addr = <0x0243d0a8>;
+					mask = <0x410>;
+					value = <0x00000000>;
+				};
+				/* Configure GPIO_PX1 as output pin */
+				command@1 {
+					reg-addr = <0x02211020>;
+					mask = <0x2>;
+					value = <0x00000002>;
+				};
+				/* Configure GPIO_PX1 output control to driven state */
+				command@2 {
+					reg-addr = <0x0221102c>;
+					mask = <0x1>;
+					value = <0x00000000>;
+				};
+				/* Set GPIO_PX1 output state to low */
+				command@3 {
+					reg-addr = <0x02211030>;
+					mask = <0x1>;
+					value = <0x00000000>;
+				};
+				/* Enable GPIO_PX1 */
+				command@4 {
+					reg-addr = <0x02211020>;
+					mask = <0x1>;
+					value = <0x00000001>;
+				};
+			};
+		};
+	};
+    };
+};
diff -uNr ../../bootloader/tegra234-mb1-bct-prod-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-prod-p3701-0000.dts
--- ../../bootloader/tegra234-mb1-bct-prod-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-prod-p3701-0000.dts	2023-04-12 18:27:01.158166903 +0800
@@ -0,0 +1,75 @@
+/*
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+/*
+# CFG Version 1.0
+# This File contains the configuration of multiple rails.
+*/
+/dts-v1/;
+
+/ {
+/* Placeholder currently. Data must be populated once available */
+    prod {
+        major = <1>;
+        minor = <0>;
+        addr-mask-data =     <0x02430014 0x0001f000 0x0001f000>,
+			     <0x0243001C 0x0001f000 0x0001f000>,
+			     <0x0243003C 0x0001f000 0x0001f000>,
+			     <0x02430044 0x0001f000 0x0001f000>,
+			     <0x0243402C 0x0001f000 0x0001f000>,
+			     <0x02434034 0x0001f000 0x0001f000>,
+			     <0x02440054 0x0001f000 0x0001f000>,
+			     <0x0244005C 0x0001f000 0x0001f000>,
+			     <0x02440064 0x0001f000 0x0001f000>,
+			     <0x0244006C 0x0001f000 0x0001f000>,
+			     <0x02440074 0x0001f000 0x0001f000>,
+			     <0x0244007C 0x0001f000 0x0001f000>,
+			     <0x0C30201C 0x0001f000 0x0001f000>,
+			     <0x0C302024 0x0001f000 0x0001f000>,
+			     <0x0C302034 0x0001f000 0x0001f000>,
+			     <0x0C302044 0x0001f000 0x0001f000>,
+			     /* I2S1 */
+			     <0x02448000 0x00001000 0x00001000>,
+			     <0x02448010 0x00001000 0x00001000>,
+			     <0x02448018 0x00001000 0x00001000>,
+			     <0x02448004 0x01f1f000 0x01f1f000>,
+			     <0x0244800C 0x01f1f000 0x01f1f000>,
+			     <0x02448014 0x01f1f000 0x01f1f000>,
+			     <0x0244801C 0x01f1f000 0x01f1f000>,
+			     /* I2S2 */
+			     <0x02434088 0x00001000 0x00001000>,
+			     <0x02434098 0x00001000 0x00001000>,
+			     <0x024340a0 0x00001000 0x00001000>,
+			     <0x0243408C 0x01f1f000 0x01f1f000>,
+			     <0x02434094 0x01f1f000 0x01f1f000>,
+			     <0x0243409C 0x01f1f000 0x01f1f000>,
+			     <0x024340A4 0x01f1f000 0x01f1f000>,
+			     /* I2S4 */
+			     <0x02432000 0x00001000 0x00001000>,
+			     <0x02432010 0x00001000 0x00001000>,
+			     <0x02432018 0x00001000 0x00001000>,
+			     <0x02432004 0x01f1f000 0x01f1f000>,
+			     <0x0243200C 0x01f1f000 0x01f1f000>,
+			     <0x02432014 0x01f1f000 0x01f1f000>,
+			     <0x0243201C 0x01f1f000 0x01f1f000>,
+			     /* DMIC3 */
+			     <0x0C303048 0x00001000 0x00001000>,
+			     <0x0C303044 0xf0000000 0xf0000000>,
+			     <0x0C30304C 0xf0000000 0xf0000000>,
+			     /* AUD_MCLK */
+			     <0x02448034 0x01f1f000 0x01f1f000>,
+			     /* NV_THERM_FAN_TACH0 */
+			     <0x02430050 0x00001000 0x00001000>;
+    };
+};
+
diff -uNr ../../bootloader/tegra234-mb1-bct-reset-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-reset-p3701-0000.dts
--- ../../bootloader/tegra234-mb1-bct-reset-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb1-bct-reset-p3701-0000.dts	2023-04-12 18:27:01.166166769 +0800
@@ -0,0 +1,27 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+/*
+# CFG Version 1.0
+# This File contains the configuration of multiple rails.
+*/
+/dts-v1/;
+
+/ {
+/* Placeholder currently. Data must be populated once available */
+    reset {
+        major = <1>;
+        minor = <0>;
+    };
+};
+
diff -uNr ../../bootloader/tegra234-mb2-bct-common.dtsi ../../Linux_for_Tegra/bootloader/tegra234-mb2-bct-common.dtsi
--- ../../bootloader/tegra234-mb2-bct-common.dtsi	2022-08-11 11:37:32.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb2-bct-common.dtsi	2023-04-12 18:27:01.146167105 +0800
@@ -35,7 +35,7 @@
             cvm_eeprom_read_size = <0x100>;
             cvb_eeprom_i2c_instance = <0x0>;
             cvb_eeprom_i2c_slave_address = <0xac>;
-            cvb_eeprom_read_size = <0x100>;
+            cvb_eeprom_read_size = <0x00>;
         };
 
         clocks {
diff -uNr ../../bootloader/tegra234-mb2-bct-misc-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb2-bct-misc-p3701-0000.dts
--- ../../bootloader/tegra234-mb2-bct-misc-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb2-bct-misc-p3701-0000.dts	2023-04-12 18:27:01.166166769 +0800
@@ -0,0 +1,3 @@
+/dts-v1/;
+
+#include "tegra234-mb2-bct-common.dtsi"
diff -uNr ../../bootloader/tegra234-mb2-bct-scr-p3701-0000.dts ../../Linux_for_Tegra/bootloader/tegra234-mb2-bct-scr-p3701-0000.dts
--- ../../bootloader/tegra234-mb2-bct-scr-p3701-0000.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-mb2-bct-scr-p3701-0000.dts	2023-04-12 18:27:01.162166837 +0800
@@ -0,0 +1,5 @@
+/dts-v1/;
+
+#include "tegra234-chip.dtsi"
+#include "tegra234-mb2-bct-scr-p3701-0000-override.dts"
+
Binary files ../../bootloader/tegra234-p3701-0000-p3737-0000.dtb and ../../Linux_for_Tegra/bootloader/tegra234-p3701-0000-p3737-0000.dtb differ
diff -uNr ../../bootloader/tegra234-p3701-0000-p3737-0000-TE990M-sdram.dts ../../Linux_for_Tegra/bootloader/tegra234-p3701-0000-p3737-0000-TE990M-sdram.dts
--- ../../bootloader/tegra234-p3701-0000-p3737-0000-TE990M-sdram.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-p3701-0000-p3737-0000-TE990M-sdram.dts	2023-04-12 18:27:01.110167707 +0800
@@ -0,0 +1,62 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+/dts-v1/;
+
+/ {
+	sdram {
+		mem_cfg_0: mem-cfg@0 {
+		#include "tegra234-p3701-p3737-32GB-lpddr5-665MHz-sdram.dtsi"
+		};
+
+/*
+		mem_cfg_1: mem-cfg@1 {
+		#include "tegra234-mb1-bct-p3701-p3737-sdram-32gb-Micron-64Gb-lpddr5-204MHz-ecc.dtsi"
+		};
+
+		mem_cfg_2: mem-cfg@2 {
+		#include "tegra234-mb1-bct-p3701-p3737-sdram-32gb-Micron-64Gb-lpddr5-204MHz-encr.dtsi"
+		};
+
+		mem_cfg_3: mem-cfg@3 {
+		#include "tegra234-mb1-bct-p3701-p3737-sdram-32gb-Micron-64Gb-lpddr5-204MHz-ecc-encr.dtsi"
+		};
+*/
+	};
+};
+
+&mem_cfg_0 {
+#include "tegra234-mem-bct-sw-override-carveout-common.dtsi"
+#include "tegra234-mem-bct-sw-override-carveout-l4t.dtsi"
+#include "tegra234-mem-bct-sw-override-non-carveout-common.dtsi"
+};
+
+/*
+&mem_cfg_1 {
+#include "tegra234-mem-bct-sw-override-carveout-common.dtsi"
+#include "tegra234-mem-bct-sw-override-carveout-l4t.dtsi"
+#include "tegra234-mem-bct-sw-override-non-carveout-common.dtsi"
+};
+
+&mem_cfg_2 {
+#include "tegra234-mem-bct-sw-override-carveout-common.dtsi"
+#include "tegra234-mem-bct-sw-override-carveout-l4t.dtsi"
+#include "tegra234-mem-bct-sw-override-non-carveout-common.dtsi"
+};
+
+&mem_cfg_3 {
+#include "tegra234-mem-bct-sw-override-carveout-common.dtsi"
+#include "tegra234-mem-bct-sw-override-carveout-l4t.dtsi"
+#include "tegra234-mem-bct-sw-override-non-carveout-common.dtsi"
+};
+*/
diff -uNr ../../bootloader/tegra234-p3701-0000-p3737-0000-TE990M-wb0sdram.dts ../../Linux_for_Tegra/bootloader/tegra234-p3701-0000-p3737-0000-TE990M-wb0sdram.dts
--- ../../bootloader/tegra234-p3701-0000-p3737-0000-TE990M-wb0sdram.dts	1970-01-01 08:00:00.000000000 +0800
+++ ../../Linux_for_Tegra/bootloader/tegra234-p3701-0000-p3737-0000-TE990M-wb0sdram.dts	2023-04-12 18:27:01.162166837 +0800
@@ -0,0 +1,28 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+/dts-v1/;
+
+/ {
+	sdram {
+		mem_cfg_0: mem-cfg@0 {
+		#include "tegra234-mb1-bct-p3701-p3737-sdram-32gb-Micron-64Gb-lpddr5-204MHz.dtsi"
+		};
+	};
+};
+
+&mem_cfg_0 {
+#include "tegra234-mem-bct-sw-override-carveout-common.dtsi"
+#include "tegra234-mem-bct-sw-override-non-carveout-common.dtsi"
+};
+
Binary files ../../bootloader/tegra234-p3701-0004-p3737-0000.dtb and ../../Linux_for_Tegra/bootloader/tegra234-p3701-0004-p3737-0000.dtb differ
Binary files ../../bootloader/tegra234-p3701-0004-p3737-0000.dtb.rec and ../../Linux_for_Tegra/bootloader/tegra234-p3701-0004-p3737-0000.dtb.rec differ
Binary files ../../bootloader/tegra234-p3737-a03-overlay.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-a03-overlay.dtbo differ
Binary files ../../bootloader/tegra234-p3737-a04-overlay.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-a04-overlay.dtbo differ
Binary files ../../bootloader/tegra234-p3737-audio-codec-rt5658-40pin.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-audio-codec-rt5658-40pin.dtbo differ
Binary files ../../bootloader/tegra234-p3737-camera-dual-imx274-overlay.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-camera-dual-imx274-overlay.dtbo differ
Binary files ../../bootloader/tegra234-p3737-camera-e3331-overlay.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-camera-e3331-overlay.dtbo differ
Binary files ../../bootloader/tegra234-p3737-camera-e3333-overlay.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-camera-e3333-overlay.dtbo differ
Binary files ../../bootloader/tegra234-p3737-camera-imx185-overlay.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-camera-imx185-overlay.dtbo differ
Binary files ../../bootloader/tegra234-p3737-camera-imx390-overlay.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-camera-imx390-overlay.dtbo differ
Binary files ../../bootloader/tegra234-p3737-overlay-pcie.dtbo and ../../Linux_for_Tegra/bootloader/tegra234-p3737-overlay-pcie.dtbo differ
