library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 8
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic_vector (2 downto 0);
begin
  o <= n2967_o;
  -- vhdl_source/peres.vhdl:13:17
  n2958_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2959_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2960_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2961_o <= n2959_o xor n2960_o;
  -- vhdl_source/peres.vhdl:15:17
  n2962_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2963_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2964_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2965_o <= n2963_o and n2964_o;
  -- vhdl_source/peres.vhdl:15:21
  n2966_o <= n2962_o xor n2965_o;
  n2967_o <= n2958_o & n2961_o & n2966_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2454 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2462 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2470 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2478 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2486 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2494 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2502 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2510 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2518 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2530 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2538 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2546 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2554 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2562 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2570 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2578 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2586 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (1 downto 0);
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (1 downto 0);
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2598 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic_vector (1 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2609 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal n2618_o : std_logic;
  signal n2619_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2620 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (1 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2631 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic_vector (1 downto 0);
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2642 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic_vector (1 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2653 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal n2662_o : std_logic;
  signal n2663_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2664 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic_vector (1 downto 0);
  signal n2673_o : std_logic;
  signal n2674_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2675 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic_vector (1 downto 0);
  signal n2684_o : std_logic;
  signal n2685_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2686 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2697 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic_vector (1 downto 0);
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2707 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic_vector (1 downto 0);
  signal n2716_o : std_logic;
  signal n2717_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2718 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic_vector (1 downto 0);
  signal n2727_o : std_logic;
  signal n2728_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2729 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2740 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic_vector (1 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2751 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic_vector (1 downto 0);
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2762 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic_vector (1 downto 0);
  signal n2771_o : std_logic;
  signal n2772_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2773 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic_vector (1 downto 0);
  signal n2782_o : std_logic;
  signal n2783_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2784 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic_vector (1 downto 0);
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2795 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic_vector (1 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2806 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2814 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2822 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2830 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2838 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2846 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2854 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2862 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2874 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2882 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2890 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2898 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2906 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2914 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2922 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2930 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2938 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic_vector (9 downto 0);
  signal n2944_o : std_logic_vector (9 downto 0);
  signal n2945_o : std_logic_vector (9 downto 0);
  signal n2946_o : std_logic_vector (9 downto 0);
  signal n2947_o : std_logic_vector (9 downto 0);
  signal n2948_o : std_logic_vector (9 downto 0);
  signal n2949_o : std_logic_vector (9 downto 0);
  signal n2950_o : std_logic_vector (9 downto 0);
  signal n2951_o : std_logic_vector (9 downto 0);
  signal n2952_o : std_logic_vector (9 downto 0);
  signal n2953_o : std_logic_vector (9 downto 0);
  signal n2954_o : std_logic_vector (9 downto 0);
  signal n2955_o : std_logic_vector (9 downto 0);
  signal n2956_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2943_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2944_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2945_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2946_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2947_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2948_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2949_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2950_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2951_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2952_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2953_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2954_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2955_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2956_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2451_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2452_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2454 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2453_o,
    o => gen1_n1_cnot1_j_o);
  n2457_o <= gen1_n1_cnot1_j_n2454 (1);
  n2458_o <= gen1_n1_cnot1_j_n2454 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2459_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2460_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2462 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2461_o,
    o => gen1_n2_cnot1_j_o);
  n2465_o <= gen1_n2_cnot1_j_n2462 (1);
  n2466_o <= gen1_n2_cnot1_j_n2462 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2467_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2468_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2469_o <= n2467_o & n2468_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2470 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2469_o,
    o => gen1_n3_cnot1_j_o);
  n2473_o <= gen1_n3_cnot1_j_n2470 (1);
  n2474_o <= gen1_n3_cnot1_j_n2470 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2475_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2476_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2477_o <= n2475_o & n2476_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2478 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2477_o,
    o => gen1_n4_cnot1_j_o);
  n2481_o <= gen1_n4_cnot1_j_n2478 (1);
  n2482_o <= gen1_n4_cnot1_j_n2478 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2483_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2484_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2486 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2485_o,
    o => gen1_n5_cnot1_j_o);
  n2489_o <= gen1_n5_cnot1_j_n2486 (1);
  n2490_o <= gen1_n5_cnot1_j_n2486 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2491_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2492_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2494 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2493_o,
    o => gen1_n6_cnot1_j_o);
  n2497_o <= gen1_n6_cnot1_j_n2494 (1);
  n2498_o <= gen1_n6_cnot1_j_n2494 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2499_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2500_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2502 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2501_o,
    o => gen1_n7_cnot1_j_o);
  n2505_o <= gen1_n7_cnot1_j_n2502 (1);
  n2506_o <= gen1_n7_cnot1_j_n2502 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2507_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2508_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2510 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2509_o,
    o => gen1_n8_cnot1_j_o);
  n2513_o <= gen1_n8_cnot1_j_n2510 (1);
  n2514_o <= gen1_n8_cnot1_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2515_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2516_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2518 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2517_o,
    o => gen1_n9_cnot1_j_o);
  n2521_o <= gen1_n9_cnot1_j_n2518 (1);
  n2522_o <= gen1_n9_cnot1_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2523_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2524_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2525_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2526_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2527_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2528_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2529_o <= n2527_o & n2528_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2530 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2529_o,
    o => gen2_n9_cnot2_j_o);
  n2533_o <= gen2_n9_cnot2_j_n2530 (1);
  n2534_o <= gen2_n9_cnot2_j_n2530 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2535_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2536_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2537_o <= n2535_o & n2536_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2538 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2537_o,
    o => gen2_n8_cnot2_j_o);
  n2541_o <= gen2_n8_cnot2_j_n2538 (1);
  n2542_o <= gen2_n8_cnot2_j_n2538 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2543_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2544_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2545_o <= n2543_o & n2544_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2546 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2545_o,
    o => gen2_n7_cnot2_j_o);
  n2549_o <= gen2_n7_cnot2_j_n2546 (1);
  n2550_o <= gen2_n7_cnot2_j_n2546 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2551_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2552_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2553_o <= n2551_o & n2552_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2554 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2553_o,
    o => gen2_n6_cnot2_j_o);
  n2557_o <= gen2_n6_cnot2_j_n2554 (1);
  n2558_o <= gen2_n6_cnot2_j_n2554 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2559_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2560_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2561_o <= n2559_o & n2560_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2562 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2561_o,
    o => gen2_n5_cnot2_j_o);
  n2565_o <= gen2_n5_cnot2_j_n2562 (1);
  n2566_o <= gen2_n5_cnot2_j_n2562 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2567_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2568_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2569_o <= n2567_o & n2568_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2570 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2569_o,
    o => gen2_n4_cnot2_j_o);
  n2573_o <= gen2_n4_cnot2_j_n2570 (1);
  n2574_o <= gen2_n4_cnot2_j_n2570 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2575_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2576_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2577_o <= n2575_o & n2576_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2578 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2577_o,
    o => gen2_n3_cnot2_j_o);
  n2581_o <= gen2_n3_cnot2_j_n2578 (1);
  n2582_o <= gen2_n3_cnot2_j_n2578 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2583_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2584_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2585_o <= n2583_o & n2584_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2586 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2585_o,
    o => gen2_n2_cnot2_j_o);
  n2589_o <= gen2_n2_cnot2_j_n2586 (1);
  n2590_o <= gen2_n2_cnot2_j_n2586 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2591_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2592_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2593_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2594_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2595_o <= n2593_o & n2594_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2596_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2598 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2597_o,
    o => gen3_n1_ccnot3_j_o);
  n2601_o <= gen3_n1_ccnot3_j_n2598 (2);
  n2602_o <= gen3_n1_ccnot3_j_n2598 (1);
  n2603_o <= gen3_n1_ccnot3_j_n2598 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2604_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2605_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2606_o <= n2604_o & n2605_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2607_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2608_o <= n2606_o & n2607_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2609 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2608_o,
    o => gen3_n2_ccnot3_j_o);
  n2612_o <= gen3_n2_ccnot3_j_n2609 (2);
  n2613_o <= gen3_n2_ccnot3_j_n2609 (1);
  n2614_o <= gen3_n2_ccnot3_j_n2609 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2615_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2616_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2618_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2619_o <= n2617_o & n2618_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2620 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2619_o,
    o => gen3_n3_ccnot3_j_o);
  n2623_o <= gen3_n3_ccnot3_j_n2620 (2);
  n2624_o <= gen3_n3_ccnot3_j_n2620 (1);
  n2625_o <= gen3_n3_ccnot3_j_n2620 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2626_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2627_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2628_o <= n2626_o & n2627_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2629_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2630_o <= n2628_o & n2629_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2631 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2630_o,
    o => gen3_n4_ccnot3_j_o);
  n2634_o <= gen3_n4_ccnot3_j_n2631 (2);
  n2635_o <= gen3_n4_ccnot3_j_n2631 (1);
  n2636_o <= gen3_n4_ccnot3_j_n2631 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2637_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2638_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2639_o <= n2637_o & n2638_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2640_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2642 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2641_o,
    o => gen3_n5_ccnot3_j_o);
  n2645_o <= gen3_n5_ccnot3_j_n2642 (2);
  n2646_o <= gen3_n5_ccnot3_j_n2642 (1);
  n2647_o <= gen3_n5_ccnot3_j_n2642 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2648_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2649_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2650_o <= n2648_o & n2649_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2651_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2652_o <= n2650_o & n2651_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2653 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2652_o,
    o => gen3_n6_ccnot3_j_o);
  n2656_o <= gen3_n6_ccnot3_j_n2653 (2);
  n2657_o <= gen3_n6_ccnot3_j_n2653 (1);
  n2658_o <= gen3_n6_ccnot3_j_n2653 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2659_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2660_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2662_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2663_o <= n2661_o & n2662_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2664 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2663_o,
    o => gen3_n7_ccnot3_j_o);
  n2667_o <= gen3_n7_ccnot3_j_n2664 (2);
  n2668_o <= gen3_n7_ccnot3_j_n2664 (1);
  n2669_o <= gen3_n7_ccnot3_j_n2664 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2670_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2671_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2672_o <= n2670_o & n2671_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2673_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2674_o <= n2672_o & n2673_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2675 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2674_o,
    o => gen3_n8_ccnot3_j_o);
  n2678_o <= gen3_n8_ccnot3_j_n2675 (2);
  n2679_o <= gen3_n8_ccnot3_j_n2675 (1);
  n2680_o <= gen3_n8_ccnot3_j_n2675 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2681_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2682_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2683_o <= n2681_o & n2682_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2684_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2685_o <= n2683_o & n2684_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2686 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2685_o,
    o => gen3_n9_ccnot3_j_o);
  n2689_o <= gen3_n9_ccnot3_j_n2686 (2);
  n2690_o <= gen3_n9_ccnot3_j_n2686 (1);
  n2691_o <= gen3_n9_ccnot3_j_n2686 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2692_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2693_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2694_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2695_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2696_o <= n2694_o & n2695_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2697 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2696_o,
    o => cnot_4_o);
  n2700_o <= cnot_4_n2697 (1);
  n2701_o <= cnot_4_n2697 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2702_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2703_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2704_o <= n2702_o & n2703_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2705_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2706_o <= n2704_o & n2705_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2707 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2706_o,
    o => gen4_n8_peres4_j_o);
  n2710_o <= gen4_n8_peres4_j_n2707 (2);
  n2711_o <= gen4_n8_peres4_j_n2707 (1);
  n2712_o <= gen4_n8_peres4_j_n2707 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2713_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2714_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2715_o <= n2713_o & n2714_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2716_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2717_o <= n2715_o & n2716_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2718 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2717_o,
    o => gen4_n7_peres4_j_o);
  n2721_o <= gen4_n7_peres4_j_n2718 (2);
  n2722_o <= gen4_n7_peres4_j_n2718 (1);
  n2723_o <= gen4_n7_peres4_j_n2718 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2724_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2725_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2726_o <= n2724_o & n2725_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2727_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2728_o <= n2726_o & n2727_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2729 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2728_o,
    o => gen4_n6_peres4_j_o);
  n2732_o <= gen4_n6_peres4_j_n2729 (2);
  n2733_o <= gen4_n6_peres4_j_n2729 (1);
  n2734_o <= gen4_n6_peres4_j_n2729 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2735_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2736_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2737_o <= n2735_o & n2736_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2738_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2740 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2739_o,
    o => gen4_n5_peres4_j_o);
  n2743_o <= gen4_n5_peres4_j_n2740 (2);
  n2744_o <= gen4_n5_peres4_j_n2740 (1);
  n2745_o <= gen4_n5_peres4_j_n2740 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2746_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2747_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2748_o <= n2746_o & n2747_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2749_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2751 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2750_o,
    o => gen4_n4_peres4_j_o);
  n2754_o <= gen4_n4_peres4_j_n2751 (2);
  n2755_o <= gen4_n4_peres4_j_n2751 (1);
  n2756_o <= gen4_n4_peres4_j_n2751 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2757_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2758_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2759_o <= n2757_o & n2758_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2760_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2762 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2761_o,
    o => gen4_n3_peres4_j_o);
  n2765_o <= gen4_n3_peres4_j_n2762 (2);
  n2766_o <= gen4_n3_peres4_j_n2762 (1);
  n2767_o <= gen4_n3_peres4_j_n2762 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2768_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2769_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2770_o <= n2768_o & n2769_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2771_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2772_o <= n2770_o & n2771_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2773 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2772_o,
    o => gen4_n2_peres4_j_o);
  n2776_o <= gen4_n2_peres4_j_n2773 (2);
  n2777_o <= gen4_n2_peres4_j_n2773 (1);
  n2778_o <= gen4_n2_peres4_j_n2773 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2779_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2780_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2781_o <= n2779_o & n2780_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2782_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2783_o <= n2781_o & n2782_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2784 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2783_o,
    o => gen4_n1_peres4_j_o);
  n2787_o <= gen4_n1_peres4_j_n2784 (2);
  n2788_o <= gen4_n1_peres4_j_n2784 (1);
  n2789_o <= gen4_n1_peres4_j_n2784 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2790_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2791_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2792_o <= n2790_o & n2791_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2793_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2795 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2794_o,
    o => gen4_n0_peres4_j_o);
  n2798_o <= gen4_n0_peres4_j_n2795 (2);
  n2799_o <= gen4_n0_peres4_j_n2795 (1);
  n2800_o <= gen4_n0_peres4_j_n2795 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2801_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2802_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2803_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2804_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2805_o <= n2803_o & n2804_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2806 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2805_o,
    o => gen5_n1_cnot5_j_o);
  n2809_o <= gen5_n1_cnot5_j_n2806 (1);
  n2810_o <= gen5_n1_cnot5_j_n2806 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2811_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2812_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2813_o <= n2811_o & n2812_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2814 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2813_o,
    o => gen5_n2_cnot5_j_o);
  n2817_o <= gen5_n2_cnot5_j_n2814 (1);
  n2818_o <= gen5_n2_cnot5_j_n2814 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2819_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2820_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2821_o <= n2819_o & n2820_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2822 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2821_o,
    o => gen5_n3_cnot5_j_o);
  n2825_o <= gen5_n3_cnot5_j_n2822 (1);
  n2826_o <= gen5_n3_cnot5_j_n2822 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2827_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2828_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2829_o <= n2827_o & n2828_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2830 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2829_o,
    o => gen5_n4_cnot5_j_o);
  n2833_o <= gen5_n4_cnot5_j_n2830 (1);
  n2834_o <= gen5_n4_cnot5_j_n2830 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2835_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2836_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2837_o <= n2835_o & n2836_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2838 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2837_o,
    o => gen5_n5_cnot5_j_o);
  n2841_o <= gen5_n5_cnot5_j_n2838 (1);
  n2842_o <= gen5_n5_cnot5_j_n2838 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2843_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2844_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2845_o <= n2843_o & n2844_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2846 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2845_o,
    o => gen5_n6_cnot5_j_o);
  n2849_o <= gen5_n6_cnot5_j_n2846 (1);
  n2850_o <= gen5_n6_cnot5_j_n2846 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2851_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2852_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2853_o <= n2851_o & n2852_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2854 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2853_o,
    o => gen5_n7_cnot5_j_o);
  n2857_o <= gen5_n7_cnot5_j_n2854 (1);
  n2858_o <= gen5_n7_cnot5_j_n2854 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2859_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2860_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2862 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2861_o,
    o => gen5_n8_cnot5_j_o);
  n2865_o <= gen5_n8_cnot5_j_n2862 (1);
  n2866_o <= gen5_n8_cnot5_j_n2862 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2867_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2868_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2869_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2870_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2871_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2872_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2873_o <= n2871_o & n2872_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2874 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2873_o,
    o => gen6_n1_cnot1_j_o);
  n2877_o <= gen6_n1_cnot1_j_n2874 (1);
  n2878_o <= gen6_n1_cnot1_j_n2874 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2879_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2880_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2881_o <= n2879_o & n2880_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2882 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2881_o,
    o => gen6_n2_cnot1_j_o);
  n2885_o <= gen6_n2_cnot1_j_n2882 (1);
  n2886_o <= gen6_n2_cnot1_j_n2882 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2887_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2888_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2889_o <= n2887_o & n2888_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2890 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2889_o,
    o => gen6_n3_cnot1_j_o);
  n2893_o <= gen6_n3_cnot1_j_n2890 (1);
  n2894_o <= gen6_n3_cnot1_j_n2890 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2895_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2896_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2897_o <= n2895_o & n2896_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2898 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2897_o,
    o => gen6_n4_cnot1_j_o);
  n2901_o <= gen6_n4_cnot1_j_n2898 (1);
  n2902_o <= gen6_n4_cnot1_j_n2898 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2903_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2904_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2906 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2905_o,
    o => gen6_n5_cnot1_j_o);
  n2909_o <= gen6_n5_cnot1_j_n2906 (1);
  n2910_o <= gen6_n5_cnot1_j_n2906 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2911_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2912_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2913_o <= n2911_o & n2912_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2914 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2913_o,
    o => gen6_n6_cnot1_j_o);
  n2917_o <= gen6_n6_cnot1_j_n2914 (1);
  n2918_o <= gen6_n6_cnot1_j_n2914 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2919_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2920_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2921_o <= n2919_o & n2920_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2922 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2921_o,
    o => gen6_n7_cnot1_j_o);
  n2925_o <= gen6_n7_cnot1_j_n2922 (1);
  n2926_o <= gen6_n7_cnot1_j_n2922 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2927_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2928_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2929_o <= n2927_o & n2928_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2930 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2929_o,
    o => gen6_n8_cnot1_j_o);
  n2933_o <= gen6_n8_cnot1_j_n2930 (1);
  n2934_o <= gen6_n8_cnot1_j_n2930 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2935_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2936_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2937_o <= n2935_o & n2936_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2938 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2937_o,
    o => gen6_n9_cnot1_j_o);
  n2941_o <= gen6_n9_cnot1_j_n2938 (1);
  n2942_o <= gen6_n9_cnot1_j_n2938 (0);
  n2943_o <= n2521_o & n2513_o & n2505_o & n2497_o & n2489_o & n2481_o & n2473_o & n2465_o & n2457_o & n2523_o;
  n2944_o <= n2522_o & n2514_o & n2506_o & n2498_o & n2490_o & n2482_o & n2474_o & n2466_o & n2458_o & n2524_o;
  n2945_o <= n2526_o & n2533_o & n2541_o & n2549_o & n2557_o & n2565_o & n2573_o & n2581_o & n2589_o & n2525_o;
  n2946_o <= n2534_o & n2542_o & n2550_o & n2558_o & n2566_o & n2574_o & n2582_o & n2590_o & n2591_o;
  n2947_o <= n2691_o & n2680_o & n2669_o & n2658_o & n2647_o & n2636_o & n2625_o & n2614_o & n2603_o & n2592_o;
  n2948_o <= n2692_o & n2690_o & n2679_o & n2668_o & n2657_o & n2646_o & n2635_o & n2624_o & n2613_o & n2602_o;
  n2949_o <= n2693_o & n2689_o & n2678_o & n2667_o & n2656_o & n2645_o & n2634_o & n2623_o & n2612_o & n2601_o;
  n2950_o <= n2700_o & n2710_o & n2721_o & n2732_o & n2743_o & n2754_o & n2765_o & n2776_o & n2787_o & n2798_o;
  n2951_o <= n2712_o & n2723_o & n2734_o & n2745_o & n2756_o & n2767_o & n2778_o & n2789_o & n2800_o & n2801_o;
  n2952_o <= n2701_o & n2711_o & n2722_o & n2733_o & n2744_o & n2755_o & n2766_o & n2777_o & n2788_o & n2799_o;
  n2953_o <= n2866_o & n2858_o & n2850_o & n2842_o & n2834_o & n2826_o & n2818_o & n2810_o & n2802_o;
  n2954_o <= n2868_o & n2865_o & n2857_o & n2849_o & n2841_o & n2833_o & n2825_o & n2817_o & n2809_o & n2867_o;
  n2955_o <= n2941_o & n2933_o & n2925_o & n2917_o & n2909_o & n2901_o & n2893_o & n2885_o & n2877_o & n2869_o;
  n2956_o <= n2942_o & n2934_o & n2926_o & n2918_o & n2910_o & n2902_o & n2894_o & n2886_o & n2878_o & n2870_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2442_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic_vector (2 downto 0);
begin
  o <= n2448_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2442_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2443_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2444_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2445_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2446_o <= n2444_o and n2445_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2447_o <= n2443_o xor n2446_o;
  n2448_o <= n2442_o & n2447_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic_vector (1 downto 0);
begin
  o <= n2440_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2436_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2437_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2438_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2439_o <= n2437_o xor n2438_o;
  n2440_o <= n2436_o & n2439_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_7 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_7;

architecture rtl of angleh_lookup_9_7 is
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic_vector (8 downto 0);
begin
  o <= n2434_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2424_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2425_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2426_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2427_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2428_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2429_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2430_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2431_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2432_o <= not n2431_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2433_o <= i (0);
  n2434_o <= n2424_o & n2425_o & n2426_o & n2427_o & n2428_o & n2429_o & n2430_o & n2432_o & n2433_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2367 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2375 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2383 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2391 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2399 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2407 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2415 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (6 downto 0);
  signal n2422_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n2420_o;
  o <= n2421_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2422_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2364_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2365_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2366_o <= n2364_o & n2365_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2367 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2366_o,
    o => gen1_n0_cnot0_o);
  n2370_o <= gen1_n0_cnot0_n2367 (1);
  n2371_o <= gen1_n0_cnot0_n2367 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2372_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2373_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2374_o <= n2372_o & n2373_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2375 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2374_o,
    o => gen1_n1_cnot0_o);
  n2378_o <= gen1_n1_cnot0_n2375 (1);
  n2379_o <= gen1_n1_cnot0_n2375 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2380_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2381_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2382_o <= n2380_o & n2381_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2383 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2382_o,
    o => gen1_n2_cnot0_o);
  n2386_o <= gen1_n2_cnot0_n2383 (1);
  n2387_o <= gen1_n2_cnot0_n2383 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2388_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2389_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2390_o <= n2388_o & n2389_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2391 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2390_o,
    o => gen1_n3_cnot0_o);
  n2394_o <= gen1_n3_cnot0_n2391 (1);
  n2395_o <= gen1_n3_cnot0_n2391 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2396_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2397_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2398_o <= n2396_o & n2397_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2399 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2398_o,
    o => gen1_n4_cnot0_o);
  n2402_o <= gen1_n4_cnot0_n2399 (1);
  n2403_o <= gen1_n4_cnot0_n2399 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2404_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2405_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2406_o <= n2404_o & n2405_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2407 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2406_o,
    o => gen1_n5_cnot0_o);
  n2410_o <= gen1_n5_cnot0_n2407 (1);
  n2411_o <= gen1_n5_cnot0_n2407 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2412_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2413_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2414_o <= n2412_o & n2413_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2415 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2414_o,
    o => gen1_n6_cnot0_o);
  n2418_o <= gen1_n6_cnot0_n2415 (1);
  n2419_o <= gen1_n6_cnot0_n2415 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2420_o <= ctrl_prop (7);
  n2421_o <= n2419_o & n2411_o & n2403_o & n2395_o & n2387_o & n2379_o & n2371_o;
  n2422_o <= n2418_o & n2410_o & n2402_o & n2394_o & n2386_o & n2378_o & n2370_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_6 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_6;

architecture rtl of angleh_lookup_9_6 is
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (8 downto 0);
begin
  o <= n2361_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2351_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2352_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2353_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2354_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2355_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2356_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2357_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2358_o <= not n2357_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2359_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2360_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2361_o <= n2351_o & n2352_o & n2353_o & n2354_o & n2355_o & n2356_o & n2358_o & n2359_o & n2360_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2302 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2310 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2318 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2326 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2334 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2342 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic_vector (5 downto 0);
  signal n2349_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n2347_o;
  o <= n2348_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2349_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2299_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2300_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2301_o <= n2299_o & n2300_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2302 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2301_o,
    o => gen1_n0_cnot0_o);
  n2305_o <= gen1_n0_cnot0_n2302 (1);
  n2306_o <= gen1_n0_cnot0_n2302 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2307_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2308_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2309_o <= n2307_o & n2308_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2310 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2309_o,
    o => gen1_n1_cnot0_o);
  n2313_o <= gen1_n1_cnot0_n2310 (1);
  n2314_o <= gen1_n1_cnot0_n2310 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2315_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2316_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2317_o <= n2315_o & n2316_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2318 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2317_o,
    o => gen1_n2_cnot0_o);
  n2321_o <= gen1_n2_cnot0_n2318 (1);
  n2322_o <= gen1_n2_cnot0_n2318 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2323_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2324_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2325_o <= n2323_o & n2324_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2326 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2325_o,
    o => gen1_n3_cnot0_o);
  n2329_o <= gen1_n3_cnot0_n2326 (1);
  n2330_o <= gen1_n3_cnot0_n2326 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2331_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2332_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2333_o <= n2331_o & n2332_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2334 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2333_o,
    o => gen1_n4_cnot0_o);
  n2337_o <= gen1_n4_cnot0_n2334 (1);
  n2338_o <= gen1_n4_cnot0_n2334 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2339_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2340_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2342 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2341_o,
    o => gen1_n5_cnot0_o);
  n2345_o <= gen1_n5_cnot0_n2342 (1);
  n2346_o <= gen1_n5_cnot0_n2342 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2347_o <= ctrl_prop (6);
  n2348_o <= n2346_o & n2338_o & n2330_o & n2322_o & n2314_o & n2306_o;
  n2349_o <= n2345_o & n2337_o & n2329_o & n2321_o & n2313_o & n2305_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_5 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_5;

architecture rtl of angleh_lookup_9_5 is
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (8 downto 0);
begin
  o <= n2296_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2286_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2287_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2288_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2289_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2290_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2291_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2292_o <= not n2291_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2293_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2294_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2295_o <= i (0);
  n2296_o <= n2286_o & n2287_o & n2288_o & n2289_o & n2290_o & n2292_o & n2293_o & n2294_o & n2295_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2245 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2253 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2261 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2269 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2277 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (4 downto 0);
  signal n2284_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2282_o;
  o <= n2283_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2284_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2242_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2243_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2245 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2244_o,
    o => gen1_n0_cnot0_o);
  n2248_o <= gen1_n0_cnot0_n2245 (1);
  n2249_o <= gen1_n0_cnot0_n2245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2250_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2251_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2253 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2252_o,
    o => gen1_n1_cnot0_o);
  n2256_o <= gen1_n1_cnot0_n2253 (1);
  n2257_o <= gen1_n1_cnot0_n2253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2258_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2259_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2261 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2260_o,
    o => gen1_n2_cnot0_o);
  n2264_o <= gen1_n2_cnot0_n2261 (1);
  n2265_o <= gen1_n2_cnot0_n2261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2266_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2267_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2269 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2268_o,
    o => gen1_n3_cnot0_o);
  n2272_o <= gen1_n3_cnot0_n2269 (1);
  n2273_o <= gen1_n3_cnot0_n2269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2274_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2275_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2277 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2276_o,
    o => gen1_n4_cnot0_o);
  n2280_o <= gen1_n4_cnot0_n2277 (1);
  n2281_o <= gen1_n4_cnot0_n2277 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2282_o <= ctrl_prop (5);
  n2283_o <= n2281_o & n2273_o & n2265_o & n2257_o & n2249_o;
  n2284_o <= n2280_o & n2272_o & n2264_o & n2256_o & n2248_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_4;

architecture rtl of angleh_lookup_9_4 is
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic_vector (8 downto 0);
begin
  o <= n2239_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2229_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2230_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2231_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2232_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2233_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2234_o <= not n2233_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2235_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2236_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2237_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2238_o <= i (0);
  n2239_o <= n2229_o & n2230_o & n2231_o & n2232_o & n2234_o & n2235_o & n2236_o & n2237_o & n2238_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2196 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2204 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2212 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2220 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (3 downto 0);
  signal n2227_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2225_o;
  o <= n2226_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2227_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2193_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2194_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2196 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2195_o,
    o => gen1_n0_cnot0_o);
  n2199_o <= gen1_n0_cnot0_n2196 (1);
  n2200_o <= gen1_n0_cnot0_n2196 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2201_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2202_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2203_o <= n2201_o & n2202_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2204 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2203_o,
    o => gen1_n1_cnot0_o);
  n2207_o <= gen1_n1_cnot0_n2204 (1);
  n2208_o <= gen1_n1_cnot0_n2204 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2209_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2210_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2212 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2211_o,
    o => gen1_n2_cnot0_o);
  n2215_o <= gen1_n2_cnot0_n2212 (1);
  n2216_o <= gen1_n2_cnot0_n2212 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2217_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2218_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2220 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2219_o,
    o => gen1_n3_cnot0_o);
  n2223_o <= gen1_n3_cnot0_n2220 (1);
  n2224_o <= gen1_n3_cnot0_n2220 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2225_o <= ctrl_prop (4);
  n2226_o <= n2224_o & n2216_o & n2208_o & n2200_o;
  n2227_o <= n2223_o & n2215_o & n2207_o & n2199_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic_vector (8 downto 0);
begin
  o <= n2190_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2180_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2181_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2182_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2183_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2184_o <= not n2183_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2185_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2186_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2187_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2188_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2189_o <= i (0);
  n2190_o <= n2180_o & n2181_o & n2182_o & n2184_o & n2185_o & n2186_o & n2187_o & n2188_o & n2189_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2155 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2163 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2171 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic_vector (2 downto 0);
  signal n2178_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2176_o;
  o <= n2177_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2178_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2152_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2153_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2155 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2154_o,
    o => gen1_n0_cnot0_o);
  n2158_o <= gen1_n0_cnot0_n2155 (1);
  n2159_o <= gen1_n0_cnot0_n2155 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2160_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2161_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2162_o <= n2160_o & n2161_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2163 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2162_o,
    o => gen1_n1_cnot0_o);
  n2166_o <= gen1_n1_cnot0_n2163 (1);
  n2167_o <= gen1_n1_cnot0_n2163 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2168_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2169_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2170_o <= n2168_o & n2169_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2171 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2170_o,
    o => gen1_n2_cnot0_o);
  n2174_o <= gen1_n2_cnot0_n2171 (1);
  n2175_o <= gen1_n2_cnot0_n2171 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2176_o <= ctrl_prop (3);
  n2177_o <= n2175_o & n2167_o & n2159_o;
  n2178_o <= n2174_o & n2166_o & n2158_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (8 downto 0);
begin
  o <= n2149_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2138_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2139_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2140_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2141_o <= not n2140_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2142_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2143_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2144_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2145_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2146_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2147_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2148_o <= not n2147_o;
  n2149_o <= n2138_o & n2139_o & n2141_o & n2142_o & n2143_o & n2144_o & n2145_o & n2146_o & n2148_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2121 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2129 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic_vector (1 downto 0);
  signal n2136_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2134_o;
  o <= n2135_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2136_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2118_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2119_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2120_o <= n2118_o & n2119_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2121 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2120_o,
    o => gen1_n0_cnot0_o);
  n2124_o <= gen1_n0_cnot0_n2121 (1);
  n2125_o <= gen1_n0_cnot0_n2121 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2126_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2127_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2128_o <= n2126_o & n2127_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2129 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2128_o,
    o => gen1_n1_cnot0_o);
  n2132_o <= gen1_n1_cnot0_n2129 (1);
  n2133_o <= gen1_n1_cnot0_n2129 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2134_o <= ctrl_prop (2);
  n2135_o <= n2133_o & n2125_o;
  n2136_o <= n2132_o & n2124_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic_vector (8 downto 0);
begin
  o <= n2115_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2103_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2104_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2105_o <= not n2104_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2106_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2107_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2108_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2109_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2110_o <= not n2109_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2111_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2112_o <= not n2111_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2113_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2114_o <= i (0);
  n2115_o <= n2103_o & n2105_o & n2106_o & n2107_o & n2108_o & n2110_o & n2112_o & n2113_o & n2114_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2038 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2046 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2054 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2062 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2070 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2078 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2086 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2094 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic_vector (7 downto 0);
  signal n2101_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n2099_o;
  o <= n2100_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2101_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2035_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2036_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2037_o <= n2035_o & n2036_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2038 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2037_o,
    o => gen1_n0_cnot0_o);
  n2041_o <= gen1_n0_cnot0_n2038 (1);
  n2042_o <= gen1_n0_cnot0_n2038 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2043_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2044_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2046 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2045_o,
    o => gen1_n1_cnot0_o);
  n2049_o <= gen1_n1_cnot0_n2046 (1);
  n2050_o <= gen1_n1_cnot0_n2046 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2051_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2052_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2054 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2053_o,
    o => gen1_n2_cnot0_o);
  n2057_o <= gen1_n2_cnot0_n2054 (1);
  n2058_o <= gen1_n2_cnot0_n2054 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2059_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2060_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2062 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2061_o,
    o => gen1_n3_cnot0_o);
  n2065_o <= gen1_n3_cnot0_n2062 (1);
  n2066_o <= gen1_n3_cnot0_n2062 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2067_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2068_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2069_o <= n2067_o & n2068_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2070 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2069_o,
    o => gen1_n4_cnot0_o);
  n2073_o <= gen1_n4_cnot0_n2070 (1);
  n2074_o <= gen1_n4_cnot0_n2070 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2075_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2076_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2078 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2077_o,
    o => gen1_n5_cnot0_o);
  n2081_o <= gen1_n5_cnot0_n2078 (1);
  n2082_o <= gen1_n5_cnot0_n2078 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2083_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2084_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2085_o <= n2083_o & n2084_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2086 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2085_o,
    o => gen1_n6_cnot0_o);
  n2089_o <= gen1_n6_cnot0_n2086 (1);
  n2090_o <= gen1_n6_cnot0_n2086 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2091_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2092_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2093_o <= n2091_o & n2092_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2094 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2093_o,
    o => gen1_n7_cnot0_o);
  n2097_o <= gen1_n7_cnot0_n2094 (1);
  n2098_o <= gen1_n7_cnot0_n2094 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2099_o <= ctrl_prop (8);
  n2100_o <= n2098_o & n2090_o & n2082_o & n2074_o & n2066_o & n2058_o & n2050_o & n2042_o;
  n2101_o <= n2097_o & n2089_o & n2081_o & n2073_o & n2065_o & n2057_o & n2049_o & n2041_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1961 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1969 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1977 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1985 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1993 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2001 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2009 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2017 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2025 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (8 downto 0);
  signal n2032_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n2030_o;
  o <= n2031_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2032_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1958_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1959_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1961 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1960_o,
    o => gen1_n0_cnot0_o);
  n1964_o <= gen1_n0_cnot0_n1961 (1);
  n1965_o <= gen1_n0_cnot0_n1961 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1966_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1967_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1969 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1968_o,
    o => gen1_n1_cnot0_o);
  n1972_o <= gen1_n1_cnot0_n1969 (1);
  n1973_o <= gen1_n1_cnot0_n1969 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1974_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1975_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1976_o <= n1974_o & n1975_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1977 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1976_o,
    o => gen1_n2_cnot0_o);
  n1980_o <= gen1_n2_cnot0_n1977 (1);
  n1981_o <= gen1_n2_cnot0_n1977 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1982_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1983_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1985 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1984_o,
    o => gen1_n3_cnot0_o);
  n1988_o <= gen1_n3_cnot0_n1985 (1);
  n1989_o <= gen1_n3_cnot0_n1985 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1990_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1991_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1993 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1992_o,
    o => gen1_n4_cnot0_o);
  n1996_o <= gen1_n4_cnot0_n1993 (1);
  n1997_o <= gen1_n4_cnot0_n1993 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1998_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1999_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2001 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2000_o,
    o => gen1_n5_cnot0_o);
  n2004_o <= gen1_n5_cnot0_n2001 (1);
  n2005_o <= gen1_n5_cnot0_n2001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2006_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2007_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2009 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2008_o,
    o => gen1_n6_cnot0_o);
  n2012_o <= gen1_n6_cnot0_n2009 (1);
  n2013_o <= gen1_n6_cnot0_n2009 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2014_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2015_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2017 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2016_o,
    o => gen1_n7_cnot0_o);
  n2020_o <= gen1_n7_cnot0_n2017 (1);
  n2021_o <= gen1_n7_cnot0_n2017 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2022_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2023_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2025 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2024_o,
    o => gen1_n8_cnot0_o);
  n2028_o <= gen1_n8_cnot0_n2025 (1);
  n2029_o <= gen1_n8_cnot0_n2025 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2030_o <= ctrl_prop (9);
  n2031_o <= n2029_o & n2021_o & n2013_o & n2005_o & n1997_o & n1989_o & n1981_o & n1973_o & n1965_o;
  n2032_o <= n2028_o & n2020_o & n2012_o & n2004_o & n1996_o & n1988_o & n1980_o & n1972_o & n1964_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1507 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1515 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1523 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1531 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1539 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1547 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1555 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1563 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1575 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1583 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1591 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1599 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1607 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1615 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1623 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic_vector (1 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1635 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (1 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1646 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic_vector (1 downto 0);
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1657 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic_vector (1 downto 0);
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1668 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (1 downto 0);
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1679 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1690 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic_vector (1 downto 0);
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1701 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic_vector (1 downto 0);
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1712 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1723 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (1 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1733 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic_vector (1 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1744 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (1 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1755 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (1 downto 0);
  signal n1764_o : std_logic;
  signal n1765_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1766 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1777 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic_vector (1 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1788 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic_vector (1 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1799 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic_vector (1 downto 0);
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1810 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (1 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1821 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1829 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1837 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1845 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1853 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1861 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1869 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1881 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1889 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1897 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1905 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1913 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1921 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1929 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1937 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic_vector (8 downto 0);
  signal n1943_o : std_logic_vector (8 downto 0);
  signal n1944_o : std_logic_vector (8 downto 0);
  signal n1945_o : std_logic_vector (8 downto 0);
  signal n1946_o : std_logic_vector (8 downto 0);
  signal n1947_o : std_logic_vector (8 downto 0);
  signal n1948_o : std_logic_vector (8 downto 0);
  signal n1949_o : std_logic_vector (8 downto 0);
  signal n1950_o : std_logic_vector (8 downto 0);
  signal n1951_o : std_logic_vector (8 downto 0);
  signal n1952_o : std_logic_vector (8 downto 0);
  signal n1953_o : std_logic_vector (8 downto 0);
  signal n1954_o : std_logic_vector (8 downto 0);
  signal n1955_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1942_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1943_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1944_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1945_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1946_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1947_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1948_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1949_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1950_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1951_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1952_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1953_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1954_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1955_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1504_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1505_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1507 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1506_o,
    o => gen1_n1_cnot1_j_o);
  n1510_o <= gen1_n1_cnot1_j_n1507 (1);
  n1511_o <= gen1_n1_cnot1_j_n1507 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1512_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1513_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1515 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1514_o,
    o => gen1_n2_cnot1_j_o);
  n1518_o <= gen1_n2_cnot1_j_n1515 (1);
  n1519_o <= gen1_n2_cnot1_j_n1515 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1520_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1521_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1523 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1522_o,
    o => gen1_n3_cnot1_j_o);
  n1526_o <= gen1_n3_cnot1_j_n1523 (1);
  n1527_o <= gen1_n3_cnot1_j_n1523 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1528_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1529_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1531 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1530_o,
    o => gen1_n4_cnot1_j_o);
  n1534_o <= gen1_n4_cnot1_j_n1531 (1);
  n1535_o <= gen1_n4_cnot1_j_n1531 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1536_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1537_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1539 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1538_o,
    o => gen1_n5_cnot1_j_o);
  n1542_o <= gen1_n5_cnot1_j_n1539 (1);
  n1543_o <= gen1_n5_cnot1_j_n1539 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1544_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1545_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1547 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1546_o,
    o => gen1_n6_cnot1_j_o);
  n1550_o <= gen1_n6_cnot1_j_n1547 (1);
  n1551_o <= gen1_n6_cnot1_j_n1547 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1552_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1553_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1555 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1554_o,
    o => gen1_n7_cnot1_j_o);
  n1558_o <= gen1_n7_cnot1_j_n1555 (1);
  n1559_o <= gen1_n7_cnot1_j_n1555 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1560_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1561_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1563 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1562_o,
    o => gen1_n8_cnot1_j_o);
  n1566_o <= gen1_n8_cnot1_j_n1563 (1);
  n1567_o <= gen1_n8_cnot1_j_n1563 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1568_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1569_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1570_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1571_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1572_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1573_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1575 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1574_o,
    o => gen2_n8_cnot2_j_o);
  n1578_o <= gen2_n8_cnot2_j_n1575 (1);
  n1579_o <= gen2_n8_cnot2_j_n1575 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1580_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1581_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1583 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1582_o,
    o => gen2_n7_cnot2_j_o);
  n1586_o <= gen2_n7_cnot2_j_n1583 (1);
  n1587_o <= gen2_n7_cnot2_j_n1583 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1588_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1589_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1590_o <= n1588_o & n1589_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1591 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1590_o,
    o => gen2_n6_cnot2_j_o);
  n1594_o <= gen2_n6_cnot2_j_n1591 (1);
  n1595_o <= gen2_n6_cnot2_j_n1591 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1596_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1597_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1598_o <= n1596_o & n1597_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1599 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1598_o,
    o => gen2_n5_cnot2_j_o);
  n1602_o <= gen2_n5_cnot2_j_n1599 (1);
  n1603_o <= gen2_n5_cnot2_j_n1599 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1604_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1605_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1606_o <= n1604_o & n1605_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1607 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1606_o,
    o => gen2_n4_cnot2_j_o);
  n1610_o <= gen2_n4_cnot2_j_n1607 (1);
  n1611_o <= gen2_n4_cnot2_j_n1607 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1612_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1613_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1615 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1614_o,
    o => gen2_n3_cnot2_j_o);
  n1618_o <= gen2_n3_cnot2_j_n1615 (1);
  n1619_o <= gen2_n3_cnot2_j_n1615 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1620_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1621_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1622_o <= n1620_o & n1621_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1623 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1622_o,
    o => gen2_n2_cnot2_j_o);
  n1626_o <= gen2_n2_cnot2_j_n1623 (1);
  n1627_o <= gen2_n2_cnot2_j_n1623 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1628_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1629_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1630_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1631_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1633_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1635 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1634_o,
    o => gen3_n1_ccnot3_j_o);
  n1638_o <= gen3_n1_ccnot3_j_n1635 (2);
  n1639_o <= gen3_n1_ccnot3_j_n1635 (1);
  n1640_o <= gen3_n1_ccnot3_j_n1635 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1641_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1642_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1644_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1646 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1645_o,
    o => gen3_n2_ccnot3_j_o);
  n1649_o <= gen3_n2_ccnot3_j_n1646 (2);
  n1650_o <= gen3_n2_ccnot3_j_n1646 (1);
  n1651_o <= gen3_n2_ccnot3_j_n1646 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1652_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1653_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1654_o <= n1652_o & n1653_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1655_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1657 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1656_o,
    o => gen3_n3_ccnot3_j_o);
  n1660_o <= gen3_n3_ccnot3_j_n1657 (2);
  n1661_o <= gen3_n3_ccnot3_j_n1657 (1);
  n1662_o <= gen3_n3_ccnot3_j_n1657 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1663_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1664_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1665_o <= n1663_o & n1664_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1666_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1668 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1667_o,
    o => gen3_n4_ccnot3_j_o);
  n1671_o <= gen3_n4_ccnot3_j_n1668 (2);
  n1672_o <= gen3_n4_ccnot3_j_n1668 (1);
  n1673_o <= gen3_n4_ccnot3_j_n1668 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1674_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1675_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1677_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1679 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1678_o,
    o => gen3_n5_ccnot3_j_o);
  n1682_o <= gen3_n5_ccnot3_j_n1679 (2);
  n1683_o <= gen3_n5_ccnot3_j_n1679 (1);
  n1684_o <= gen3_n5_ccnot3_j_n1679 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1685_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1686_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1688_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1690 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1689_o,
    o => gen3_n6_ccnot3_j_o);
  n1693_o <= gen3_n6_ccnot3_j_n1690 (2);
  n1694_o <= gen3_n6_ccnot3_j_n1690 (1);
  n1695_o <= gen3_n6_ccnot3_j_n1690 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1696_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1697_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1698_o <= n1696_o & n1697_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1699_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1701 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1700_o,
    o => gen3_n7_ccnot3_j_o);
  n1704_o <= gen3_n7_ccnot3_j_n1701 (2);
  n1705_o <= gen3_n7_ccnot3_j_n1701 (1);
  n1706_o <= gen3_n7_ccnot3_j_n1701 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1707_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1708_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1709_o <= n1707_o & n1708_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1710_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1712 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1711_o,
    o => gen3_n8_ccnot3_j_o);
  n1715_o <= gen3_n8_ccnot3_j_n1712 (2);
  n1716_o <= gen3_n8_ccnot3_j_n1712 (1);
  n1717_o <= gen3_n8_ccnot3_j_n1712 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1718_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1719_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1720_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1721_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1722_o <= n1720_o & n1721_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1723 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1722_o,
    o => cnot_4_o);
  n1726_o <= cnot_4_n1723 (1);
  n1727_o <= cnot_4_n1723 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1728_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1729_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1731_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1733 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1732_o,
    o => gen4_n7_peres4_j_o);
  n1736_o <= gen4_n7_peres4_j_n1733 (2);
  n1737_o <= gen4_n7_peres4_j_n1733 (1);
  n1738_o <= gen4_n7_peres4_j_n1733 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1739_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1740_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1741_o <= n1739_o & n1740_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1742_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1744 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1743_o,
    o => gen4_n6_peres4_j_o);
  n1747_o <= gen4_n6_peres4_j_n1744 (2);
  n1748_o <= gen4_n6_peres4_j_n1744 (1);
  n1749_o <= gen4_n6_peres4_j_n1744 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1750_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1751_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1753_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1754_o <= n1752_o & n1753_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1755 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1754_o,
    o => gen4_n5_peres4_j_o);
  n1758_o <= gen4_n5_peres4_j_n1755 (2);
  n1759_o <= gen4_n5_peres4_j_n1755 (1);
  n1760_o <= gen4_n5_peres4_j_n1755 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1761_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1762_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1763_o <= n1761_o & n1762_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1764_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1765_o <= n1763_o & n1764_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1766 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1765_o,
    o => gen4_n4_peres4_j_o);
  n1769_o <= gen4_n4_peres4_j_n1766 (2);
  n1770_o <= gen4_n4_peres4_j_n1766 (1);
  n1771_o <= gen4_n4_peres4_j_n1766 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1772_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1773_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1774_o <= n1772_o & n1773_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1775_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1776_o <= n1774_o & n1775_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1777 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1776_o,
    o => gen4_n3_peres4_j_o);
  n1780_o <= gen4_n3_peres4_j_n1777 (2);
  n1781_o <= gen4_n3_peres4_j_n1777 (1);
  n1782_o <= gen4_n3_peres4_j_n1777 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1783_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1784_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1785_o <= n1783_o & n1784_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1786_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1788 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1787_o,
    o => gen4_n2_peres4_j_o);
  n1791_o <= gen4_n2_peres4_j_n1788 (2);
  n1792_o <= gen4_n2_peres4_j_n1788 (1);
  n1793_o <= gen4_n2_peres4_j_n1788 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1794_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1795_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1796_o <= n1794_o & n1795_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1797_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1799 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1798_o,
    o => gen4_n1_peres4_j_o);
  n1802_o <= gen4_n1_peres4_j_n1799 (2);
  n1803_o <= gen4_n1_peres4_j_n1799 (1);
  n1804_o <= gen4_n1_peres4_j_n1799 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1805_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1806_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1807_o <= n1805_o & n1806_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1808_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1810 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1809_o,
    o => gen4_n0_peres4_j_o);
  n1813_o <= gen4_n0_peres4_j_n1810 (2);
  n1814_o <= gen4_n0_peres4_j_n1810 (1);
  n1815_o <= gen4_n0_peres4_j_n1810 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1816_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1817_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1818_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1819_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1820_o <= n1818_o & n1819_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1821 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1820_o,
    o => gen5_n1_cnot5_j_o);
  n1824_o <= gen5_n1_cnot5_j_n1821 (1);
  n1825_o <= gen5_n1_cnot5_j_n1821 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1826_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1827_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1829 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1828_o,
    o => gen5_n2_cnot5_j_o);
  n1832_o <= gen5_n2_cnot5_j_n1829 (1);
  n1833_o <= gen5_n2_cnot5_j_n1829 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1834_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1835_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1837 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1836_o,
    o => gen5_n3_cnot5_j_o);
  n1840_o <= gen5_n3_cnot5_j_n1837 (1);
  n1841_o <= gen5_n3_cnot5_j_n1837 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1842_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1843_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1844_o <= n1842_o & n1843_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1845 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1844_o,
    o => gen5_n4_cnot5_j_o);
  n1848_o <= gen5_n4_cnot5_j_n1845 (1);
  n1849_o <= gen5_n4_cnot5_j_n1845 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1850_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1851_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1852_o <= n1850_o & n1851_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1853 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1852_o,
    o => gen5_n5_cnot5_j_o);
  n1856_o <= gen5_n5_cnot5_j_n1853 (1);
  n1857_o <= gen5_n5_cnot5_j_n1853 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1858_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1859_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1861 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1860_o,
    o => gen5_n6_cnot5_j_o);
  n1864_o <= gen5_n6_cnot5_j_n1861 (1);
  n1865_o <= gen5_n6_cnot5_j_n1861 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1866_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1867_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1869 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1868_o,
    o => gen5_n7_cnot5_j_o);
  n1872_o <= gen5_n7_cnot5_j_n1869 (1);
  n1873_o <= gen5_n7_cnot5_j_n1869 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1874_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1875_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1876_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1877_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1878_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1879_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1881 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1880_o,
    o => gen6_n1_cnot1_j_o);
  n1884_o <= gen6_n1_cnot1_j_n1881 (1);
  n1885_o <= gen6_n1_cnot1_j_n1881 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1886_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1887_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1889 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1888_o,
    o => gen6_n2_cnot1_j_o);
  n1892_o <= gen6_n2_cnot1_j_n1889 (1);
  n1893_o <= gen6_n2_cnot1_j_n1889 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1894_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1895_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1896_o <= n1894_o & n1895_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1897 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1896_o,
    o => gen6_n3_cnot1_j_o);
  n1900_o <= gen6_n3_cnot1_j_n1897 (1);
  n1901_o <= gen6_n3_cnot1_j_n1897 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1902_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1903_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1905 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1904_o,
    o => gen6_n4_cnot1_j_o);
  n1908_o <= gen6_n4_cnot1_j_n1905 (1);
  n1909_o <= gen6_n4_cnot1_j_n1905 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1910_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1911_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1913 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1912_o,
    o => gen6_n5_cnot1_j_o);
  n1916_o <= gen6_n5_cnot1_j_n1913 (1);
  n1917_o <= gen6_n5_cnot1_j_n1913 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1918_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1919_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1920_o <= n1918_o & n1919_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1921 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1920_o,
    o => gen6_n6_cnot1_j_o);
  n1924_o <= gen6_n6_cnot1_j_n1921 (1);
  n1925_o <= gen6_n6_cnot1_j_n1921 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1926_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1927_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1929 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1928_o,
    o => gen6_n7_cnot1_j_o);
  n1932_o <= gen6_n7_cnot1_j_n1929 (1);
  n1933_o <= gen6_n7_cnot1_j_n1929 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1934_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1935_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1936_o <= n1934_o & n1935_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1937 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1936_o,
    o => gen6_n8_cnot1_j_o);
  n1940_o <= gen6_n8_cnot1_j_n1937 (1);
  n1941_o <= gen6_n8_cnot1_j_n1937 (0);
  n1942_o <= n1566_o & n1558_o & n1550_o & n1542_o & n1534_o & n1526_o & n1518_o & n1510_o & n1568_o;
  n1943_o <= n1567_o & n1559_o & n1551_o & n1543_o & n1535_o & n1527_o & n1519_o & n1511_o & n1569_o;
  n1944_o <= n1571_o & n1578_o & n1586_o & n1594_o & n1602_o & n1610_o & n1618_o & n1626_o & n1570_o;
  n1945_o <= n1579_o & n1587_o & n1595_o & n1603_o & n1611_o & n1619_o & n1627_o & n1628_o;
  n1946_o <= n1717_o & n1706_o & n1695_o & n1684_o & n1673_o & n1662_o & n1651_o & n1640_o & n1629_o;
  n1947_o <= n1718_o & n1716_o & n1705_o & n1694_o & n1683_o & n1672_o & n1661_o & n1650_o & n1639_o;
  n1948_o <= n1719_o & n1715_o & n1704_o & n1693_o & n1682_o & n1671_o & n1660_o & n1649_o & n1638_o;
  n1949_o <= n1726_o & n1736_o & n1747_o & n1758_o & n1769_o & n1780_o & n1791_o & n1802_o & n1813_o;
  n1950_o <= n1738_o & n1749_o & n1760_o & n1771_o & n1782_o & n1793_o & n1804_o & n1815_o & n1816_o;
  n1951_o <= n1727_o & n1737_o & n1748_o & n1759_o & n1770_o & n1781_o & n1792_o & n1803_o & n1814_o;
  n1952_o <= n1873_o & n1865_o & n1857_o & n1849_o & n1841_o & n1833_o & n1825_o & n1817_o;
  n1953_o <= n1875_o & n1872_o & n1864_o & n1856_o & n1848_o & n1840_o & n1832_o & n1824_o & n1874_o;
  n1954_o <= n1940_o & n1932_o & n1924_o & n1916_o & n1908_o & n1900_o & n1892_o & n1884_o & n1876_o;
  n1955_o <= n1941_o & n1933_o & n1925_o & n1917_o & n1909_o & n1901_o & n1893_o & n1885_o & n1877_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1495 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1500_o;
  o <= n1499_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1501_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1493_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1494_o <= n1493_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1495 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1494_o,
    o => gen1_n0_cnot0_o);
  n1498_o <= gen1_n0_cnot0_n1495 (1);
  n1499_o <= gen1_n0_cnot0_n1495 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1500_o <= ctrl_prop (1);
  n1501_o <= n1498_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1411 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1419 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1427 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1435 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1443 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1451 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1459 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1467 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1475 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1483 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic_vector (9 downto 0);
  signal n1490_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n1488_o;
  o <= n1489_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1490_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1408_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1409_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1410_o <= n1408_o & n1409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1411 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1410_o,
    o => gen1_n0_cnot0_o);
  n1414_o <= gen1_n0_cnot0_n1411 (1);
  n1415_o <= gen1_n0_cnot0_n1411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1416_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1417_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1418_o <= n1416_o & n1417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1419 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1418_o,
    o => gen1_n1_cnot0_o);
  n1422_o <= gen1_n1_cnot0_n1419 (1);
  n1423_o <= gen1_n1_cnot0_n1419 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1424_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1425_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1427 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1426_o,
    o => gen1_n2_cnot0_o);
  n1430_o <= gen1_n2_cnot0_n1427 (1);
  n1431_o <= gen1_n2_cnot0_n1427 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1432_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1433_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1434_o <= n1432_o & n1433_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1435 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1434_o,
    o => gen1_n3_cnot0_o);
  n1438_o <= gen1_n3_cnot0_n1435 (1);
  n1439_o <= gen1_n3_cnot0_n1435 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1440_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1441_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1442_o <= n1440_o & n1441_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1443 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1442_o,
    o => gen1_n4_cnot0_o);
  n1446_o <= gen1_n4_cnot0_n1443 (1);
  n1447_o <= gen1_n4_cnot0_n1443 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1448_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1449_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1451 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1450_o,
    o => gen1_n5_cnot0_o);
  n1454_o <= gen1_n5_cnot0_n1451 (1);
  n1455_o <= gen1_n5_cnot0_n1451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1456_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1457_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1458_o <= n1456_o & n1457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1459 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1458_o,
    o => gen1_n6_cnot0_o);
  n1462_o <= gen1_n6_cnot0_n1459 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n1463_o <= gen1_n6_cnot0_n1459 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1464_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1465_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1466_o <= n1464_o & n1465_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1467 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1466_o,
    o => gen1_n7_cnot0_o);
  n1470_o <= gen1_n7_cnot0_n1467 (1);
  n1471_o <= gen1_n7_cnot0_n1467 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1472_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1473_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1474_o <= n1472_o & n1473_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1475 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1474_o,
    o => gen1_n8_cnot0_o);
  n1478_o <= gen1_n8_cnot0_n1475 (1);
  n1479_o <= gen1_n8_cnot0_n1475 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1480_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1481_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1482_o <= n1480_o & n1481_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1483 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1482_o,
    o => gen1_n9_cnot0_o);
  n1486_o <= gen1_n9_cnot0_n1483 (1);
  n1487_o <= gen1_n9_cnot0_n1483 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1488_o <= ctrl_prop (10);
  n1489_o <= n1487_o & n1479_o & n1471_o & n1463_o & n1455_o & n1447_o & n1439_o & n1431_o & n1423_o & n1415_o;
  n1490_o <= n1486_o & n1478_o & n1470_o & n1462_o & n1454_o & n1446_o & n1438_o & n1430_o & n1422_o & n1414_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n1394 : std_logic;
  signal cnotr_n1395 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n1400 : std_logic_vector (9 downto 0);
  signal add_n1401 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n1394;
  a_out <= add_n1400;
  s <= add_n1401;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1395; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1394 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1395 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1400 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1401 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic_vector (1 downto 0);
  signal cnota_n972 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic_vector (1 downto 0);
  signal cnotb_n979 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic_vector (1 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (2 downto 0);
  signal ccnotc_n987 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic_vector (1 downto 0);
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n998 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1008 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic_vector (1 downto 0);
  signal n1018_o : std_logic;
  signal n1019_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1020 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1030 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic_vector (1 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1042 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1052 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic_vector (1 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1064 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1074 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (1 downto 0);
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1086 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1096 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic_vector (1 downto 0);
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1108 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1118 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (1 downto 0);
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1130 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1140 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic_vector (1 downto 0);
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1152 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1162 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic_vector (1 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1174 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1184 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (1 downto 0);
  signal n1194_o : std_logic;
  signal n1195_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1196 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1206 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal n1216_o : std_logic;
  signal n1217_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1218 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1228 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (1 downto 0);
  signal n1238_o : std_logic;
  signal n1239_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1240 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1250 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic_vector (1 downto 0);
  signal n1260_o : std_logic;
  signal n1261_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1262 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1272 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (1 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1284 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1294 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (1 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1306 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1316 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic_vector (1 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1328 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1338 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1348 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic_vector (1 downto 0);
  signal cnotea_n1355 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic_vector (9 downto 0);
  signal n1361_o : std_logic_vector (9 downto 0);
  signal n1362_o : std_logic_vector (9 downto 0);
  signal n1363_o : std_logic_vector (8 downto 0);
  signal n1364_o : std_logic_vector (8 downto 0);
  signal n1365_o : std_logic_vector (8 downto 0);
  signal n1366_o : std_logic_vector (8 downto 0);
  signal n1367_o : std_logic_vector (3 downto 0);
  signal n1368_o : std_logic_vector (3 downto 0);
  signal n1369_o : std_logic_vector (3 downto 0);
  signal n1370_o : std_logic_vector (3 downto 0);
  signal n1371_o : std_logic_vector (3 downto 0);
  signal n1372_o : std_logic_vector (3 downto 0);
  signal n1373_o : std_logic_vector (3 downto 0);
  signal n1374_o : std_logic_vector (3 downto 0);
  signal n1375_o : std_logic_vector (3 downto 0);
  signal n1376_o : std_logic_vector (3 downto 0);
  signal n1377_o : std_logic_vector (3 downto 0);
  signal n1378_o : std_logic_vector (3 downto 0);
  signal n1379_o : std_logic_vector (3 downto 0);
  signal n1380_o : std_logic_vector (3 downto 0);
  signal n1381_o : std_logic_vector (3 downto 0);
  signal n1382_o : std_logic_vector (3 downto 0);
  signal n1383_o : std_logic_vector (3 downto 0);
  signal n1384_o : std_logic_vector (3 downto 0);
  signal n1385_o : std_logic_vector (3 downto 0);
  signal n1386_o : std_logic_vector (3 downto 0);
  signal n1387_o : std_logic_vector (3 downto 0);
  signal n1388_o : std_logic_vector (3 downto 0);
  signal n1389_o : std_logic_vector (3 downto 0);
  signal n1390_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1360_o;
  b_out <= n1361_o;
  s <= n1362_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1363_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1364_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1365_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1366_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n982_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n976_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1352_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n969_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n970_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n971_o <= n969_o & n970_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n972 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n971_o,
    o => cnota_o);
  n975_o <= cnota_n972 (1);
  n976_o <= cnota_n972 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n977_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n978_o <= n977_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n979 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n978_o,
    o => cnotb_o);
  n982_o <= cnotb_n979 (1);
  n983_o <= cnotb_n979 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n984_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n985_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n986_o <= n984_o & n985_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n987 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n986_o,
    o => ccnotc_o);
  n990_o <= ccnotc_n987 (2);
  n991_o <= ccnotc_n987 (1);
  n992_o <= ccnotc_n987 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1367_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1368_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1369_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n993_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n994_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n995_o <= n993_o & n994_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n996_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n998 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n997_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1001_o <= gen1_n1_ccnot1_n998 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1002_o <= gen1_n1_ccnot1_n998 (1);
  n1003_o <= gen1_n1_ccnot1_n998 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1004_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1005_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1006_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1007_o <= n1005_o & n1006_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1008 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1007_o,
    o => gen1_n1_cnot1_o);
  n1011_o <= gen1_n1_cnot1_n1008 (1);
  n1012_o <= gen1_n1_cnot1_n1008 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1013_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1014_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1015_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1016_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1017_o <= n1015_o & n1016_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1018_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1019_o <= n1017_o & n1018_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1020 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1019_o,
    o => gen1_n1_ccnot2_o);
  n1023_o <= gen1_n1_ccnot2_n1020 (2);
  n1024_o <= gen1_n1_ccnot2_n1020 (1);
  n1025_o <= gen1_n1_ccnot2_n1020 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1026_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1027_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1028_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1029_o <= n1027_o & n1028_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1030 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1029_o,
    o => gen1_n1_cnot2_o);
  n1033_o <= gen1_n1_cnot2_n1030 (1);
  n1034_o <= gen1_n1_cnot2_n1030 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1035_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1036_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1370_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1371_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1372_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1037_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1038_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1039_o <= n1037_o & n1038_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1040_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1042 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1041_o,
    o => gen1_n2_ccnot1_o);
  n1045_o <= gen1_n2_ccnot1_n1042 (2);
  n1046_o <= gen1_n2_ccnot1_n1042 (1);
  n1047_o <= gen1_n2_ccnot1_n1042 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1048_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1049_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1050_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1051_o <= n1049_o & n1050_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1052 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1051_o,
    o => gen1_n2_cnot1_o);
  n1055_o <= gen1_n2_cnot1_n1052 (1);
  n1056_o <= gen1_n2_cnot1_n1052 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1057_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1058_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1059_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1060_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1061_o <= n1059_o & n1060_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1062_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1064 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1063_o,
    o => gen1_n2_ccnot2_o);
  n1067_o <= gen1_n2_ccnot2_n1064 (2);
  n1068_o <= gen1_n2_ccnot2_n1064 (1);
  n1069_o <= gen1_n2_ccnot2_n1064 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1070_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1071_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1072_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1073_o <= n1071_o & n1072_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1074 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1073_o,
    o => gen1_n2_cnot2_o);
  n1077_o <= gen1_n2_cnot2_n1074 (1);
  n1078_o <= gen1_n2_cnot2_n1074 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1079_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1080_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1373_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1374_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1375_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1081_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1082_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1083_o <= n1081_o & n1082_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1084_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1086 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1085_o,
    o => gen1_n3_ccnot1_o);
  n1089_o <= gen1_n3_ccnot1_n1086 (2);
  n1090_o <= gen1_n3_ccnot1_n1086 (1);
  n1091_o <= gen1_n3_ccnot1_n1086 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1092_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1093_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1094_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1096 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1095_o,
    o => gen1_n3_cnot1_o);
  n1099_o <= gen1_n3_cnot1_n1096 (1);
  n1100_o <= gen1_n3_cnot1_n1096 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1101_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1102_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1103_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1104_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1105_o <= n1103_o & n1104_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1106_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1108 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1107_o,
    o => gen1_n3_ccnot2_o);
  n1111_o <= gen1_n3_ccnot2_n1108 (2);
  n1112_o <= gen1_n3_ccnot2_n1108 (1);
  n1113_o <= gen1_n3_ccnot2_n1108 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1114_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1115_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1116_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1117_o <= n1115_o & n1116_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1118 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1117_o,
    o => gen1_n3_cnot2_o);
  n1121_o <= gen1_n3_cnot2_n1118 (1);
  n1122_o <= gen1_n3_cnot2_n1118 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1123_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1124_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1376_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1377_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1378_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1125_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1126_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1128_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1130 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1129_o,
    o => gen1_n4_ccnot1_o);
  n1133_o <= gen1_n4_ccnot1_n1130 (2);
  n1134_o <= gen1_n4_ccnot1_n1130 (1);
  n1135_o <= gen1_n4_ccnot1_n1130 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1136_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1137_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1138_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1139_o <= n1137_o & n1138_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1140 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1139_o,
    o => gen1_n4_cnot1_o);
  n1143_o <= gen1_n4_cnot1_n1140 (1);
  n1144_o <= gen1_n4_cnot1_n1140 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1145_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1146_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1147_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1148_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1149_o <= n1147_o & n1148_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1150_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1152 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1151_o,
    o => gen1_n4_ccnot2_o);
  n1155_o <= gen1_n4_ccnot2_n1152 (2);
  n1156_o <= gen1_n4_ccnot2_n1152 (1);
  n1157_o <= gen1_n4_ccnot2_n1152 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1158_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1159_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1160_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1162 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1161_o,
    o => gen1_n4_cnot2_o);
  n1165_o <= gen1_n4_cnot2_n1162 (1);
  n1166_o <= gen1_n4_cnot2_n1162 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1167_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1168_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1379_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1380_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1381_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1169_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1170_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1171_o <= n1169_o & n1170_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1172_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1173_o <= n1171_o & n1172_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1174 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1173_o,
    o => gen1_n5_ccnot1_o);
  n1177_o <= gen1_n5_ccnot1_n1174 (2);
  n1178_o <= gen1_n5_ccnot1_n1174 (1);
  n1179_o <= gen1_n5_ccnot1_n1174 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1180_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1181_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1182_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1183_o <= n1181_o & n1182_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1184 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1183_o,
    o => gen1_n5_cnot1_o);
  n1187_o <= gen1_n5_cnot1_n1184 (1);
  n1188_o <= gen1_n5_cnot1_n1184 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1189_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1190_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1191_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1192_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1194_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1195_o <= n1193_o & n1194_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1196 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1195_o,
    o => gen1_n5_ccnot2_o);
  n1199_o <= gen1_n5_ccnot2_n1196 (2);
  n1200_o <= gen1_n5_ccnot2_n1196 (1);
  n1201_o <= gen1_n5_ccnot2_n1196 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1202_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1203_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1204_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1205_o <= n1203_o & n1204_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1206 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1205_o,
    o => gen1_n5_cnot2_o);
  n1209_o <= gen1_n5_cnot2_n1206 (1);
  n1210_o <= gen1_n5_cnot2_n1206 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1211_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1212_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1382_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1383_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1384_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1213_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1214_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1216_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1218 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1217_o,
    o => gen1_n6_ccnot1_o);
  n1221_o <= gen1_n6_ccnot1_n1218 (2);
  n1222_o <= gen1_n6_ccnot1_n1218 (1);
  n1223_o <= gen1_n6_ccnot1_n1218 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1224_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1225_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1226_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1227_o <= n1225_o & n1226_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1228 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1227_o,
    o => gen1_n6_cnot1_o);
  n1231_o <= gen1_n6_cnot1_n1228 (1);
  n1232_o <= gen1_n6_cnot1_n1228 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1233_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1234_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1235_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1236_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1238_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1239_o <= n1237_o & n1238_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1240 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1239_o,
    o => gen1_n6_ccnot2_o);
  n1243_o <= gen1_n6_ccnot2_n1240 (2);
  n1244_o <= gen1_n6_ccnot2_n1240 (1);
  n1245_o <= gen1_n6_ccnot2_n1240 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1246_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1247_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1248_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1249_o <= n1247_o & n1248_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1250 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1249_o,
    o => gen1_n6_cnot2_o);
  n1253_o <= gen1_n6_cnot2_n1250 (1);
  n1254_o <= gen1_n6_cnot2_n1250 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1255_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1256_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1385_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1386_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1387_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1257_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1258_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1259_o <= n1257_o & n1258_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1260_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1261_o <= n1259_o & n1260_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1262 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1261_o,
    o => gen1_n7_ccnot1_o);
  n1265_o <= gen1_n7_ccnot1_n1262 (2);
  n1266_o <= gen1_n7_ccnot1_n1262 (1);
  n1267_o <= gen1_n7_ccnot1_n1262 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1268_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1269_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1270_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1271_o <= n1269_o & n1270_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1272 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1271_o,
    o => gen1_n7_cnot1_o);
  n1275_o <= gen1_n7_cnot1_n1272 (1);
  n1276_o <= gen1_n7_cnot1_n1272 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1277_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1278_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1279_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1280_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1282_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1283_o <= n1281_o & n1282_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1284 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1283_o,
    o => gen1_n7_ccnot2_o);
  n1287_o <= gen1_n7_ccnot2_n1284 (2);
  n1288_o <= gen1_n7_ccnot2_n1284 (1);
  n1289_o <= gen1_n7_ccnot2_n1284 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1290_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1291_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1292_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1293_o <= n1291_o & n1292_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1294 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1293_o,
    o => gen1_n7_cnot2_o);
  n1297_o <= gen1_n7_cnot2_n1294 (1);
  n1298_o <= gen1_n7_cnot2_n1294 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1299_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1300_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1388_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1389_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1390_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1301_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1302_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1303_o <= n1301_o & n1302_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1304_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1306 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1305_o,
    o => gen1_n8_ccnot1_o);
  n1309_o <= gen1_n8_ccnot1_n1306 (2);
  n1310_o <= gen1_n8_ccnot1_n1306 (1);
  n1311_o <= gen1_n8_ccnot1_n1306 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1312_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1313_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1314_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1316 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1315_o,
    o => gen1_n8_cnot1_o);
  n1319_o <= gen1_n8_cnot1_n1316 (1);
  n1320_o <= gen1_n8_cnot1_n1316 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1321_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1322_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1323_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1324_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1325_o <= n1323_o & n1324_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1326_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1327_o <= n1325_o & n1326_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1328 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1327_o,
    o => gen1_n8_ccnot2_o);
  n1331_o <= gen1_n8_ccnot2_n1328 (2);
  n1332_o <= gen1_n8_ccnot2_n1328 (1);
  n1333_o <= gen1_n8_ccnot2_n1328 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1334_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1335_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1336_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1337_o <= n1335_o & n1336_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1338 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1337_o,
    o => gen1_n8_cnot2_o);
  n1341_o <= gen1_n8_cnot2_n1338 (1);
  n1342_o <= gen1_n8_cnot2_n1338 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1343_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1344_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1345_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1346_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1348 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1347_o,
    o => cnoteb_o);
  n1351_o <= cnoteb_n1348 (1);
  n1352_o <= cnoteb_n1348 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1353_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1354_o <= n1353_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1355 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1354_o,
    o => cnotea_o);
  n1358_o <= cnotea_n1355 (1);
  n1359_o <= cnotea_n1355 (0);
  n1360_o <= n1358_o & a_s;
  n1361_o <= n1351_o & b_s;
  n1362_o <= n1359_o & s_s;
  n1363_o <= n1341_o & n1297_o & n1253_o & n1209_o & n1165_o & n1121_o & n1077_o & n1033_o & n990_o;
  n1364_o <= n1343_o & n1299_o & n1255_o & n1211_o & n1167_o & n1123_o & n1079_o & n1035_o & n991_o;
  n1365_o <= n1342_o & n1298_o & n1254_o & n1210_o & n1166_o & n1122_o & n1078_o & n1034_o & n983_o;
  n1366_o <= n1344_o & n1300_o & n1256_o & n1212_o & n1168_o & n1124_o & n1080_o & n1036_o & n992_o;
  n1367_o <= n1003_o & n1002_o & n1001_o & n1004_o;
  n1368_o <= n1014_o & n1012_o & n1011_o & n1013_o;
  n1369_o <= n1025_o & n1024_o & n1026_o & n1023_o;
  n1370_o <= n1047_o & n1046_o & n1045_o & n1048_o;
  n1371_o <= n1058_o & n1056_o & n1055_o & n1057_o;
  n1372_o <= n1069_o & n1068_o & n1070_o & n1067_o;
  n1373_o <= n1091_o & n1090_o & n1089_o & n1092_o;
  n1374_o <= n1102_o & n1100_o & n1099_o & n1101_o;
  n1375_o <= n1113_o & n1112_o & n1114_o & n1111_o;
  n1376_o <= n1135_o & n1134_o & n1133_o & n1136_o;
  n1377_o <= n1146_o & n1144_o & n1143_o & n1145_o;
  n1378_o <= n1157_o & n1156_o & n1158_o & n1155_o;
  n1379_o <= n1179_o & n1178_o & n1177_o & n1180_o;
  n1380_o <= n1190_o & n1188_o & n1187_o & n1189_o;
  n1381_o <= n1201_o & n1200_o & n1202_o & n1199_o;
  n1382_o <= n1223_o & n1222_o & n1221_o & n1224_o;
  n1383_o <= n1234_o & n1232_o & n1231_o & n1233_o;
  n1384_o <= n1245_o & n1244_o & n1246_o & n1243_o;
  n1385_o <= n1267_o & n1266_o & n1265_o & n1268_o;
  n1386_o <= n1278_o & n1276_o & n1275_o & n1277_o;
  n1387_o <= n1289_o & n1288_o & n1290_o & n1287_o;
  n1388_o <= n1311_o & n1310_o & n1309_o & n1312_o;
  n1389_o <= n1322_o & n1320_o & n1319_o & n1321_o;
  n1390_o <= n1333_o & n1332_o & n1334_o & n1331_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_7 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_7;

architecture rtl of cordich_stage_8_7 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n861_o : std_logic_vector (9 downto 0);
  signal add1_n862 : std_logic_vector (9 downto 0);
  signal add1_n863 : std_logic_vector (9 downto 0);
  signal add1_n864 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n871_o : std_logic;
  signal addsub_n872 : std_logic;
  signal addsub_n873 : std_logic_vector (9 downto 0);
  signal addsub_n874 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n881_o : std_logic;
  signal cnotr1_n882 : std_logic;
  signal cnotr1_n883 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n888_o : std_logic;
  signal cnotr2_n889 : std_logic;
  signal cnotr2_n890 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n895_o : std_logic;
  signal n896_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n897 : std_logic;
  signal gen0_cnotr3_n898 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n903_o : std_logic_vector (1 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n906 : std_logic;
  signal gen0_cnotr4_n907 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n912_o : std_logic_vector (1 downto 0);
  signal n913_o : std_logic_vector (6 downto 0);
  signal n914_o : std_logic_vector (8 downto 0);
  signal n915_o : std_logic;
  signal gen0_cnotr5_n916 : std_logic;
  signal gen0_cnotr5_n917 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n922_o : std_logic_vector (1 downto 0);
  signal n923_o : std_logic_vector (6 downto 0);
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (7 downto 0);
  signal n926_o : std_logic_vector (8 downto 0);
  signal add2_n927 : std_logic_vector (8 downto 0);
  signal add2_n928 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal cnotr6_n938 : std_logic;
  signal cnotr6_n939 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (7 downto 0);
  signal cnotr7_n946 : std_logic;
  signal cnotr7_n947 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n952_o : std_logic;
  signal alut1_n953 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n956 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n959_o : std_logic_vector (17 downto 0);
  signal n960_o : std_logic_vector (8 downto 0);
  signal n961_o : std_logic_vector (9 downto 0);
  signal n962_o : std_logic_vector (9 downto 0);
  signal n963_o : std_logic_vector (9 downto 0);
  signal n964_o : std_logic_vector (5 downto 0);
begin
  g <= n959_o;
  a_out <= add2_n928;
  c_out <= n960_o;
  x_out <= add1_n864;
  y_out <= addsub_n874;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n862; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n961_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n962_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n883; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n863; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n890; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n963_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n964_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n953; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n939; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n927; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n956; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n907; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n926_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n861_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n862 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n863 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n864 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n861_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n871_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n872 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n873 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n874 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n871_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n881_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n882 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n883 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n881_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n888_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n889 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n890 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n888_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n895_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n896_o <= w (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n897 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n898 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n895_o,
    i => n896_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n903_o <= y (8 downto 7);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n904_o <= y_4 (2);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n905_o <= y_4 (9 downto 3);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n906 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n907 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n904_o,
    i => n905_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n912_o <= y_4 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n913_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n914_o <= n912_o & n913_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n915_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n916 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n917 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n915_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n922_o <= x_1 (8 downto 7);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n923_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n924_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n925_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n926_o <= n924_o & n925_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n927 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n928 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n933_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n934_o <= not n933_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n935_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n936_o <= not n935_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n937_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n938 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n939 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n937_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n944_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n945_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n946 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n947 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n944_o,
    i => n945_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n952_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n953 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n956 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_7 port map (
    i => c_3,
    o => alut2_o);
  n959_o <= n923_o & addsub_n873 & cnotr7_n946;
  n960_o <= cnotr7_n947 & n952_o;
  n961_o <= gen0_cnotr5_n917 & gen0_cnotr5_n916 & n922_o;
  n962_o <= gen0_cnotr3_n898 & gen0_cnotr3_n897 & n903_o;
  n963_o <= gen0_cnotr4_n906 & n914_o;
  n964_o <= n936_o & addsub_n872 & cnotr6_n938 & cnotr2_n889 & cnotr1_n882 & n934_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_6 is
  port (
    w : in std_logic_vector (16 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_6;

architecture rtl of cordich_stage_8_6 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n751_o : std_logic_vector (9 downto 0);
  signal add1_n752 : std_logic_vector (9 downto 0);
  signal add1_n753 : std_logic_vector (9 downto 0);
  signal add1_n754 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n761_o : std_logic;
  signal addsub_n762 : std_logic;
  signal addsub_n763 : std_logic_vector (9 downto 0);
  signal addsub_n764 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n771_o : std_logic;
  signal cnotr1_n772 : std_logic;
  signal cnotr1_n773 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n778_o : std_logic;
  signal cnotr2_n779 : std_logic;
  signal cnotr2_n780 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n785_o : std_logic;
  signal n786_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n787 : std_logic;
  signal gen0_cnotr3_n788 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n793_o : std_logic_vector (2 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n796 : std_logic;
  signal gen0_cnotr4_n797 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n802_o : std_logic_vector (2 downto 0);
  signal n803_o : std_logic_vector (5 downto 0);
  signal n804_o : std_logic_vector (8 downto 0);
  signal n805_o : std_logic;
  signal gen0_cnotr5_n806 : std_logic;
  signal gen0_cnotr5_n807 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n812_o : std_logic_vector (2 downto 0);
  signal n813_o : std_logic_vector (5 downto 0);
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (7 downto 0);
  signal n816_o : std_logic_vector (8 downto 0);
  signal add2_n817 : std_logic_vector (8 downto 0);
  signal add2_n818 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic;
  signal n827_o : std_logic;
  signal cnotr6_n828 : std_logic;
  signal cnotr6_n829 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (7 downto 0);
  signal cnotr7_n836 : std_logic;
  signal cnotr7_n837 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n842_o : std_logic;
  signal alut1_n843 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n846 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n849_o : std_logic_vector (16 downto 0);
  signal n850_o : std_logic_vector (8 downto 0);
  signal n851_o : std_logic_vector (9 downto 0);
  signal n852_o : std_logic_vector (9 downto 0);
  signal n853_o : std_logic_vector (9 downto 0);
  signal n854_o : std_logic_vector (5 downto 0);
begin
  g <= n849_o;
  a_out <= add2_n818;
  c_out <= n850_o;
  x_out <= add1_n754;
  y_out <= addsub_n764;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n752; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n851_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n852_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n773; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n753; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n780; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n853_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n854_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n843; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n829; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n817; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n846; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n797; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n816_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n751_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n752 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n753 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n754 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n751_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n761_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n762 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n763 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n764 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n761_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n771_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n772 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n773 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n771_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n778_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n779 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n780 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n778_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n785_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n786_o <= w (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n787 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n788 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n785_o,
    i => n786_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n793_o <= y (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n794_o <= y_4 (3);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n795_o <= y_4 (9 downto 4);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n796 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n797 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n794_o,
    i => n795_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n802_o <= y_4 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n803_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n804_o <= n802_o & n803_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n805_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n806 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n807 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n805_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n812_o <= x_1 (8 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n813_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n814_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n815_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n816_o <= n814_o & n815_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n817 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n818 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n823_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n824_o <= not n823_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n825_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n826_o <= not n825_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n827_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n828 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n829 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n827_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n834_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n835_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n836 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n837 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n834_o,
    i => n835_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n842_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n843 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n846 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_6 port map (
    i => c_3,
    o => alut2_o);
  n849_o <= n813_o & addsub_n763 & cnotr7_n836;
  n850_o <= cnotr7_n837 & n842_o;
  n851_o <= gen0_cnotr5_n807 & gen0_cnotr5_n806 & n812_o;
  n852_o <= gen0_cnotr3_n788 & gen0_cnotr3_n787 & n793_o;
  n853_o <= gen0_cnotr4_n796 & n804_o;
  n854_o <= n826_o & addsub_n762 & cnotr6_n828 & cnotr2_n779 & cnotr1_n772 & n824_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_5 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_5;

architecture rtl of cordich_stage_8_5 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n641_o : std_logic_vector (9 downto 0);
  signal add1_n642 : std_logic_vector (9 downto 0);
  signal add1_n643 : std_logic_vector (9 downto 0);
  signal add1_n644 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n651_o : std_logic;
  signal addsub_n652 : std_logic;
  signal addsub_n653 : std_logic_vector (9 downto 0);
  signal addsub_n654 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n661_o : std_logic;
  signal cnotr1_n662 : std_logic;
  signal cnotr1_n663 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n668_o : std_logic;
  signal cnotr2_n669 : std_logic;
  signal cnotr2_n670 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n675_o : std_logic;
  signal n676_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n677 : std_logic;
  signal gen0_cnotr3_n678 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n683_o : std_logic_vector (3 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n686 : std_logic;
  signal gen0_cnotr4_n687 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n692_o : std_logic_vector (3 downto 0);
  signal n693_o : std_logic_vector (4 downto 0);
  signal n694_o : std_logic_vector (8 downto 0);
  signal n695_o : std_logic;
  signal gen0_cnotr5_n696 : std_logic;
  signal gen0_cnotr5_n697 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n702_o : std_logic_vector (3 downto 0);
  signal n703_o : std_logic_vector (4 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (7 downto 0);
  signal n706_o : std_logic_vector (8 downto 0);
  signal add2_n707 : std_logic_vector (8 downto 0);
  signal add2_n708 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic;
  signal cnotr6_n718 : std_logic;
  signal cnotr6_n719 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (7 downto 0);
  signal cnotr7_n726 : std_logic;
  signal cnotr7_n727 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n732_o : std_logic;
  signal alut1_n733 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n736 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n739_o : std_logic_vector (15 downto 0);
  signal n740_o : std_logic_vector (8 downto 0);
  signal n741_o : std_logic_vector (9 downto 0);
  signal n742_o : std_logic_vector (9 downto 0);
  signal n743_o : std_logic_vector (9 downto 0);
  signal n744_o : std_logic_vector (5 downto 0);
begin
  g <= n739_o;
  a_out <= add2_n708;
  c_out <= n740_o;
  x_out <= add1_n644;
  y_out <= addsub_n654;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n642; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n741_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n742_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n663; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n643; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n670; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n743_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n744_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n733; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n719; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n707; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n736; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n687; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n706_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n641_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n642 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n643 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n644 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n641_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n651_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n652 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n653 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n654 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n651_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n661_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n662 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n663 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n661_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n668_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n669 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n670 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n668_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n675_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n676_o <= w (15 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n677 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n678 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n675_o,
    i => n676_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n683_o <= y (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n684_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n685_o <= y_4 (9 downto 5);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n686 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n687 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n684_o,
    i => n685_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n692_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n693_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n694_o <= n692_o & n693_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n695_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n696 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n697 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n695_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n702_o <= x_1 (8 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n703_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n704_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n705_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n706_o <= n704_o & n705_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n707 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n708 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n713_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n714_o <= not n713_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n715_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n716_o <= not n715_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n717_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n718 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n719 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n717_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n724_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n725_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n726 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n727 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n724_o,
    i => n725_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n732_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n733 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n736 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_5 port map (
    i => c_3,
    o => alut2_o);
  n739_o <= n703_o & addsub_n653 & cnotr7_n726;
  n740_o <= cnotr7_n727 & n732_o;
  n741_o <= gen0_cnotr5_n697 & gen0_cnotr5_n696 & n702_o;
  n742_o <= gen0_cnotr3_n678 & gen0_cnotr3_n677 & n683_o;
  n743_o <= gen0_cnotr4_n686 & n694_o;
  n744_o <= n716_o & addsub_n652 & cnotr6_n718 & cnotr2_n669 & cnotr1_n662 & n714_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_4 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_4;

architecture rtl of cordich_stage_8_4 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n531_o : std_logic_vector (9 downto 0);
  signal add1_n532 : std_logic_vector (9 downto 0);
  signal add1_n533 : std_logic_vector (9 downto 0);
  signal add1_n534 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n541_o : std_logic;
  signal addsub_n542 : std_logic;
  signal addsub_n543 : std_logic_vector (9 downto 0);
  signal addsub_n544 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n551_o : std_logic;
  signal cnotr1_n552 : std_logic;
  signal cnotr1_n553 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n558_o : std_logic;
  signal cnotr2_n559 : std_logic;
  signal cnotr2_n560 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n565_o : std_logic;
  signal n566_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n567 : std_logic;
  signal gen0_cnotr3_n568 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n573_o : std_logic_vector (4 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n576 : std_logic;
  signal gen0_cnotr4_n577 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n582_o : std_logic_vector (4 downto 0);
  signal n583_o : std_logic_vector (3 downto 0);
  signal n584_o : std_logic_vector (8 downto 0);
  signal n585_o : std_logic;
  signal gen0_cnotr5_n586 : std_logic;
  signal gen0_cnotr5_n587 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n592_o : std_logic_vector (4 downto 0);
  signal n593_o : std_logic_vector (3 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (7 downto 0);
  signal n596_o : std_logic_vector (8 downto 0);
  signal add2_n597 : std_logic_vector (8 downto 0);
  signal add2_n598 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic;
  signal cnotr6_n608 : std_logic;
  signal cnotr6_n609 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n614_o : std_logic;
  signal n615_o : std_logic_vector (7 downto 0);
  signal cnotr7_n616 : std_logic;
  signal cnotr7_n617 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n622_o : std_logic;
  signal alut1_n623 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n626 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n629_o : std_logic_vector (14 downto 0);
  signal n630_o : std_logic_vector (8 downto 0);
  signal n631_o : std_logic_vector (9 downto 0);
  signal n632_o : std_logic_vector (9 downto 0);
  signal n633_o : std_logic_vector (9 downto 0);
  signal n634_o : std_logic_vector (5 downto 0);
begin
  g <= n629_o;
  a_out <= add2_n598;
  c_out <= n630_o;
  x_out <= add1_n534;
  y_out <= addsub_n544;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n532; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n631_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n632_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n553; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n533; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n560; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n633_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n634_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n623; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n609; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n597; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n626; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n577; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n596_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n531_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n532 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n533 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n534 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n531_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n541_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n542 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n543 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n544 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n541_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n551_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n552 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n553 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n551_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n558_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n559 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n560 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n558_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n565_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n566_o <= w (14 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n567 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n568 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n565_o,
    i => n566_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n573_o <= y (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n574_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n575_o <= y_4 (9 downto 6);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n576 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n577 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n574_o,
    i => n575_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n582_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n583_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n584_o <= n582_o & n583_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n585_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n586 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n587 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n585_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n592_o <= x_1 (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n593_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n594_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n595_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n596_o <= n594_o & n595_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n597 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n598 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n603_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n604_o <= not n603_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n605_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n606_o <= not n605_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n607_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n608 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n609 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n607_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n614_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n615_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n616 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n617 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n614_o,
    i => n615_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n622_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n623 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n626 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_4 port map (
    i => c_3,
    o => alut2_o);
  n629_o <= n593_o & addsub_n543 & cnotr7_n616;
  n630_o <= cnotr7_n617 & n622_o;
  n631_o <= gen0_cnotr5_n587 & gen0_cnotr5_n586 & n592_o;
  n632_o <= gen0_cnotr3_n568 & gen0_cnotr3_n567 & n573_o;
  n633_o <= gen0_cnotr4_n576 & n584_o;
  n634_o <= n606_o & addsub_n542 & cnotr6_n608 & cnotr2_n559 & cnotr1_n552 & n604_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n421_o : std_logic_vector (9 downto 0);
  signal add1_n422 : std_logic_vector (9 downto 0);
  signal add1_n423 : std_logic_vector (9 downto 0);
  signal add1_n424 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n431_o : std_logic;
  signal addsub_n432 : std_logic;
  signal addsub_n433 : std_logic_vector (9 downto 0);
  signal addsub_n434 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n441_o : std_logic;
  signal cnotr1_n442 : std_logic;
  signal cnotr1_n443 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n448_o : std_logic;
  signal cnotr2_n449 : std_logic;
  signal cnotr2_n450 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n455_o : std_logic;
  signal n456_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n457 : std_logic;
  signal gen0_cnotr3_n458 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n463_o : std_logic_vector (5 downto 0);
  signal n464_o : std_logic;
  signal n465_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n466 : std_logic;
  signal gen0_cnotr4_n467 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n472_o : std_logic_vector (5 downto 0);
  signal n473_o : std_logic_vector (2 downto 0);
  signal n474_o : std_logic_vector (8 downto 0);
  signal n475_o : std_logic;
  signal gen0_cnotr5_n476 : std_logic;
  signal gen0_cnotr5_n477 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n482_o : std_logic_vector (5 downto 0);
  signal n483_o : std_logic_vector (2 downto 0);
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (7 downto 0);
  signal n486_o : std_logic_vector (8 downto 0);
  signal add2_n487 : std_logic_vector (8 downto 0);
  signal add2_n488 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n493_o : std_logic;
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal cnotr6_n498 : std_logic;
  signal cnotr6_n499 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n504_o : std_logic;
  signal n505_o : std_logic_vector (7 downto 0);
  signal cnotr7_n506 : std_logic;
  signal cnotr7_n507 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n512_o : std_logic;
  signal alut1_n513 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n516 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n519_o : std_logic_vector (13 downto 0);
  signal n520_o : std_logic_vector (8 downto 0);
  signal n521_o : std_logic_vector (9 downto 0);
  signal n522_o : std_logic_vector (9 downto 0);
  signal n523_o : std_logic_vector (9 downto 0);
  signal n524_o : std_logic_vector (5 downto 0);
begin
  g <= n519_o;
  a_out <= add2_n488;
  c_out <= n520_o;
  x_out <= add1_n424;
  y_out <= addsub_n434;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n422; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n521_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n522_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n443; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n423; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n450; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n523_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n524_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n513; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n499; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n487; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n516; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n467; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n486_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n421_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n422 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n423 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n424 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n421_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n431_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n432 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n433 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n434 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n431_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n441_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n442 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n443 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n441_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n448_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n449 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n450 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n448_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n455_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n456_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n457 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n458 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n455_o,
    i => n456_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n463_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n464_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n465_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n466 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n467 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n464_o,
    i => n465_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n472_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n473_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n474_o <= n472_o & n473_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n475_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n476 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n477 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n475_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n482_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n483_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n484_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n485_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n486_o <= n484_o & n485_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n487 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n488 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n493_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n494_o <= not n493_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n495_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n496_o <= not n495_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n497_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n498 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n499 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n497_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n504_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n505_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n506 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n507 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n504_o,
    i => n505_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n512_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n513 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n516 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n519_o <= n483_o & addsub_n433 & cnotr7_n506;
  n520_o <= cnotr7_n507 & n512_o;
  n521_o <= gen0_cnotr5_n477 & gen0_cnotr5_n476 & n482_o;
  n522_o <= gen0_cnotr3_n458 & gen0_cnotr3_n457 & n463_o;
  n523_o <= gen0_cnotr4_n466 & n474_o;
  n524_o <= n496_o & addsub_n432 & cnotr6_n498 & cnotr2_n449 & cnotr1_n442 & n494_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n311_o : std_logic_vector (9 downto 0);
  signal add1_n312 : std_logic_vector (9 downto 0);
  signal add1_n313 : std_logic_vector (9 downto 0);
  signal add1_n314 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n321_o : std_logic;
  signal addsub_n322 : std_logic;
  signal addsub_n323 : std_logic_vector (9 downto 0);
  signal addsub_n324 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n331_o : std_logic;
  signal cnotr1_n332 : std_logic;
  signal cnotr1_n333 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n338_o : std_logic;
  signal cnotr2_n339 : std_logic;
  signal cnotr2_n340 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n345_o : std_logic;
  signal n346_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n347 : std_logic;
  signal gen0_cnotr3_n348 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n353_o : std_logic_vector (6 downto 0);
  signal n354_o : std_logic;
  signal n355_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n356 : std_logic;
  signal gen0_cnotr4_n357 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n362_o : std_logic_vector (6 downto 0);
  signal n363_o : std_logic_vector (1 downto 0);
  signal n364_o : std_logic_vector (8 downto 0);
  signal n365_o : std_logic;
  signal gen0_cnotr5_n366 : std_logic;
  signal gen0_cnotr5_n367 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n372_o : std_logic_vector (6 downto 0);
  signal n373_o : std_logic_vector (1 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic_vector (7 downto 0);
  signal n376_o : std_logic_vector (8 downto 0);
  signal add2_n377 : std_logic_vector (8 downto 0);
  signal add2_n378 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal cnotr6_n388 : std_logic;
  signal cnotr6_n389 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic_vector (7 downto 0);
  signal cnotr7_n396 : std_logic;
  signal cnotr7_n397 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n402_o : std_logic;
  signal alut1_n403 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n406 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n409_o : std_logic_vector (12 downto 0);
  signal n410_o : std_logic_vector (8 downto 0);
  signal n411_o : std_logic_vector (9 downto 0);
  signal n412_o : std_logic_vector (9 downto 0);
  signal n413_o : std_logic_vector (9 downto 0);
  signal n414_o : std_logic_vector (5 downto 0);
begin
  g <= n409_o;
  a_out <= add2_n378;
  c_out <= n410_o;
  x_out <= add1_n314;
  y_out <= addsub_n324;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n312; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n411_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n412_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n333; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n313; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n340; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n413_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n414_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n403; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n389; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n377; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n406; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n357; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n376_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n311_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n312 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n313 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n314 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n311_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n321_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n322 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n323 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n324 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n321_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n331_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n332 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n333 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n331_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n338_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n339 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n340 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n338_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n345_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n346_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n347 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n348 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n345_o,
    i => n346_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n353_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n354_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n355_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n356 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n357 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n354_o,
    i => n355_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n362_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n363_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n364_o <= n362_o & n363_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n365_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n366 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n367 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n365_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n372_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n373_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n374_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n375_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n376_o <= n374_o & n375_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n377 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n378 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n383_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n384_o <= not n383_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n385_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n386_o <= not n385_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n387_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n388 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n389 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n387_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n394_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n395_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n396 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n397 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n394_o,
    i => n395_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n402_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n403 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n406 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n409_o <= n373_o & addsub_n323 & cnotr7_n396;
  n410_o <= cnotr7_n397 & n402_o;
  n411_o <= gen0_cnotr5_n367 & gen0_cnotr5_n366 & n372_o;
  n412_o <= gen0_cnotr3_n348 & gen0_cnotr3_n347 & n353_o;
  n413_o <= gen0_cnotr4_n356 & n364_o;
  n414_o <= n386_o & addsub_n322 & cnotr6_n388 & cnotr2_n339 & cnotr1_n332 & n384_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n201_o : std_logic_vector (9 downto 0);
  signal add1_n202 : std_logic_vector (9 downto 0);
  signal add1_n203 : std_logic_vector (9 downto 0);
  signal add1_n204 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n211_o : std_logic;
  signal addsub_n212 : std_logic;
  signal addsub_n213 : std_logic_vector (9 downto 0);
  signal addsub_n214 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n221_o : std_logic;
  signal cnotr1_n222 : std_logic;
  signal cnotr1_n223 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n228_o : std_logic;
  signal cnotr2_n229 : std_logic;
  signal cnotr2_n230 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal gen0_cnotr3_n237 : std_logic;
  signal gen0_cnotr3_n238 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n243_o : std_logic_vector (7 downto 0);
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal gen0_cnotr4_n246 : std_logic;
  signal gen0_cnotr4_n247 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n252_o : std_logic_vector (7 downto 0);
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (8 downto 0);
  signal n255_o : std_logic;
  signal gen0_cnotr5_n256 : std_logic;
  signal gen0_cnotr5_n257 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n262_o : std_logic_vector (7 downto 0);
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic_vector (7 downto 0);
  signal n266_o : std_logic_vector (8 downto 0);
  signal add2_n267 : std_logic_vector (8 downto 0);
  signal add2_n268 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal cnotr6_n278 : std_logic;
  signal cnotr6_n279 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic_vector (7 downto 0);
  signal cnotr7_n286 : std_logic;
  signal cnotr7_n287 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n292_o : std_logic;
  signal alut1_n293 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n296 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n299_o : std_logic_vector (11 downto 0);
  signal n300_o : std_logic_vector (8 downto 0);
  signal n301_o : std_logic_vector (9 downto 0);
  signal n302_o : std_logic_vector (9 downto 0);
  signal n303_o : std_logic_vector (9 downto 0);
  signal n304_o : std_logic_vector (5 downto 0);
begin
  g <= n299_o;
  a_out <= add2_n268;
  c_out <= n300_o;
  x_out <= add1_n204;
  y_out <= addsub_n214;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n202; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n301_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n302_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n223; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n203; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n230; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n303_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n304_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n293; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n279; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n267; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n296; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n247; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n266_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n201_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n202 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n203 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n204 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n201_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n211_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n212 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n213 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n214 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n211_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n221_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n222 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n223 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n221_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n228_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n229 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n230 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n228_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n235_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n236_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n237 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n238 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n235_o,
    i => n236_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n243_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n244_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n245_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n246 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n247 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n244_o,
    i => n245_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n252_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n253_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n254_o <= n252_o & n253_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n255_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n256 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n257 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n255_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n262_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n263_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n264_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n265_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n266_o <= n264_o & n265_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n267 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n268 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n273_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n274_o <= not n273_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n275_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n276_o <= not n275_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n277_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n278 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n279 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n277_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n284_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n285_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n286 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n287 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n284_o,
    i => n285_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n292_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n293 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n296 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n299_o <= n263_o & addsub_n213 & cnotr7_n286;
  n300_o <= cnotr7_n287 & n292_o;
  n301_o <= gen0_cnotr5_n257 & gen0_cnotr5_n256 & n262_o;
  n302_o <= gen0_cnotr3_n238 & gen0_cnotr3_n237 & n243_o;
  n303_o <= gen0_cnotr4_n246 & n254_o;
  n304_o <= n276_o & addsub_n212 & cnotr6_n278 & cnotr2_n229 & cnotr1_n222 & n274_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_8 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_8;

architecture rtl of inith_lookup_9_8 is
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic_vector (8 downto 0);
begin
  o <= n195_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n182_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n183_o <= not n182_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n184_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n185_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n186_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n187_o <= not n186_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n188_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n189_o <= not n188_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n190_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n191_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n192_o <= not n191_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n193_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n194_o <= i (0);
  n195_o <= n183_o & n184_o & n185_o & n187_o & n189_o & n190_o & n192_o & n193_o & n194_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (135 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (135 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (80 downto 0);
  signal as : std_logic_vector (80 downto 0);
  signal xs : std_logic_vector (89 downto 0);
  signal ys : std_logic_vector (89 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n75_o : std_logic_vector (14 downto 0);
  signal n76_o : std_logic_vector (8 downto 0);
  signal n77_o : std_logic_vector (8 downto 0);
  signal n78_o : std_logic_vector (9 downto 0);
  signal n79_o : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (9 downto 0);
  signal n95_o : std_logic_vector (14 downto 0);
  signal n96_o : std_logic_vector (8 downto 0);
  signal n97_o : std_logic_vector (8 downto 0);
  signal n98_o : std_logic_vector (9 downto 0);
  signal n99_o : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (9 downto 0);
  signal n115_o : std_logic_vector (15 downto 0);
  signal n116_o : std_logic_vector (8 downto 0);
  signal n117_o : std_logic_vector (8 downto 0);
  signal n118_o : std_logic_vector (9 downto 0);
  signal n119_o : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (9 downto 0);
  signal n135_o : std_logic_vector (16 downto 0);
  signal n136_o : std_logic_vector (8 downto 0);
  signal n137_o : std_logic_vector (8 downto 0);
  signal n138_o : std_logic_vector (9 downto 0);
  signal n139_o : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (9 downto 0);
  signal n155_o : std_logic_vector (17 downto 0);
  signal n156_o : std_logic_vector (8 downto 0);
  signal n157_o : std_logic_vector (8 downto 0);
  signal n158_o : std_logic_vector (9 downto 0);
  signal n159_o : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (9 downto 0);
  signal n176_o : std_logic_vector (135 downto 0);
  signal n177_o : std_logic_vector (80 downto 0);
  signal n178_o : std_logic_vector (80 downto 0);
  signal n179_o : std_logic_vector (89 downto 0);
  signal n180_o : std_logic_vector (89 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n176_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n177_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n178_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n179_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n180_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_8 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (80 downto 72);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (80 downto 72);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (89 downto 80);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (89 downto 80);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (53 downto 39);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_8_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (68 downto 54);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (44 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (44 downto 36);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (49 downto 40);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (49 downto 40);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_8_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (84 downto 69);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (53 downto 45);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (53 downto 45);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (59 downto 50);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (59 downto 50);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_8_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (62 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (62 downto 54);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (69 downto 60);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (69 downto 60);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_8_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (119 downto 102);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (71 downto 63);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (71 downto 63);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (79 downto 70);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (79 downto 70);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_8_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  n176_o <= (15 downto 0 => 'Z') & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n177_o <= gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n178_o <= gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n179_o <= gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n180_o <= gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
