library ieee;
use ieee.std_logic_1164.all;
use work.all;
entity flipy_tb is
end flipy_tb;
architecture behav of flipy_tb is
signal input_tb : std_logic;
signal output_tb : std_logic;
signal clock_tb: std_logic;
signal reset_tb : std_logic;
begin
-- the processes go here
Mapping: entity flipy(behav)
port map(
D => input_tb,
Q => output_tb,
clock => clock_tb,
reset => reset_tb);
end architecture behav;
