#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_020c2300 .scope module, "ARM_CU_TestBench" "ARM_CU_TestBench" 2 1;
 .timescale 0 0;
P_020bf7f8 .param/l "sim_time" 0 2 3, +C4<0000000000000000000000000000000000000000000000000000010111011100>;
v02104190_0 .net "ALUSTORE", 0 0, v020c66e8_0;  1 drivers
v021041e8_0 .net "CU", 3 0, v0033d850_0;  1 drivers
v02104240_0 .var "Clk", 0 0;
v02104298_0 .var "IR", 31 0;
v021042f0_0 .net "IRLOAD", 0 0, v00333888_0;  1 drivers
v02104348_0 .net "IR_CU", 0 0, v003338e0_0;  1 drivers
v021043a0_0 .net "MARLOAD", 0 0, v020cdad0_0;  1 drivers
v021043f8_0 .net "MBRLOAD", 0 0, v02103c10_0;  1 drivers
v02104450_0 .net "MBRSTORE", 0 0, v02103c68_0;  1 drivers
v021044a8_0 .net "MFA", 0 0, v02103cc0_0;  1 drivers
v02104500_0 .var "MFC", 0 0;
v02104558_0 .net "PCLOAD", 0 0, v02103dc8_0;  1 drivers
v021045b0_0 .net "READ_WRITE", 0 0, v02103e20_0;  1 drivers
v02104608_0 .net "RFLOAD", 0 0, v02103e78_0;  1 drivers
v02104660_0 .var "Reset", 0 0;
v021046b8_0 .var "SR", 3 0;
v02104710_0 .net "SRENABLED", 0 0, v02103f80_0;  1 drivers
v02104768_0 .net "SRLOAD", 0 0, v02103fd8_0;  1 drivers
v021047c0_0 .net "WORD_BYTE", 0 0, v02104088_0;  1 drivers
v02104818_0 .net "opcode", 4 0, v021040e0_0;  1 drivers
S_020d46b8 .scope module, "cu" "ControlUnit" 2 13, 3 1 0, S_020c2300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "IR_CU"
    .port_info 1 /OUTPUT 1 "RFLOAD"
    .port_info 2 /OUTPUT 1 "PCLOAD"
    .port_info 3 /OUTPUT 1 "SRLOAD"
    .port_info 4 /OUTPUT 1 "SRENABLED"
    .port_info 5 /OUTPUT 1 "ALUSTORE"
    .port_info 6 /OUTPUT 1 "MFA"
    .port_info 7 /OUTPUT 1 "WORD_BYTE"
    .port_info 8 /OUTPUT 1 "READ_WRITE"
    .port_info 9 /OUTPUT 1 "IRLOAD"
    .port_info 10 /OUTPUT 1 "MBRLOAD"
    .port_info 11 /OUTPUT 1 "MBRSTORE"
    .port_info 12 /OUTPUT 1 "MARLOAD"
    .port_info 13 /OUTPUT 5 "opcode"
    .port_info 14 /OUTPUT 4 "CU"
    .port_info 15 /INPUT 1 "MFC"
    .port_info 16 /INPUT 1 "Reset"
    .port_info 17 /INPUT 1 "Clk"
    .port_info 18 /INPUT 32 "IR"
    .port_info 19 /INPUT 4 "SR"
v020c66e8_0 .var "ALUSTORE", 0 0;
v0033d850_0 .var "CU", 3 0;
v0033d8a8_0 .net "Clk", 0 0, v02104240_0;  1 drivers
v00333830_0 .net "IR", 31 0, v02104298_0;  1 drivers
v00333888_0 .var "IRLOAD", 0 0;
v003338e0_0 .var "IR_CU", 0 0;
v020cdad0_0 .var "MARLOAD", 0 0;
v02103c10_0 .var "MBRLOAD", 0 0;
v02103c68_0 .var "MBRSTORE", 0 0;
v02103cc0_0 .var "MFA", 0 0;
v02103d18_0 .net "MFC", 0 0, v02104500_0;  1 drivers
v02103d70_0 .var "NextState", 4 0;
v02103dc8_0 .var "PCLOAD", 0 0;
v02103e20_0 .var "READ_WRITE", 0 0;
v02103e78_0 .var "RFLOAD", 0 0;
v02103ed0_0 .net "Reset", 0 0, v02104660_0;  1 drivers
v02103f28_0 .net "SR", 3 0, v021046b8_0;  1 drivers
v02103f80_0 .var "SRENABLED", 0 0;
v02103fd8_0 .var "SRLOAD", 0 0;
v02104030_0 .var "State", 4 0;
v02104088_0 .var "WORD_BYTE", 0 0;
v021040e0_0 .var "opcode", 4 0;
E_020bf820 .event edge, v02103d18_0, v02104030_0;
E_020bf848/0 .event negedge, v0033d8a8_0;
E_020bf848/1 .event posedge, v02103ed0_0;
E_020bf848 .event/or E_020bf848/0, E_020bf848/1;
S_00333760 .scope task, "registerTask" "registerTask" 3 5, 3 5 0, S_020d46b8;
 .timescale 0 0;
v020c23d0_0 .var "signals", 17 0;
TD_ARM_CU_TestBench.cu.registerTask ;
    %fork t_1, S_00333760;
    %fork t_2, S_00333760;
    %fork t_3, S_00333760;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 2, 0;
    %load/vec4 v020c23d0_0;
    %parti/s 1, 17, 6;
    %concati/vec4 0, 0, 1;
    %load/vec4 v020c23d0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v020c23d0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v020c23d0_0;
    %parti/s 3, 9, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v020c23d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %split/vec4 1;
    %store/vec4 v02104088_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103cc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00333888_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103c68_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v020cdad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v020c66e8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103f80_0, 0, 1;
    %split/vec4 5;
    %store/vec4 v021040e0_0, 0, 5;
    %split/vec4 1;
    %store/vec4 v02103fd8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103dc8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103e78_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v003338e0_0, 0, 1;
    %store/vec4 v0033d850_0, 0, 4;
    %end;
t_2 ;
    %delay 4, 0;
    %load/vec4 v020c23d0_0;
    %pad/u 22;
    %split/vec4 1;
    %store/vec4 v02104088_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103cc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00333888_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103c68_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v020cdad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v020c66e8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103f80_0, 0, 1;
    %split/vec4 5;
    %store/vec4 v021040e0_0, 0, 5;
    %split/vec4 1;
    %store/vec4 v02103fd8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103dc8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103e78_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v003338e0_0, 0, 1;
    %store/vec4 v0033d850_0, 0, 4;
    %end;
t_3 ;
    %delay 6, 0;
    %load/vec4 v020c23d0_0;
    %pad/u 22;
    %split/vec4 1;
    %store/vec4 v02104088_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103cc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00333888_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103c68_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v020cdad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v020c66e8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103f80_0, 0, 1;
    %split/vec4 5;
    %store/vec4 v021040e0_0, 0, 5;
    %split/vec4 1;
    %store/vec4 v02103fd8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103dc8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v02103e78_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v003338e0_0, 0, 1;
    %store/vec4 v0033d850_0, 0, 4;
    %end;
    .scope S_00333760;
t_0 ;
    %end;
    .scope S_020d46b8;
T_1 ;
    %wait E_020bf848;
    %load/vec4 v02103ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v02104030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v02103d70_0;
    %assign/vec4 v02104030_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_020d46b8;
T_2 ;
    %wait E_020bf820;
    %load/vec4 v02104030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v02103ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
T_2.10 ;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v02103d18_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
T_2.12 ;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v00333830_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.15;
T_2.14 ;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v00333830_0;
    %parti/s 4, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v02103d70_0, 0, 5;
    %jmp T_2.18;
T_2.17 ;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_020d46b8;
T_3 ;
    %wait E_020bf820;
    %load/vec4 v02104030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.0 ;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v003338e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0033d850_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v020cdad0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v021040e0_0, 0, 5;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v003338e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0033d850_0, 0, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v021040e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02103dc8_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02103cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02103e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02104088_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02103c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00333888_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %jmp T_3.8;
T_3.6 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_020c2300;
T_4 ;
    %fork t_5, S_020c2300;
    %fork t_6, S_020c2300;
    %fork t_7, S_020c2300;
    %fork t_8, S_020c2300;
    %fork t_9, S_020c2300;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_4;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02104500_0, 0, 1;
    %end;
t_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02104660_0, 0, 1;
    %end;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02104240_0, 0, 1;
    %end;
t_8 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02104500_0, 0, 1;
    %end;
t_9 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02104660_0, 0, 1;
    %end;
    .scope S_020c2300;
t_4 ;
    %end;
    .thread T_4;
    .scope S_020c2300;
T_5 ;
    %delay 1, 0;
    %load/vec4 v02104240_0;
    %inv;
    %store/vec4 v02104240_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_020c2300;
T_6 ;
    %delay 1500, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_020c2300;
T_7 ;
    %vpi_call 2 27 "$dumpfile", "ARM_CU_TestBench.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_020c2300 {0 0 0};
    %vpi_call 2 29 "$display", " Test Results" {0 0 0};
    %vpi_call 2 30 "$monitor", "IR_CU=%d  RFLOAD=%d  PCLOAD=%d  SRLOAD=%d  SRENABLED=%d  ALUSTORE=%d  MFA=%d  WORD_BYTE=%d READ_WRITE=%d IRLOAD=%d MBRLOAD=%d MBRSTORE=%d MARLOAD=%d opcode=%d CU=%d  MFC=%d Reset=%d Clk=%d", v02104348_0, v02104608_0, v02104558_0, v02104768_0, v02104710_0, v02104190_0, v021044a8_0, v021047c0_0, v021045b0_0, v021042f0_0, v021043f8_0, v02104450_0, v021043a0_0, v02104818_0, v021041e8_0, v02104500_0, v02104660_0, v02104240_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ARM_CU_TestBench.v";
    "controlunit.v";
