// Seed: 433032777
module module_0;
  parameter id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    output tri0 id_0,
    input  wire _id_1,
    output tri0 id_2
);
  struct {logic [-1 : id_1] id_4;} id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wor id_1;
  assign id_1 = -1 ^ id_2;
endmodule
module module_3 #(
    parameter id_13 = 32'd82,
    parameter id_4  = 32'd18,
    parameter id_7  = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire _id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][(  id_13  ) : id_4  -  id_7] id_17;
  wire id_18;
  assign id_17[-1'b0] = 1;
  module_2 modCall_1 (
      id_8,
      id_16,
      id_12,
      id_2
  );
endmodule
