# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: /media/psf/Home/Dropbox/altera/VHDL/LOGBAS/lobdas.csv
# Generated on: Sun Jan 30 09:14:37 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,I/O Standard,Reserved,Current Strength,Differential Pair,Strict Preservation,Weak Pull-Up Resistor,Fitter Location
BBB_BCLK,Input,PIN_5,1,3.3-V LVCMOS,,,,,on,PIN_5
BBB_DATA,Input,PIN_6,1,3.3-V LVCMOS,,,,,on,PIN_6
BBB_LRCK,Input,PIN_7,1,3.3-V LVCMOS,,,,,on,PIN_7
BBB_MCLK,Input,PIN_4,1,3.3-V LVCMOS,,,,,on,PIN_4
BCLK1,Output,PIN_29,1,3.3-V LVTTL,,,,,,PIN_29
BCLK2,Output,PIN_51,1,3.3-V LVTTL,,,,,,PIN_51
CHLR,Input,PIN_74,2,3.3-V LVTTL,,,,,on,PIN_74
CLK49M,Input,PIN_12,1,3.3-V LVTTL,,,,,,PIN_12
D64_128,Input,PIN_54,2,3.3-V LVCMOS,,,,,on,PIN_54
DATA1,Output,PIN_28,1,3.3-V LVTTL,,,,,,PIN_28
DATA2,Output,PIN_48,1,3.3-V LVTTL,,,,,,PIN_48
DEM,Input,PIN_100,2,3.3-V LVTTL,,,,,on,PIN_100
DEVNAME[2],Input,PIN_78,2,3.3-V LVTTL,,,,,on,PIN_78
DEVNAME[1],Input,PIN_77,2,3.3-V LVTTL,,,,,on,PIN_77
DEVNAME[0],Input,PIN_76,2,3.3-V LVTTL,,,,,on,PIN_76
DIF0,Input,PIN_85,2,3.3-V LVTTL,,,,,on,PIN_85
DIF1,Input,PIN_86,2,3.3-V LVTTL,,,,,on,PIN_86
DIF2,Input,PIN_89,2,3.3-V LVTTL,,,,,on,PIN_89
DP,Output,PIN_15,1,3.3-V LVTTL,,,,,,PIN_15
DSDD,Input,PIN_99,2,3.3-V LVTTL,,,,,on,PIN_99
DSDF,Input,PIN_98,2,3.3-V LVTTL,,,,,on,PIN_98
DSDON,Input,PIN_56,2,3.3-V LVCMOS,,,,,,PIN_56
DSDPATH,Input,PIN_84,2,3.3-V LVTTL,,,,,on,PIN_84
DSDSEL0,Input,PIN_91,2,3.3-V LVTTL,,,,,on,PIN_91
DSDSEL1,Input,PIN_92,2,3.3-V LVTTL,,,,,on,PIN_92
ESPRST,Output,PIN_75,2,3.3-V LVTTL,,,,,,PIN_75
F[3],Input,PIN_68,2,3.3-V LVCMOS,,,,,,PIN_68
F[2],Input,PIN_67,2,3.3-V LVCMOS,,,,,,PIN_67
F[1],Input,PIN_66,2,3.3-V LVCMOS,,,,,,PIN_66
F[0],Input,PIN_57,2,3.3-V LVCMOS,,,,,,PIN_57
GC0,Input,PIN_82,2,3.3-V LVTTL,,,,,on,PIN_82
GC1,Input,PIN_83,2,3.3-V LVTTL,,,,,on,PIN_83
INSEL[1],Input,PIN_73,2,3.3-V LVTTL,,,,,on,PIN_73
INSEL[0],Input,PIN_72,2,3.3-V LVTTL,,,,,on,PIN_72
LRCK1,Output,PIN_27,1,3.3-V LVTTL,,,,,,PIN_27
LRCK2,Output,PIN_43,1,3.3-V LVTTL,,,,,,PIN_43
MCLK1,Output,PIN_34,1,3.3-V LVTTL,,,,,,PIN_34
MCLK2,Output,PIN_52,2,3.3-V LVTTL,,,,,,PIN_52
MONO0,Input,PIN_96,2,3.3-V LVTTL,,,,,on,PIN_96
MONO1,Input,PIN_97,2,3.3-V LVTTL,,,,,on,PIN_97
OPT0,Input,PIN_17,1,3.3-V LVTTL,,,,,,PIN_17
OPT1,Input,PIN_26,1,3.3-V LVTTL,,,,,,PIN_26
PLUGED,Input,PIN_42,1,3.3-V LVTTL,,,,,,PIN_42
RJ4_BCLK,Input,PIN_19,1,3.3-V LVTTL,,,,,on,PIN_19
RJ4_DATA,Input,PIN_18,1,3.3-V LVTTL,,,,,on,PIN_18
RJ4_LRCK,Input,PIN_20,1,3.3-V LVTTL,,,,,on,PIN_20
RJ4_MCLK,Input,PIN_21,1,3.3-V LVTTL,,,,,on,PIN_21
RJ45_MUTE,Input,PIN_16,1,3.3-V LVTTL,,,,,,PIN_16
RSV1,Output,PIN_35,1,3.3-V LVTTL,,,,,,PIN_35
RSV2,Output,PIN_36,1,3.3-V LVTTL,,,,,,PIN_36
scl_in,Input,PIN_2,1,3.3-V LVCMOS,,,,,,PIN_2
scl_out,Output,,,3.3-V LVTTL,,,,,,PIN_61
sda,Bidir,PIN_3,1,3.3-V LVCMOS,,,,,,PIN_3
sda_out,Output,,,,,,,,on,PIN_69
TP1,Output,PIN_71,2,3.3-V LVTTL,,,,,,PIN_71
TP2,Output,PIN_70,2,3.3-V LVTTL,,,,,,PIN_70
USB_BCLK,Input,PIN_50,1,3.3-V LVCMOS,,,,,on,PIN_50
USB_DATA,Input,PIN_49,1,3.3-V LVCMOS,,,,,on,PIN_49
USB_LRCK,Input,PIN_53,2,3.3-V LVCMOS,,,,,on,PIN_53
USB_MCLK,Input,PIN_55,2,3.3-V LVCMOS,,,,,on,PIN_55
USB_MUTE,Input,PIN_41,1,3.3-V LVCMOS,,,,,,PIN_41
XRST,Input,PIN_44,1,3.3-V LVTTL,,,,,,PIN_44
