-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clefia_enc is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of clefia_enc is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "clefia_enc_clefia_enc,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.998000,HLS_SYN_LAT=487,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=932,HLS_SYN_LUT=2810,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal pt_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ct_ce0 : STD_LOGIC;
    signal ct_we0 : STD_LOGIC;
    signal ct_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ct_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rk_ce0 : STD_LOGIC;
    signal rk_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fin_ce0 : STD_LOGIC;
    signal fin_we0 : STD_LOGIC;
    signal fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_ce1 : STD_LOGIC;
    signal fin_we1 : STD_LOGIC;
    signal fin_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fout_ce0 : STD_LOGIC;
    signal fout_we0 : STD_LOGIC;
    signal fout_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fout_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fout_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal fout_ce1 : STD_LOGIC;
    signal fout_we1 : STD_LOGIC;
    signal fout_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rin_ce0 : STD_LOGIC;
    signal rin_we0 : STD_LOGIC;
    signal rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rin_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rin_ce1 : STD_LOGIC;
    signal rin_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rout_ce0 : STD_LOGIC;
    signal rout_we0 : STD_LOGIC;
    signal rout_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce1 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce1 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce1 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we1 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out_ap_vld : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_idle : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_ready : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_we0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_ce0 : STD_LOGIC;
    signal grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component clefia_enc_clefia_enc_Pipeline_ByteCpy_label1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_we0 : OUT STD_LOGIC;
        rin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pt_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pt_ce0 : OUT STD_LOGIC;
        pt_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_ByteXor_label2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_we0 : OUT STD_LOGIC;
        rin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rin_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce1 : OUT STD_LOGIC;
        rin_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_ByteXor_label22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_we0 : OUT STD_LOGIC;
        rin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rin_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce1 : OUT STD_LOGIC;
        rin_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_ByteCpy_label13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce0 : OUT STD_LOGIC;
        fin_we0 : OUT STD_LOGIC;
        fin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce0 : OUT STD_LOGIC;
        fin_we0 : OUT STD_LOGIC;
        fin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fin_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce1 : OUT STD_LOGIC;
        fin_we1 : OUT STD_LOGIC;
        fin_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        fin_load_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_out_ap_vld : OUT STD_LOGIC;
        fin_load_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_1_out_ap_vld : OUT STD_LOGIC;
        fin_load_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_2_out_ap_vld : OUT STD_LOGIC;
        fin_load_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_3_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_8_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_9_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_10_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_11_out_ap_vld : OUT STD_LOGIC;
        fin_load_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_8_out_ap_vld : OUT STD_LOGIC;
        fin_load_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_9_out_ap_vld : OUT STD_LOGIC;
        fin_load_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_10_out_ap_vld : OUT STD_LOGIC;
        fin_load_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_load_11_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_16_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_16_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_17_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_17_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_18_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_18_out_ap_vld : OUT STD_LOGIC;
        xor_ln124_19_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        xor_ln124_19_out_ap_vld : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_ByteCpy_label14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fout_ce0 : OUT STD_LOGIC;
        fout_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rout_ce0 : OUT STD_LOGIC;
        rout_we0 : OUT STD_LOGIC;
        rout_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_ByteCpy_label15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rout_ce0 : OUT STD_LOGIC;
        rout_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ct_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ct_ce0 : OUT STD_LOGIC;
        ct_we0 : OUT STD_LOGIC;
        ct_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_ByteXor_label26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ct_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ct_ce0 : OUT STD_LOGIC;
        ct_we0 : OUT STD_LOGIC;
        ct_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ct_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_clefia_enc_Pipeline_ByteXor_label27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ct_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ct_ce0 : OUT STD_LOGIC;
        ct_we0 : OUT STD_LOGIC;
        ct_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ct_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_rk_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_fin_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_fout_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_rin_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_rout_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_enc_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        pt_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        pt_ce0 : IN STD_LOGIC;
        pt_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ct_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ct_ce0 : IN STD_LOGIC;
        ct_we0 : IN STD_LOGIC;
        ct_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ct_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    rk_U : component clefia_enc_rk_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 224,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rk_address0,
        ce0 => rk_ce0,
        q0 => rk_q0);

    fin_U : component clefia_enc_fin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fin_address0,
        ce0 => fin_ce0,
        we0 => fin_we0,
        d0 => fin_d0,
        q0 => fin_q0,
        address1 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address1,
        ce1 => fin_ce1,
        we1 => fin_we1,
        d1 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d1,
        q1 => fin_q1);

    fout_U : component clefia_enc_fout_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fout_address0,
        ce0 => fout_ce0,
        we0 => fout_we0,
        d0 => fout_d0,
        q0 => fout_q0,
        address1 => fout_address1,
        ce1 => fout_ce1,
        we1 => fout_we1,
        d1 => fout_d1);

    rin_U : component clefia_enc_rin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rin_address0,
        ce0 => rin_ce0,
        we0 => rin_we0,
        d0 => rin_d0,
        q0 => rin_q0,
        address1 => rin_address1,
        ce1 => rin_ce1,
        q1 => rin_q1);

    rout_U : component clefia_enc_rout_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rout_address0,
        ce0 => rout_ce0,
        we0 => rout_we0,
        d0 => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_d0,
        q0 => rout_q0);

    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309 : component clefia_enc_clefia_enc_Pipeline_ByteCpy_label1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_ready,
        rin_address0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_address0,
        rin_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_ce0,
        rin_we0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_we0,
        rin_d0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_d0,
        pt_address0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_address0,
        pt_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_ce0,
        pt_q0 => pt_q0);

    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317 : component clefia_enc_clefia_enc_Pipeline_ByteXor_label2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_ready,
        rin_address0 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address0,
        rin_ce0 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce0,
        rin_we0 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_we0,
        rin_d0 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_d0,
        rin_address1 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address1,
        rin_ce1 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce1,
        rin_q1 => rin_q1,
        rk_address0 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_address0,
        rk_ce0 => grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_ce0,
        rk_q0 => rk_q0);

    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324 : component clefia_enc_clefia_enc_Pipeline_ByteXor_label22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_ready,
        rin_address0 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address0,
        rin_ce0 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce0,
        rin_we0 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_we0,
        rin_d0 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_d0,
        rin_address1 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address1,
        rin_ce1 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce1,
        rin_q1 => rin_q1,
        rk_address0 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_address0,
        rk_ce0 => grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_ce0,
        rk_q0 => rk_q0);

    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331 : component clefia_enc_clefia_enc_Pipeline_ByteCpy_label13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_ready,
        rin_address0 => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_address0,
        rin_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_ce0,
        rin_q0 => rin_q0,
        fin_address0 => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_address0,
        fin_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_ce0,
        fin_we0 => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_we0,
        fin_d0 => grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_d0);

    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337 : component clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start,
        ap_done => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_ready,
        fin_address0 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address0,
        fin_ce0 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce0,
        fin_we0 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we0,
        fin_d0 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d0,
        fin_q0 => fin_q0,
        fin_address1 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address1,
        fin_ce1 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce1,
        fin_we1 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we1,
        fin_d1 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d1,
        fin_q1 => fin_q1,
        fin_load_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out,
        fin_load_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out_ap_vld,
        fin_load_1_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out,
        fin_load_1_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out_ap_vld,
        fin_load_2_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out,
        fin_load_2_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out_ap_vld,
        fin_load_3_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out,
        fin_load_3_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out_ap_vld,
        xor_ln124_8_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out,
        xor_ln124_8_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out_ap_vld,
        xor_ln124_9_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out,
        xor_ln124_9_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out_ap_vld,
        xor_ln124_10_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out,
        xor_ln124_10_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out_ap_vld,
        xor_ln124_11_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out,
        xor_ln124_11_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out_ap_vld,
        fin_load_8_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out,
        fin_load_8_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out_ap_vld,
        fin_load_9_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out,
        fin_load_9_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out_ap_vld,
        fin_load_10_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out,
        fin_load_10_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out_ap_vld,
        fin_load_11_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out,
        fin_load_11_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out_ap_vld,
        xor_ln124_16_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out,
        xor_ln124_16_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out_ap_vld,
        xor_ln124_17_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out,
        xor_ln124_17_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out_ap_vld,
        xor_ln124_18_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out,
        xor_ln124_18_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out_ap_vld,
        xor_ln124_19_out => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out,
        xor_ln124_19_out_ap_vld => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out_ap_vld,
        rk_address0 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_address0,
        rk_ce0 => grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_ce0,
        rk_q0 => rk_q0);

    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364 : component clefia_enc_clefia_enc_Pipeline_ByteCpy_label14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_ready,
        fout_address0 => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_address0,
        fout_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_ce0,
        fout_q0 => fout_q0,
        rout_address0 => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_address0,
        rout_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_ce0,
        rout_we0 => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_we0,
        rout_d0 => grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_d0);

    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370 : component clefia_enc_clefia_enc_Pipeline_ByteCpy_label15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_ready,
        rout_address0 => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_address0,
        rout_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_ce0,
        rout_q0 => rout_q0,
        ct_address0 => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_address0,
        ct_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_ce0,
        ct_we0 => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_we0,
        ct_d0 => grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_d0);

    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377 : component clefia_enc_clefia_enc_Pipeline_ByteXor_label26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_ready,
        ct_address0 => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_address0,
        ct_ce0 => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_ce0,
        ct_we0 => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_we0,
        ct_d0 => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_d0,
        ct_q0 => ct_q0,
        rk_address0 => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_address0,
        rk_ce0 => grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_ce0,
        rk_q0 => rk_q0);

    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385 : component clefia_enc_clefia_enc_Pipeline_ByteXor_label27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start,
        ap_done => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done,
        ap_idle => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_idle,
        ap_ready => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_ready,
        ct_address0 => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_address0,
        ct_ce0 => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_ce0,
        ct_we0 => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_we0,
        ct_d0 => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_d0,
        ct_q0 => ct_q0,
        rk_address0 => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_address0,
        rk_ce0 => grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_ce0,
        rk_q0 => rk_q0);

    control_s_axi_U : component clefia_enc_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        pt_address0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_address0,
        pt_ce0 => grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_ce0,
        pt_q0 => pt_q0,
        ct_address0 => ct_address0,
        ct_ce0 => ct_ce0,
        ct_we0 => ct_we0,
        ct_d0 => ct_d0,
        ct_q0 => ct_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_ready = ap_const_logic_1)) then 
                    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done, grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done, grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done, grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done, grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done, grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done, grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done)
    begin
        if ((grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ct_address0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_address0, grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_address0, grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_address0, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ct_address0 <= grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ct_address0 <= grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ct_address0 <= grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_address0;
        else 
            ct_address0 <= "XXXX";
        end if; 
    end process;


    ct_ce0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_ce0, grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_ce0, grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ct_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ct_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ct_ce0 <= grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_ce0;
        else 
            ct_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ct_d0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_d0, grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_d0, grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_d0, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ct_d0 <= grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ct_d0 <= grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ct_d0 <= grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_d0;
        else 
            ct_d0 <= "XXXXXXXX";
        end if; 
    end process;


    ct_we0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_we0, grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_we0, grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_we0, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ct_we0 <= grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ct_we0 <= grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ct_we0 <= grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_we0;
        else 
            ct_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_address0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_address0, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            fin_address0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_address0 <= grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_address0;
        else 
            fin_address0 <= "XXXX";
        end if; 
    end process;


    fin_ce0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_ce0, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            fin_ce0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_ce0 <= grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_ce0;
        else 
            fin_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_ce1_assign_proc : process(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            fin_ce1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce1;
        else 
            fin_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fin_d0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_d0, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            fin_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_d0 <= grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_d0;
        else 
            fin_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fin_we0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_we0, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            fin_we0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_we0 <= grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_we0;
        else 
            fin_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_we1_assign_proc : process(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            fin_we1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we1;
        else 
            fin_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fout_address0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_address0, ap_CS_fsm_state20, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            fout_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            fout_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            fout_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fout_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            fout_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            fout_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fout_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fout_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            fout_address0 <= grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_address0;
        else 
            fout_address0 <= "XXXX";
        end if; 
    end process;


    fout_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            fout_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            fout_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            fout_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fout_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            fout_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            fout_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fout_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fout_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        else 
            fout_address1 <= "XXXX";
        end if; 
    end process;


    fout_ce0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_ce0, ap_CS_fsm_state20, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fout_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            fout_ce0 <= grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_ce0;
        else 
            fout_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fout_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fout_ce1 <= ap_const_logic_1;
        else 
            fout_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fout_d0_assign_proc : process(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fout_d0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out;
        else 
            fout_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fout_d1_assign_proc : process(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fout_d1 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out;
        else 
            fout_d1 <= "XXXXXXXX";
        end if; 
    end process;


    fout_we0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fout_we0 <= ap_const_logic_1;
        else 
            fout_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fout_we1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fout_we1 <= ap_const_logic_1;
        else 
            fout_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start <= grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg;
    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start <= grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg;
    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start <= grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg;
    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start <= grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg;
    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg;
    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start <= grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg;
    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start <= grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg;
    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg;
    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg;

    rin_address0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_address0, grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address0, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address0, grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rin_address0 <= grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_address0 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_address0 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_address0 <= grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_address0;
        else 
            rin_address0 <= "XXXX";
        end if; 
    end process;


    rin_address1_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address1, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_address1 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_address1 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address1;
        else 
            rin_address1 <= "XXXX";
        end if; 
    end process;


    rin_ce0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_ce0, grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce0, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce0, grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rin_ce0 <= grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_ce0 <= grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_ce0;
        else 
            rin_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rin_ce1_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce1, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_ce1 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_ce1 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce1;
        else 
            rin_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rin_d0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_d0, grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_d0, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_d0 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_d0 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_d0 <= grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_d0;
        else 
            rin_d0 <= "XXXXXXXX";
        end if; 
    end process;


    rin_we0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_we0, grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_we0, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_we0 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_we0 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_we0 <= grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_we0;
        else 
            rin_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rk_address0_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_address0, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_address0, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_address0, grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_address0, grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            rk_address0 <= grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            rk_address0 <= grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rk_address0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rk_address0 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_address0 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_address0;
        else 
            rk_address0 <= "XXXXXXXX";
        end if; 
    end process;


    rk_ce0_assign_proc : process(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_ce0, grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_ce0, grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_ce0, grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_ce0, grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            rk_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            rk_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rk_ce0 <= grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rk_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_ce0 <= grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_ce0;
        else 
            rk_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rout_address0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_address0, grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            rout_address0 <= grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            rout_address0 <= grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_address0;
        else 
            rout_address0 <= "XXXX";
        end if; 
    end process;


    rout_ce0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_ce0, grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            rout_ce0 <= grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            rout_ce0 <= grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_ce0;
        else 
            rout_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rout_we0_assign_proc : process(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            rout_we0 <= grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_we0;
        else 
            rout_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
