$date
	Wed Nov 13 12:03:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module fa $end
$var wire 1 # c_in $end
$var wire 1 " c_out $end
$var wire 1 ! s $end
$var wire 1 & s1 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
0%
0$
0#
x"
x!
$end
#1
0"
0&
#2
0!
#10
1#
1$
#11
1!
1&
#12
1"
0!
#20
