

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3'
================================================================
* Date:           Wed May  8 02:27:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.323 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_350_2_VITIS_LOOP_351_3  |        ?|        ?|        12|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:351->dut.cpp:37]   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sqrtVals_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_2"   --->   Operation 21 'read' 'sqrtVals_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sqrtVals_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_1"   --->   Operation 22 'read' 'sqrtVals_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sqrtVals_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals"   --->   Operation 23 'read' 'sqrtVals_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_ln298_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %sub_ln298"   --->   Operation 24 'read' 'sub_ln298_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten6"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln350 = store i32 0, i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 26 'store' 'store_ln350' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln351 = store i2 0, i2 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:351->dut.cpp:37]   --->   Operation 27 'store' 'store_ln351' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i34 %indvar_flatten6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 29 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.90ns)   --->   "%icmp_ln350 = icmp_eq  i34 %indvar_flatten6_load, i34 %sub_ln298_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 30 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.90ns)   --->   "%add_ln350_1 = add i34 %indvar_flatten6_load, i34 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 31 'add' 'add_ln350_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %for.inc27.i, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE17getLoadingsMatrixEPA3_d.exit.loopexit.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 32 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:351->dut.cpp:37]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln350 = add i32 %i_load, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 35 'add' 'add_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.43ns)   --->   "%icmp_ln351 = icmp_eq  i2 %j_load, i2 3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:351->dut.cpp:37]   --->   Operation 36 'icmp' 'icmp_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln350 = select i1 %icmp_ln351, i2 0, i2 %j_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 37 'select' 'select_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.22ns)   --->   "%select_ln350_1 = select i1 %icmp_ln351, i32 %add_ln350, i32 %i_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 38 'select' 'select_ln350_1' <Predicate = (!icmp_ln350)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i32 %select_ln350_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 39 'zext' 'zext_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln350_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 40 'trunc' 'empty' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_88 = trunc i32 %select_ln350_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 41 'trunc' 'empty_88' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_88, i2 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%mul_i1 = sub i7 %p_shl, i7 %empty" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 43 'sub' 'mul_i1' <Predicate = (!icmp_ln350)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outputLoadings_2_addr = getelementptr i64 %outputLoadings_2, i64 0, i64 %zext_ln350" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 44 'getelementptr' 'outputLoadings_2_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%outputLoadings_0_addr = getelementptr i64 %outputLoadings_0, i64 0, i64 %zext_ln350" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 45 'getelementptr' 'outputLoadings_0_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%outputLoadings_1_addr = getelementptr i64 %outputLoadings_1, i64 0, i64 %zext_ln350" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 46 'getelementptr' 'outputLoadings_1_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.66ns)   --->   "%switch_ln353 = switch i2 %select_ln350, void %arrayidx233.i1.case.2, i2 0, void %arrayidx233.i1.case.0, i2 1, void %arrayidx233.i1.case.1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 47 'switch' 'switch_ln353' <Predicate = (!icmp_ln350)> <Delay = 0.66>
ST_2 : Operation 48 [1/1] (0.43ns)   --->   "%add_ln351 = add i2 %select_ln350, i2 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:351->dut.cpp:37]   --->   Operation 48 'add' 'add_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln350 = store i34 %add_ln350_1, i34 %indvar_flatten6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 49 'store' 'store_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln350 = store i32 %select_ln350_1, i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:350->dut.cpp:37]   --->   Operation 50 'store' 'store_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln351 = store i2 %add_ln351, i2 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:351->dut.cpp:37]   --->   Operation 51 'store' 'store_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln351 = br void %for.inc24.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:351->dut.cpp:37]   --->   Operation 52 'br' 'br_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i2 %select_ln350" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 53 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln353 = add i7 %mul_i1, i7 %zext_ln353" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 54 'add' 'add_ln353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln353_1 = add i7 %add_ln353, i7 45" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 55 'add' 'add_ln353_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln353_1 = zext i7 %add_ln353_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 56 'zext' 'zext_ln353_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_addr = getelementptr i64 %pca_m_pcVecs, i64 0, i64 %zext_ln353_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 57 'getelementptr' 'pca_m_pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.20ns)   --->   "%pca_m_pcVecs_load = load i7 %pca_m_pcVecs_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 58 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 90> <RAM>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 59 [1/1] (0.41ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3f64.f64.i2, i2 0, i64 %sqrtVals_read, i2 1, i64 %sqrtVals_1_read, i2 2, i64 %sqrtVals_2_read, i64 <undef>, i2 %select_ln350" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 59 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (1.20ns)   --->   "%pca_m_pcVecs_load = load i7 %pca_m_pcVecs_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 60 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 90> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 61 [8/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 61 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 62 [7/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 62 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 63 [6/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 63 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 64 [5/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 64 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 65 [4/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 65 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 66 [3/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 66 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 67 [2/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 67 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_350_2_VITIS_LOOP_351_3_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln352 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:352->dut.cpp:37]   --->   Operation 69 'specpipeline' 'specpipeline_ln352' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %pca_m_pcVecs_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 70 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln353 = bitcast i64 %mul19_i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 71 'bitcast' 'bitcast_ln353' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln350)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.71>
ST_13 : Operation 72 [1/1] (0.71ns)   --->   "%store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 72 'store' 'store_ln353' <Predicate = (select_ln350 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx233.i1.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 73 'br' 'br_ln353' <Predicate = (select_ln350 == 1)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.71ns)   --->   "%store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_0_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 74 'store' 'store_ln353' <Predicate = (select_ln350 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx233.i1.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 75 'br' 'br_ln353' <Predicate = (select_ln350 == 0)> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.71ns)   --->   "%store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 76 'store' 'store_ln353' <Predicate = (select_ln350 != 0 & select_ln350 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx233.i1.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:353->dut.cpp:37]   --->   Operation 77 'br' 'br_ln353' <Predicate = (select_ln350 != 0 & select_ln350 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln298]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputLoadings_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputLoadings_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputLoadings_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sqrtVals]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sqrtVals_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sqrtVals_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pca_m_pcVecs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca        ) [ 01100000000000]
i                     (alloca        ) [ 01100000000000]
indvar_flatten6       (alloca        ) [ 01100000000000]
specinterface_ln0     (specinterface ) [ 00000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000]
sqrtVals_2_read       (read          ) [ 01111000000000]
sqrtVals_1_read       (read          ) [ 01111000000000]
sqrtVals_read         (read          ) [ 01111000000000]
sub_ln298_read        (read          ) [ 01100000000000]
store_ln0             (store         ) [ 00000000000000]
store_ln350           (store         ) [ 00000000000000]
store_ln351           (store         ) [ 00000000000000]
br_ln0                (br            ) [ 00000000000000]
indvar_flatten6_load  (load          ) [ 00000000000000]
icmp_ln350            (icmp          ) [ 01111111111110]
add_ln350_1           (add           ) [ 00000000000000]
br_ln350              (br            ) [ 00000000000000]
j_load                (load          ) [ 00000000000000]
i_load                (load          ) [ 00000000000000]
add_ln350             (add           ) [ 00000000000000]
icmp_ln351            (icmp          ) [ 00000000000000]
select_ln350          (select        ) [ 01011111111111]
select_ln350_1        (select        ) [ 00000000000000]
zext_ln350            (zext          ) [ 00000000000000]
empty                 (trunc         ) [ 00000000000000]
empty_88              (trunc         ) [ 00000000000000]
p_shl                 (bitconcatenate) [ 00000000000000]
mul_i1                (sub           ) [ 01010000000000]
outputLoadings_2_addr (getelementptr ) [ 01011111111111]
outputLoadings_0_addr (getelementptr ) [ 01011111111111]
outputLoadings_1_addr (getelementptr ) [ 01011111111111]
switch_ln353          (switch        ) [ 00000000000000]
add_ln351             (add           ) [ 00000000000000]
store_ln350           (store         ) [ 00000000000000]
store_ln350           (store         ) [ 00000000000000]
store_ln351           (store         ) [ 00000000000000]
br_ln351              (br            ) [ 00000000000000]
zext_ln353            (zext          ) [ 00000000000000]
add_ln353             (add           ) [ 00000000000000]
add_ln353_1           (add           ) [ 00000000000000]
zext_ln353_1          (zext          ) [ 00000000000000]
pca_m_pcVecs_addr     (getelementptr ) [ 01001000000000]
tmp                   (sparsemux     ) [ 01000111111110]
pca_m_pcVecs_load     (load          ) [ 01000111111110]
specloopname_ln0      (specloopname  ) [ 00000000000000]
specpipeline_ln352    (specpipeline  ) [ 00000000000000]
mul19_i               (dmul          ) [ 00000000000000]
bitcast_ln353         (bitcast       ) [ 01000000000001]
store_ln353           (store         ) [ 00000000000000]
br_ln353              (br            ) [ 00000000000000]
store_ln353           (store         ) [ 00000000000000]
br_ln353              (br            ) [ 00000000000000]
store_ln353           (store         ) [ 00000000000000]
br_ln353              (br            ) [ 00000000000000]
ret_ln0               (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln298">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln298"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputLoadings_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLoadings_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputLoadings_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLoadings_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputLoadings_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLoadings_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sqrtVals">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrtVals"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sqrtVals_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrtVals_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sqrtVals_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrtVals_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pca_m_pcVecs">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pca_m_pcVecs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i34"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3f64.f64.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_350_2_VITIS_LOOP_351_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten6_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sqrtVals_2_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sqrtVals_2_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sqrtVals_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sqrtVals_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sqrtVals_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sqrtVals_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sub_ln298_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="34" slack="0"/>
<pin id="92" dir="0" index="1" bw="34" slack="0"/>
<pin id="93" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln298_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="outputLoadings_2_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLoadings_2_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="outputLoadings_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLoadings_0_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="outputLoadings_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLoadings_1_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="pca_m_pcVecs_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVecs_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pca_m_pcVecs_load/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln353_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="11"/>
<pin id="132" dir="0" index="1" bw="64" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln353_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="11"/>
<pin id="137" dir="0" index="1" bw="64" slack="1"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/13 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln353_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="11"/>
<pin id="142" dir="0" index="1" bw="64" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="0" index="1" bw="64" slack="1"/>
<pin id="148" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul19_i/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="34" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln350_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln351_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten6_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="34" slack="1"/>
<pin id="166" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln350_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="34" slack="0"/>
<pin id="169" dir="0" index="1" bw="34" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln350/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln350_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="34" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln350_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln351_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln351/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln350_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln350/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln350_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln350_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln350_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="empty_88_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_88/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_shl_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mul_i1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln351_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln351/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln350_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="34" slack="0"/>
<pin id="249" dir="0" index="1" bw="34" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln350_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln351_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln353_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln353/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln353_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="1"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln353/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln353_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln353_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln353_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln353_1/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="64" slack="3"/>
<pin id="285" dir="0" index="3" bw="1" slack="0"/>
<pin id="286" dir="0" index="4" bw="64" slack="3"/>
<pin id="287" dir="0" index="5" bw="2" slack="0"/>
<pin id="288" dir="0" index="6" bw="64" slack="3"/>
<pin id="289" dir="0" index="7" bw="64" slack="0"/>
<pin id="290" dir="0" index="8" bw="2" slack="2"/>
<pin id="291" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="bitcast_ln353_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln353/12 "/>
</bind>
</comp>

<comp id="301" class="1005" name="j_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="315" class="1005" name="indvar_flatten6_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="34" slack="0"/>
<pin id="317" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="322" class="1005" name="sqrtVals_2_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="3"/>
<pin id="324" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sqrtVals_2_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="sqrtVals_1_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="3"/>
<pin id="329" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sqrtVals_1_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="sqrtVals_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="3"/>
<pin id="334" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sqrtVals_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="sub_ln298_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="34" slack="1"/>
<pin id="339" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln298_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln350_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="10"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln350 "/>
</bind>
</comp>

<comp id="346" class="1005" name="select_ln350_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="1"/>
<pin id="348" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln350 "/>
</bind>
</comp>

<comp id="352" class="1005" name="mul_i1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="1"/>
<pin id="354" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="outputLoadings_2_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="11"/>
<pin id="359" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="outputLoadings_2_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="outputLoadings_0_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="11"/>
<pin id="364" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="outputLoadings_0_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="outputLoadings_1_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="11"/>
<pin id="369" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="outputLoadings_1_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="pca_m_pcVecs_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVecs_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="382" class="1005" name="pca_m_pcVecs_load_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVecs_load "/>
</bind>
</comp>

<comp id="387" class="1005" name="bitcast_ln353_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln353 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="178" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="190" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="184" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="181" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="222"><net_src comp="204" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="204" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="219" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="196" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="172" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="204" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="241" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="281" pin=5"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="281" pin=7"/></net>

<net id="300"><net_src comp="145" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="60" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="311"><net_src comp="64" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="318"><net_src comp="68" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="325"><net_src comp="72" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="281" pin=6"/></net>

<net id="330"><net_src comp="78" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="281" pin=4"/></net>

<net id="335"><net_src comp="84" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="340"><net_src comp="90" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="345"><net_src comp="167" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="196" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="281" pin=8"/></net>

<net id="355"><net_src comp="235" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="360"><net_src comp="96" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="365"><net_src comp="103" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="370"><net_src comp="110" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="375"><net_src comp="117" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="380"><net_src comp="281" pin="9"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="385"><net_src comp="124" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="390"><net_src comp="297" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputLoadings_2 | {13 }
	Port: outputLoadings_0 | {13 }
	Port: outputLoadings_1 | {13 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 : sub_ln298 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 : sqrtVals | {1 }
	Port: dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 : sqrtVals_1 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 : sqrtVals_2 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 : pca_m_pcVecs | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln350 : 1
		store_ln351 : 1
	State 2
		icmp_ln350 : 1
		add_ln350_1 : 1
		br_ln350 : 2
		add_ln350 : 1
		icmp_ln351 : 1
		select_ln350 : 2
		select_ln350_1 : 2
		zext_ln350 : 3
		empty : 3
		empty_88 : 3
		p_shl : 4
		mul_i1 : 5
		outputLoadings_2_addr : 4
		outputLoadings_0_addr : 4
		outputLoadings_1_addr : 4
		switch_ln353 : 3
		add_ln351 : 3
		store_ln350 : 2
		store_ln350 : 3
		store_ln351 : 4
	State 3
		add_ln353 : 1
		add_ln353_1 : 2
		zext_ln353_1 : 3
		pca_m_pcVecs_addr : 4
		pca_m_pcVecs_load : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		bitcast_ln353 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   dmul   |         grp_fu_145         |    8    |   388   |   127   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln350_1_fu_172     |    0    |    0    |    41   |
|          |      add_ln350_fu_184      |    0    |    0    |    39   |
|    add   |      add_ln351_fu_241      |    0    |    0    |    9    |
|          |      add_ln353_fu_265      |    0    |    0    |    16   |
|          |     add_ln353_1_fu_270     |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln350_fu_167     |    0    |    0    |    41   |
|          |      icmp_ln351_fu_190     |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln350_fu_196    |    0    |    0    |    2    |
|          |    select_ln350_1_fu_204   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        mul_i1_fu_235       |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|         tmp_fu_281         |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|          | sqrtVals_2_read_read_fu_72 |    0    |    0    |    0    |
|   read   | sqrtVals_1_read_read_fu_78 |    0    |    0    |    0    |
|          |  sqrtVals_read_read_fu_84  |    0    |    0    |    0    |
|          |  sub_ln298_read_read_fu_90 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln350_fu_212     |    0    |    0    |    0    |
|   zext   |      zext_ln353_fu_262     |    0    |    0    |    0    |
|          |     zext_ln353_1_fu_276    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_219        |    0    |    0    |    0    |
|          |       empty_88_fu_223      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_227        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |   388   |   360   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bitcast_ln353_reg_387    |   64   |
|          i_reg_308          |   32   |
|      icmp_ln350_reg_342     |    1   |
|   indvar_flatten6_reg_315   |   34   |
|          j_reg_301          |    2   |
|        mul_i1_reg_352       |    7   |
|outputLoadings_0_addr_reg_362|    4   |
|outputLoadings_1_addr_reg_367|    4   |
|outputLoadings_2_addr_reg_357|    4   |
|  pca_m_pcVecs_addr_reg_372  |    7   |
|  pca_m_pcVecs_load_reg_382  |   64   |
|     select_ln350_reg_346    |    2   |
|   sqrtVals_1_read_reg_327   |   64   |
|   sqrtVals_2_read_reg_322   |   64   |
|    sqrtVals_read_reg_332    |   64   |
|    sub_ln298_read_reg_337   |   34   |
|         tmp_reg_377         |   64   |
+-----------------------------+--------+
|            Total            |   515  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   388  |   360  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   903  |   369  |
+-----------+--------+--------+--------+--------+
