<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: %0 Pages: 1 -->
<svg width="5431pt" height="332pt"
 viewBox="0.00 0.00 5431.02 332.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 328)">
<title>%0</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-328 5427.0203,-328 5427.0203,4 -4,4"/>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v -->
<g id="node1" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3786.0168,-180 3732.0168,-180 3732.0168,-176 3728.0168,-176 3728.0168,-172 3732.0168,-172 3732.0168,-152 3728.0168,-152 3728.0168,-148 3732.0168,-148 3732.0168,-144 3786.0168,-144 3786.0168,-180"/>
<polyline fill="none" stroke="#069302" points="3732.0168,-176 3736.0168,-176 3736.0168,-172 3732.0168,-172 "/>
<polyline fill="none" stroke="#069302" points="3732.0168,-152 3736.0168,-152 3736.0168,-148 3732.0168,-148 "/>
<text text-anchor="middle" x="3759.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">arp.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_cache.v -->
<g id="node2" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_cache.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3583.2639,-108 3490.7697,-108 3490.7697,-104 3486.7697,-104 3486.7697,-100 3490.7697,-100 3490.7697,-80 3486.7697,-80 3486.7697,-76 3490.7697,-76 3490.7697,-72 3583.2639,-72 3583.2639,-108"/>
<polyline fill="none" stroke="#069302" points="3490.7697,-104 3494.7697,-104 3494.7697,-100 3490.7697,-100 "/>
<polyline fill="none" stroke="#069302" points="3490.7697,-80 3494.7697,-80 3494.7697,-76 3490.7697,-76 "/>
<text text-anchor="middle" x="3537.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">arp_cache.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_cache.v -->
<g id="edge3" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_cache.v</title>
<path fill="none" stroke="#000000" d="M3731.7485,-147.6758C3728.8354,-146.3538 3725.8878,-145.1001 3723.0168,-144 3669.4968,-123.4925 3651.6454,-125.1542 3592.9604,-108.1771"/>
<polygon fill="#000000" stroke="#000000" points="3593.7615,-104.7643 3583.1795,-105.2861 3591.7773,-111.4772 3593.7615,-104.7643"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_rx.v -->
<g id="node3" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_rx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3805.815,-108 3712.2186,-108 3712.2186,-104 3708.2186,-104 3708.2186,-100 3712.2186,-100 3712.2186,-80 3708.2186,-80 3708.2186,-76 3712.2186,-76 3712.2186,-72 3805.815,-72 3805.815,-108"/>
<polyline fill="none" stroke="#069302" points="3712.2186,-104 3716.2186,-104 3716.2186,-100 3712.2186,-100 "/>
<polyline fill="none" stroke="#069302" points="3712.2186,-80 3716.2186,-80 3716.2186,-76 3712.2186,-76 "/>
<text text-anchor="middle" x="3759.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">arp_eth_rx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_rx.v -->
<g id="edge2" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_rx.v</title>
<path fill="none" stroke="#000000" d="M3759.0168,-143.8314C3759.0168,-136.131 3759.0168,-126.9743 3759.0168,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="3762.5169,-118.4132 3759.0168,-108.4133 3755.5169,-118.4133 3762.5169,-118.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_tx.v -->
<g id="node4" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_tx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3694.5448,-108 3601.4888,-108 3601.4888,-104 3597.4888,-104 3597.4888,-100 3601.4888,-100 3601.4888,-80 3597.4888,-80 3597.4888,-76 3601.4888,-76 3601.4888,-72 3694.5448,-72 3694.5448,-108"/>
<polyline fill="none" stroke="#069302" points="3601.4888,-104 3605.4888,-104 3605.4888,-100 3601.4888,-100 "/>
<polyline fill="none" stroke="#069302" points="3601.4888,-80 3605.4888,-80 3605.4888,-76 3601.4888,-76 "/>
<text text-anchor="middle" x="3648.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">arp_eth_tx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_tx.v -->
<g id="edge1" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_eth_tx.v</title>
<path fill="none" stroke="#000000" d="M3731.8631,-144.3868C3717.6989,-135.1992 3700.1675,-123.8275 3684.8032,-113.8615"/>
<polygon fill="#000000" stroke="#000000" points="3686.3435,-110.6888 3676.0492,-108.1832 3682.5341,-116.5615 3686.3435,-110.6888"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="node57" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1657.0168,-36 1603.0168,-36 1603.0168,-32 1599.0168,-32 1599.0168,-28 1603.0168,-28 1603.0168,-8 1599.0168,-8 1599.0168,-4 1603.0168,-4 1603.0168,0 1657.0168,0 1657.0168,-36"/>
<polyline fill="none" stroke="#069302" points="1603.0168,-32 1607.0168,-32 1607.0168,-28 1603.0168,-28 "/>
<polyline fill="none" stroke="#069302" points="1603.0168,-8 1607.0168,-8 1607.0168,-4 1603.0168,-4 "/>
<text text-anchor="middle" x="1630.0168" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">lfsr.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_cache.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge4" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp_cache.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M3490.7447,-73.8218C3487.8128,-73.119 3484.8871,-72.5007 3482.0168,-72 3297.4068,-39.7937 1914.2588,-21.4755 1667.5951,-18.4482"/>
<polygon fill="#000000" stroke="#000000" points="1667.3973,-14.9456 1657.3554,-18.3233 1667.3119,-21.9451 1667.3973,-14.9456"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_rx_64.v -->
<g id="node5" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_rx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="471.8791,-108 334.1545,-108 334.1545,-104 330.1545,-104 330.1545,-100 334.1545,-100 334.1545,-80 330.1545,-80 330.1545,-76 334.1545,-76 334.1545,-72 471.8791,-72 471.8791,-108"/>
<polyline fill="none" stroke="#069302" points="334.1545,-104 338.1545,-104 338.1545,-100 334.1545,-100 "/>
<polyline fill="none" stroke="#069302" points="334.1545,-80 338.1545,-80 338.1545,-76 334.1545,-76 "/>
<text text-anchor="middle" x="403.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_baser_rx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_rx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge5" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_rx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M471.7957,-73.4217C474.9036,-72.8956 477.9879,-72.4172 481.0168,-72 703.3729,-41.3722 1421.1738,-22.8957 1592.8703,-18.8463"/>
<polygon fill="#000000" stroke="#000000" points="1593.0118,-22.344 1602.9271,-18.6109 1592.8479,-15.3459 1593.0118,-22.344"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_tx_64.v -->
<g id="node6" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_tx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="960.1092,-108 823.9244,-108 823.9244,-104 819.9244,-104 819.9244,-100 823.9244,-100 823.9244,-80 819.9244,-80 819.9244,-76 823.9244,-76 823.9244,-72 960.1092,-72 960.1092,-108"/>
<polyline fill="none" stroke="#069302" points="823.9244,-104 827.9244,-104 827.9244,-100 823.9244,-100 "/>
<polyline fill="none" stroke="#069302" points="823.9244,-80 827.9244,-80 827.9244,-76 823.9244,-76 "/>
<text text-anchor="middle" x="892.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_baser_tx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_tx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge6" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_tx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M960.3472,-73.4728C963.2696,-72.9413 966.1686,-72.4467 969.0168,-72 1204.6681,-35.0392 1491.7982,-22.5356 1592.7632,-19.1103"/>
<polygon fill="#000000" stroke="#000000" points="1592.8933,-22.6081 1602.7724,-18.7801 1592.6624,-15.6119 1592.8933,-22.6081"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs.v -->
<g id="node7" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1809.2087,-108 1704.8249,-108 1704.8249,-104 1700.8249,-104 1700.8249,-100 1704.8249,-100 1704.8249,-80 1700.8249,-80 1700.8249,-76 1704.8249,-76 1704.8249,-72 1809.2087,-72 1809.2087,-108"/>
<polyline fill="none" stroke="#069302" points="1704.8249,-104 1708.8249,-104 1708.8249,-100 1704.8249,-100 "/>
<polyline fill="none" stroke="#069302" points="1704.8249,-80 1708.8249,-80 1708.8249,-76 1704.8249,-76 "/>
<text text-anchor="middle" x="1757.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_eth_fcs.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge7" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M1724.9693,-71.8314C1707.0352,-61.664 1684.623,-48.9578 1666.0772,-38.4437"/>
<polygon fill="#000000" stroke="#000000" points="1667.7454,-35.3661 1657.32,-33.479 1664.2931,-41.4556 1667.7454,-35.3661"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check.v -->
<g id="node8" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1976.556,-108 1827.4776,-108 1827.4776,-104 1823.4776,-104 1823.4776,-100 1827.4776,-100 1827.4776,-80 1823.4776,-80 1823.4776,-76 1827.4776,-76 1827.4776,-72 1976.556,-72 1976.556,-108"/>
<polyline fill="none" stroke="#069302" points="1827.4776,-104 1831.4776,-104 1831.4776,-100 1827.4776,-100 "/>
<polyline fill="none" stroke="#069302" points="1827.4776,-80 1831.4776,-80 1831.4776,-76 1827.4776,-76 "/>
<text text-anchor="middle" x="1902.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_eth_fcs_check.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge8" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M1833.7308,-71.9243C1780.8464,-57.9255 1709.622,-39.072 1666.9164,-27.7675"/>
<polygon fill="#000000" stroke="#000000" points="1667.7821,-24.3762 1657.2194,-25.2007 1665.9908,-31.1432 1667.7821,-24.3762"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check_64.v -->
<g id="node9" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2167.4042,-108 1994.6294,-108 1994.6294,-104 1990.6294,-104 1990.6294,-100 1994.6294,-100 1994.6294,-80 1990.6294,-80 1990.6294,-76 1994.6294,-76 1994.6294,-72 2167.4042,-72 2167.4042,-108"/>
<polyline fill="none" stroke="#069302" points="1994.6294,-104 1998.6294,-104 1998.6294,-100 1994.6294,-100 "/>
<polyline fill="none" stroke="#069302" points="1994.6294,-80 1998.6294,-80 1998.6294,-76 1994.6294,-76 "/>
<text text-anchor="middle" x="2081.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_eth_fcs_check_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge9" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_check_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M1994.5736,-73.4819C1991.6883,-72.975 1988.8299,-72.4797 1986.0168,-72 1870.1456,-52.2416 1732.4304,-32.3758 1667.4716,-23.2198"/>
<polygon fill="#000000" stroke="#000000" points="1667.7055,-19.7184 1657.3156,-21.7921 1666.731,-26.6502 1667.7055,-19.7184"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert.v -->
<g id="node10" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2332.2141,-108 2185.8195,-108 2185.8195,-104 2181.8195,-104 2181.8195,-100 2185.8195,-100 2185.8195,-80 2181.8195,-80 2181.8195,-76 2185.8195,-76 2185.8195,-72 2332.2141,-72 2332.2141,-108"/>
<polyline fill="none" stroke="#069302" points="2185.8195,-104 2189.8195,-104 2189.8195,-100 2185.8195,-100 "/>
<polyline fill="none" stroke="#069302" points="2185.8195,-80 2189.8195,-80 2189.8195,-76 2185.8195,-76 "/>
<text text-anchor="middle" x="2259.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_eth_fcs_insert.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge10" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M2185.7823,-73.6398C2182.4878,-73.0547 2179.2212,-72.5042 2176.0168,-72 1985.9072,-42.0862 1755.7942,-25.755 1667.2292,-20.1992"/>
<polygon fill="#000000" stroke="#000000" points="1667.3397,-16.6994 1657.1425,-19.5748 1666.9072,-23.686 1667.3397,-16.6994"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert_64.v -->
<g id="node11" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2520.0616,-108 2349.972,-108 2349.972,-104 2345.972,-104 2345.972,-100 2349.972,-100 2349.972,-80 2345.972,-80 2345.972,-76 2349.972,-76 2349.972,-72 2520.0616,-72 2520.0616,-108"/>
<polyline fill="none" stroke="#069302" points="2349.972,-104 2353.972,-104 2353.972,-100 2349.972,-100 "/>
<polyline fill="none" stroke="#069302" points="2349.972,-80 2353.972,-80 2353.972,-76 2349.972,-76 "/>
<text text-anchor="middle" x="2435.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_eth_fcs_insert_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge11" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_eth_fcs_insert_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M2349.7797,-73.2411C2346.8266,-72.7999 2343.8991,-72.3842 2341.0168,-72 2084.7682,-37.8466 1773.4654,-23.4806 1667.4415,-19.3459"/>
<polygon fill="#000000" stroke="#000000" points="1667.3814,-15.8411 1657.2547,-18.9557 1667.1134,-22.836 1667.3814,-15.8411"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_rx.v -->
<g id="node12" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_rx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2764.1793,-108 2659.8543,-108 2659.8543,-104 2655.8543,-104 2655.8543,-100 2659.8543,-100 2659.8543,-80 2655.8543,-80 2655.8543,-76 2659.8543,-76 2659.8543,-72 2764.1793,-72 2764.1793,-108"/>
<polyline fill="none" stroke="#069302" points="2659.8543,-104 2663.8543,-104 2663.8543,-100 2659.8543,-100 "/>
<polyline fill="none" stroke="#069302" points="2659.8543,-80 2663.8543,-80 2663.8543,-76 2659.8543,-76 "/>
<text text-anchor="middle" x="2712.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_gmii_rx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge12" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M2659.6285,-73.6947C2656.7303,-73.0578 2653.8463,-72.4854 2651.0168,-72 2456.2681,-38.5922 1828.0503,-22.4504 1667.6023,-18.8103"/>
<polygon fill="#000000" stroke="#000000" points="1667.3702,-15.3043 1657.2942,-18.5791 1667.2132,-22.3025 1667.3702,-15.3043"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_tx.v -->
<g id="node13" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_tx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2641.9089,-108 2538.1247,-108 2538.1247,-104 2534.1247,-104 2534.1247,-100 2538.1247,-100 2538.1247,-80 2534.1247,-80 2534.1247,-76 2538.1247,-76 2538.1247,-72 2641.9089,-72 2641.9089,-108"/>
<polyline fill="none" stroke="#069302" points="2538.1247,-104 2542.1247,-104 2542.1247,-100 2538.1247,-100 "/>
<polyline fill="none" stroke="#069302" points="2538.1247,-80 2542.1247,-80 2542.1247,-76 2538.1247,-76 "/>
<text text-anchor="middle" x="2590.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_gmii_tx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge13" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M2537.9586,-73.7937C2534.949,-73.1208 2531.9533,-72.5146 2529.0168,-72 2359.4209,-42.2821 1816.2592,-23.7303 1667.8167,-19.1271"/>
<polygon fill="#000000" stroke="#000000" points="1667.5288,-15.6167 1657.426,-18.8078 1667.3137,-22.6134 1667.5288,-15.6167"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_32.v -->
<g id="node14" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_32.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1571.5266,-108 1436.507,-108 1436.507,-104 1432.507,-104 1432.507,-100 1436.507,-100 1436.507,-80 1432.507,-80 1432.507,-76 1436.507,-76 1436.507,-72 1571.5266,-72 1571.5266,-108"/>
<polyline fill="none" stroke="#069302" points="1436.507,-104 1440.507,-104 1440.507,-100 1436.507,-100 "/>
<polyline fill="none" stroke="#069302" points="1436.507,-80 1440.507,-80 1440.507,-76 1436.507,-76 "/>
<text text-anchor="middle" x="1504.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_xgmii_rx_32.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_32.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge14" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_32.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M1535.8119,-71.8314C1553.6049,-61.664 1575.8406,-48.9578 1594.2404,-38.4437"/>
<polygon fill="#000000" stroke="#000000" points="1595.9827,-41.4793 1602.9286,-33.479 1592.5097,-35.4016 1595.9827,-41.4793"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_64.v -->
<g id="node15" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1113.5266,-108 978.507,-108 978.507,-104 974.507,-104 974.507,-100 978.507,-100 978.507,-80 974.507,-80 974.507,-76 978.507,-76 978.507,-72 1113.5266,-72 1113.5266,-108"/>
<polyline fill="none" stroke="#069302" points="978.507,-104 982.507,-104 982.507,-100 978.507,-100 "/>
<polyline fill="none" stroke="#069302" points="978.507,-80 982.507,-80 982.507,-76 978.507,-76 "/>
<text text-anchor="middle" x="1046.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_xgmii_rx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge15" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M1113.5272,-73.7209C1116.7283,-73.1057 1119.9036,-72.5276 1123.0168,-72 1297.5202,-42.4268 1508.7207,-26.1078 1592.8406,-20.3794"/>
<polygon fill="#000000" stroke="#000000" points="1593.1808,-23.8646 1602.9238,-19.7023 1592.7117,-16.8803 1593.1808,-23.8646"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_32.v -->
<g id="node16" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_32.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1266.2568,-108 1131.7768,-108 1131.7768,-104 1127.7768,-104 1127.7768,-100 1131.7768,-100 1131.7768,-80 1127.7768,-80 1127.7768,-76 1131.7768,-76 1131.7768,-72 1266.2568,-72 1266.2568,-108"/>
<polyline fill="none" stroke="#069302" points="1131.7768,-104 1135.7768,-104 1135.7768,-100 1131.7768,-100 "/>
<polyline fill="none" stroke="#069302" points="1131.7768,-80 1135.7768,-80 1135.7768,-76 1131.7768,-76 "/>
<text text-anchor="middle" x="1199.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_xgmii_tx_32.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_32.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge16" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_32.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M1266.5,-73.7154C1269.3734,-73.1175 1272.2215,-72.5427 1275.0168,-72 1390.0892,-49.6597 1527.6396,-31.0048 1592.5671,-22.6738"/>
<polygon fill="#000000" stroke="#000000" points="1593.242,-26.1162 1602.7191,-21.3796 1592.3567,-19.1724 1593.242,-26.1162"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_64.v -->
<g id="node17" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1418.2568,-108 1283.7768,-108 1283.7768,-104 1279.7768,-104 1279.7768,-100 1283.7768,-100 1283.7768,-80 1279.7768,-80 1279.7768,-76 1283.7768,-76 1283.7768,-72 1418.2568,-72 1418.2568,-108"/>
<polyline fill="none" stroke="#069302" points="1283.7768,-104 1287.7768,-104 1287.7768,-100 1283.7768,-100 "/>
<polyline fill="none" stroke="#069302" points="1283.7768,-80 1287.7768,-80 1287.7768,-76 1283.7768,-76 "/>
<text text-anchor="middle" x="1351.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axis_xgmii_tx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge17" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M1418.1993,-72.6626C1473.0987,-58.495 1548.6524,-38.9973 1593.1126,-27.5237"/>
<polygon fill="#000000" stroke="#000000" points="1594.1036,-30.8827 1602.9118,-24.9948 1592.3544,-24.1047 1594.1036,-30.8827"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_arb_mux.v -->
<g id="node18" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_arb_mux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3714.0982,-180 3605.9354,-180 3605.9354,-176 3601.9354,-176 3601.9354,-172 3605.9354,-172 3605.9354,-152 3601.9354,-152 3601.9354,-148 3605.9354,-148 3605.9354,-144 3714.0982,-144 3714.0982,-180"/>
<polyline fill="none" stroke="#069302" points="3605.9354,-176 3609.9354,-176 3609.9354,-172 3605.9354,-172 "/>
<polyline fill="none" stroke="#069302" points="3605.9354,-152 3609.9354,-152 3609.9354,-148 3605.9354,-148 "/>
<text text-anchor="middle" x="3660.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_arb_mux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_axis_rx.v -->
<g id="node19" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_axis_rx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4025.4793,-324 3926.5543,-324 3926.5543,-320 3922.5543,-320 3922.5543,-316 3926.5543,-316 3926.5543,-296 3922.5543,-296 3922.5543,-292 3926.5543,-292 3926.5543,-288 4025.4793,-288 4025.4793,-324"/>
<polyline fill="none" stroke="#069302" points="3926.5543,-320 3930.5543,-320 3930.5543,-316 3926.5543,-316 "/>
<polyline fill="none" stroke="#069302" points="3926.5543,-296 3930.5543,-296 3930.5543,-292 3926.5543,-292 "/>
<text text-anchor="middle" x="3976.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_axis_rx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_axis_tx.v -->
<g id="node20" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_axis_tx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4140.7087,-324 4043.3249,-324 4043.3249,-320 4039.3249,-320 4039.3249,-316 4043.3249,-316 4043.3249,-296 4039.3249,-296 4039.3249,-292 4043.3249,-292 4043.3249,-288 4140.7087,-288 4140.7087,-324"/>
<polyline fill="none" stroke="#069302" points="4043.3249,-320 4047.3249,-320 4047.3249,-316 4043.3249,-316 "/>
<polyline fill="none" stroke="#069302" points="4043.3249,-296 4047.3249,-296 4047.3249,-292 4043.3249,-292 "/>
<text text-anchor="middle" x="4092.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_axis_tx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_demux.v -->
<g id="node21" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_demux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4255.1543,-324 4158.8793,-324 4158.8793,-320 4154.8793,-320 4154.8793,-316 4158.8793,-316 4158.8793,-296 4154.8793,-296 4154.8793,-292 4158.8793,-292 4158.8793,-288 4255.1543,-288 4255.1543,-324"/>
<polyline fill="none" stroke="#069302" points="4158.8793,-320 4162.8793,-320 4162.8793,-316 4158.8793,-316 "/>
<polyline fill="none" stroke="#069302" points="4158.8793,-296 4162.8793,-296 4162.8793,-292 4158.8793,-292 "/>
<text text-anchor="middle" x="4207.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_demux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v -->
<g id="node22" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1272.7198,-180 1161.3138,-180 1161.3138,-176 1157.3138,-176 1157.3138,-172 1161.3138,-172 1161.3138,-152 1157.3138,-152 1157.3138,-148 1161.3138,-148 1161.3138,-144 1272.7198,-144 1272.7198,-180"/>
<polyline fill="none" stroke="#069302" points="1161.3138,-176 1165.3138,-176 1165.3138,-172 1161.3138,-172 "/>
<polyline fill="none" stroke="#069302" points="1161.3138,-152 1165.3138,-152 1165.3138,-148 1161.3138,-148 "/>
<text text-anchor="middle" x="1217.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_10g.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_32.v -->
<g id="edge18" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_32.v</title>
<path fill="none" stroke="#000000" d="M1273.0346,-147.9468C1316.7589,-136.9776 1378.0057,-121.6126 1426.4458,-109.4603"/>
<polygon fill="#000000" stroke="#000000" points="1427.4175,-112.8251 1436.2652,-106.9969 1425.7141,-106.0355 1427.4175,-112.8251"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_64.v -->
<g id="edge19" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_rx_64.v</title>
<path fill="none" stroke="#000000" d="M1173.8663,-143.8314C1150.8944,-134.159 1122.4659,-122.1891 1098.2536,-111.9944"/>
<polygon fill="#000000" stroke="#000000" points="1099.4316,-108.6929 1088.857,-108.038 1096.7152,-115.1443 1099.4316,-108.6929"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_32.v -->
<g id="edge20" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_32.v</title>
<path fill="none" stroke="#000000" d="M1212.4746,-143.8314C1210.5284,-136.0463 1208.21,-126.7729 1206.0505,-118.1347"/>
<polygon fill="#000000" stroke="#000000" points="1209.441,-117.2658 1203.6201,-108.4133 1202.65,-118.9636 1209.441,-117.2658"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_64.v -->
<g id="edge21" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_xgmii_tx_64.v</title>
<path fill="none" stroke="#000000" d="M1250.8307,-143.8314C1268.2875,-134.4516 1289.7655,-122.9112 1308.352,-112.9244"/>
<polygon fill="#000000" stroke="#000000" points="1310.0614,-115.9792 1317.2138,-108.1628 1306.7482,-109.8129 1310.0614,-115.9792"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v -->
<g id="node23" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1176.1725,-324 1037.8611,-324 1037.8611,-320 1033.8611,-320 1033.8611,-316 1037.8611,-316 1037.8611,-296 1033.8611,-296 1033.8611,-292 1037.8611,-292 1037.8611,-288 1176.1725,-288 1176.1725,-324"/>
<polyline fill="none" stroke="#069302" points="1037.8611,-320 1041.8611,-320 1041.8611,-316 1037.8611,-316 "/>
<polyline fill="none" stroke="#069302" points="1037.8611,-296 1041.8611,-296 1041.8611,-292 1037.8611,-292 "/>
<text text-anchor="middle" x="1107.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_10g_fifo.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v -->
<g id="edge22" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g.v</title>
<path fill="none" stroke="#000000" d="M1153.396,-287.9215C1169.7853,-279.3556 1186.8901,-267.5314 1198.0168,-252 1210.8263,-234.1195 1215.3521,-209.427 1216.7999,-190.4283"/>
<polygon fill="#000000" stroke="#000000" points="1220.3042,-190.4356 1217.3285,-180.2673 1213.3136,-190.0719 1220.3042,-190.4356"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock_cdc.v -->
<g id="node61" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock_cdc.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1054.6009,-252 939.4327,-252 939.4327,-248 935.4327,-248 935.4327,-244 939.4327,-244 939.4327,-224 935.4327,-224 935.4327,-220 939.4327,-220 939.4327,-216 1054.6009,-216 1054.6009,-252"/>
<polyline fill="none" stroke="#069302" points="939.4327,-248 943.4327,-248 943.4327,-244 939.4327,-244 "/>
<polyline fill="none" stroke="#069302" points="939.4327,-224 943.4327,-224 943.4327,-220 939.4327,-220 "/>
<text text-anchor="middle" x="997.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ptp_clock_cdc.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock_cdc.v -->
<g id="edge23" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock_cdc.v</title>
<path fill="none" stroke="#000000" d="M1079.2592,-287.8314C1065.3198,-278.7074 1048.257,-267.539 1033.2937,-257.7449"/>
<polygon fill="#000000" stroke="#000000" points="1035.0494,-254.711 1024.7656,-252.1628 1031.2158,-260.5679 1035.0494,-254.711"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_tag_insert.v -->
<g id="node63" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_tag_insert.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1188.6079,-252 1073.4257,-252 1073.4257,-248 1069.4257,-248 1069.4257,-244 1073.4257,-244 1073.4257,-224 1069.4257,-224 1069.4257,-220 1073.4257,-220 1073.4257,-216 1188.6079,-216 1188.6079,-252"/>
<polyline fill="none" stroke="#069302" points="1073.4257,-248 1077.4257,-248 1077.4257,-244 1073.4257,-244 "/>
<polyline fill="none" stroke="#069302" points="1073.4257,-224 1077.4257,-224 1077.4257,-220 1073.4257,-220 "/>
<text text-anchor="middle" x="1131.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ptp_tag_insert.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_tag_insert.v -->
<g id="edge24" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_tag_insert.v</title>
<path fill="none" stroke="#000000" d="M1113.073,-287.8314C1115.668,-280.0463 1118.7592,-270.7729 1121.6386,-262.1347"/>
<polygon fill="#000000" stroke="#000000" points="1125.0371,-263.0069 1124.879,-252.4133 1118.3963,-260.7933 1125.0371,-263.0069"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_ts_extract.v -->
<g id="node64" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_ts_extract.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="921.3262,-252 806.7074,-252 806.7074,-248 802.7074,-248 802.7074,-244 806.7074,-244 806.7074,-224 802.7074,-224 802.7074,-220 806.7074,-220 806.7074,-216 921.3262,-216 921.3262,-252"/>
<polyline fill="none" stroke="#069302" points="806.7074,-248 810.7074,-248 810.7074,-244 806.7074,-244 "/>
<polyline fill="none" stroke="#069302" points="806.7074,-224 810.7074,-224 810.7074,-220 806.7074,-220 "/>
<text text-anchor="middle" x="864.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ptp_ts_extract.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_ts_extract.v -->
<g id="edge25" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_ts_extract.v</title>
<path fill="none" stroke="#000000" d="M1046.0113,-287.9243C1011.186,-277.6057 967.4585,-264.6494 931.5943,-254.023"/>
<polygon fill="#000000" stroke="#000000" points="932.2836,-250.5769 921.7013,-251.0917 930.2949,-257.2884 932.2836,-250.5769"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v -->
<g id="node24" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2641.9368,-180 2538.0968,-180 2538.0968,-176 2534.0968,-176 2534.0968,-172 2538.0968,-172 2538.0968,-152 2534.0968,-152 2534.0968,-148 2538.0968,-148 2538.0968,-144 2641.9368,-144 2641.9368,-180"/>
<polyline fill="none" stroke="#069302" points="2538.0968,-176 2542.0968,-176 2542.0968,-172 2538.0968,-172 "/>
<polyline fill="none" stroke="#069302" points="2538.0968,-152 2542.0968,-152 2542.0968,-148 2538.0968,-148 "/>
<text text-anchor="middle" x="2590.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_1g.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_rx.v -->
<g id="edge26" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_rx.v</title>
<path fill="none" stroke="#000000" d="M2620.8026,-143.8314C2636.4071,-134.6221 2655.5408,-123.3301 2672.2471,-113.4706"/>
<polygon fill="#000000" stroke="#000000" points="2674.4077,-116.2596 2681.2409,-108.1628 2670.8499,-110.2312 2674.4077,-116.2596"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_tx.v -->
<g id="edge27" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_gmii_tx.v</title>
<path fill="none" stroke="#000000" d="M2590.0168,-143.8314C2590.0168,-136.131 2590.0168,-126.9743 2590.0168,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="2593.5169,-118.4132 2590.0168,-108.4133 2586.5169,-118.4133 2593.5169,-118.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_fifo.v -->
<g id="node25" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_fifo.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2671.3903,-252 2540.6433,-252 2540.6433,-248 2536.6433,-248 2536.6433,-244 2540.6433,-244 2540.6433,-224 2536.6433,-224 2536.6433,-220 2540.6433,-220 2540.6433,-216 2671.3903,-216 2671.3903,-252"/>
<polyline fill="none" stroke="#069302" points="2540.6433,-248 2544.6433,-248 2544.6433,-244 2540.6433,-244 "/>
<polyline fill="none" stroke="#069302" points="2540.6433,-224 2544.6433,-224 2544.6433,-220 2540.6433,-220 "/>
<text text-anchor="middle" x="2606.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_1g_fifo.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v -->
<g id="edge28" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v</title>
<path fill="none" stroke="#000000" d="M2601.9793,-215.8314C2600.2681,-208.131 2598.2333,-198.9743 2596.3316,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="2599.6947,-189.4159 2594.1086,-180.4133 2592.8614,-190.9344 2599.6947,-189.4159"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v -->
<g id="node26" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2522.8763,-252 2385.1573,-252 2385.1573,-248 2381.1573,-248 2381.1573,-244 2385.1573,-244 2385.1573,-224 2381.1573,-224 2381.1573,-220 2385.1573,-220 2385.1573,-216 2522.8763,-216 2522.8763,-252"/>
<polyline fill="none" stroke="#069302" points="2385.1573,-248 2389.1573,-248 2389.1573,-244 2385.1573,-244 "/>
<polyline fill="none" stroke="#069302" points="2385.1573,-224 2389.1573,-224 2389.1573,-220 2385.1573,-220 "/>
<text text-anchor="middle" x="2454.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_1g_gmii.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v -->
<g id="edge30" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v</title>
<path fill="none" stroke="#000000" d="M2488.3353,-215.8314C2506.0527,-206.4516 2527.8513,-194.9112 2546.7152,-184.9244"/>
<polygon fill="#000000" stroke="#000000" points="2548.509,-187.935 2555.7092,-180.1628 2545.2337,-181.7485 2548.509,-187.935"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v -->
<g id="node44" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2502.6919,-180 2405.3417,-180 2405.3417,-176 2401.3417,-176 2401.3417,-172 2405.3417,-172 2405.3417,-152 2401.3417,-152 2401.3417,-148 2405.3417,-148 2405.3417,-144 2502.6919,-144 2502.6919,-180"/>
<polyline fill="none" stroke="#069302" points="2405.3417,-176 2409.3417,-176 2409.3417,-172 2405.3417,-172 "/>
<polyline fill="none" stroke="#069302" points="2405.3417,-152 2409.3417,-152 2409.3417,-148 2405.3417,-148 "/>
<text text-anchor="middle" x="2454.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gmii_phy_if.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v -->
<g id="edge29" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v</title>
<path fill="none" stroke="#000000" d="M2454.0168,-215.8314C2454.0168,-208.131 2454.0168,-198.9743 2454.0168,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="2457.5169,-190.4132 2454.0168,-180.4133 2450.5169,-190.4133 2457.5169,-190.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii_fifo.v -->
<g id="node27" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii_fifo.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2535.8289,-324 2372.2047,-324 2372.2047,-320 2368.2047,-320 2368.2047,-316 2372.2047,-316 2372.2047,-296 2368.2047,-296 2368.2047,-292 2372.2047,-292 2372.2047,-288 2535.8289,-288 2535.8289,-324"/>
<polyline fill="none" stroke="#069302" points="2372.2047,-320 2376.2047,-320 2376.2047,-316 2372.2047,-316 "/>
<polyline fill="none" stroke="#069302" points="2372.2047,-296 2376.2047,-296 2376.2047,-292 2372.2047,-292 "/>
<text text-anchor="middle" x="2454.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_1g_gmii_fifo.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v -->
<g id="edge31" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_gmii.v</title>
<path fill="none" stroke="#000000" d="M2454.0168,-287.8314C2454.0168,-280.131 2454.0168,-270.9743 2454.0168,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="2457.5169,-262.4132 2454.0168,-252.4133 2450.5169,-262.4133 2457.5169,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v -->
<g id="node28" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2961.0364,-252 2818.9972,-252 2818.9972,-248 2814.9972,-248 2814.9972,-244 2818.9972,-244 2818.9972,-224 2814.9972,-224 2814.9972,-220 2818.9972,-220 2818.9972,-216 2961.0364,-216 2961.0364,-252"/>
<polyline fill="none" stroke="#069302" points="2818.9972,-248 2822.9972,-248 2822.9972,-244 2818.9972,-244 "/>
<polyline fill="none" stroke="#069302" points="2818.9972,-224 2822.9972,-224 2822.9972,-220 2818.9972,-220 "/>
<text text-anchor="middle" x="2890.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_1g_rgmii.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v -->
<g id="edge32" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v</title>
<path fill="none" stroke="#000000" d="M2818.8744,-219.1882C2773.6146,-209.4715 2713.5745,-196.0435 2652.0785,-180.2022"/>
<polygon fill="#000000" stroke="#000000" points="2652.7567,-176.7624 2642.1983,-177.6393 2650.999,-183.5381 2652.7567,-176.7624"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v -->
<g id="node65" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3056.3526,-180 2953.681,-180 2953.681,-176 2949.681,-176 2949.681,-172 2953.681,-172 2953.681,-152 2949.681,-152 2949.681,-148 2953.681,-148 2953.681,-144 3056.3526,-144 3056.3526,-180"/>
<polyline fill="none" stroke="#069302" points="2953.681,-176 2957.681,-176 2957.681,-172 2953.681,-172 "/>
<polyline fill="none" stroke="#069302" points="2953.681,-152 2957.681,-152 2957.681,-148 2953.681,-148 "/>
<text text-anchor="middle" x="3005.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">rgmii_phy_if.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v -->
<g id="edge33" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v</title>
<path fill="none" stroke="#000000" d="M2919.0362,-215.8314C2933.7454,-206.6221 2951.7812,-195.3301 2967.529,-185.4706"/>
<polygon fill="#000000" stroke="#000000" points="2969.3882,-188.436 2976.0067,-180.1628 2965.6735,-182.5029 2969.3882,-188.436"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii_fifo.v -->
<g id="node29" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii_fifo.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2974.4901,-324 2805.5435,-324 2805.5435,-320 2801.5435,-320 2801.5435,-316 2805.5435,-316 2805.5435,-296 2801.5435,-296 2801.5435,-292 2805.5435,-292 2805.5435,-288 2974.4901,-288 2974.4901,-324"/>
<polyline fill="none" stroke="#069302" points="2805.5435,-320 2809.5435,-320 2809.5435,-316 2805.5435,-316 "/>
<polyline fill="none" stroke="#069302" points="2805.5435,-296 2809.5435,-296 2809.5435,-292 2805.5435,-292 "/>
<text text-anchor="middle" x="2890.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_1g_rgmii_fifo.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v -->
<g id="edge34" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g_rgmii.v</title>
<path fill="none" stroke="#000000" d="M2890.0168,-287.8314C2890.0168,-280.131 2890.0168,-270.9743 2890.0168,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="2893.5169,-262.4132 2890.0168,-252.4133 2886.5169,-262.4133 2893.5169,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v -->
<g id="node30" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2197.2456,-252 2090.788,-252 2090.788,-248 2086.788,-248 2086.788,-244 2090.788,-244 2090.788,-224 2086.788,-224 2086.788,-220 2090.788,-220 2090.788,-216 2197.2456,-216 2197.2456,-252"/>
<polyline fill="none" stroke="#069302" points="2090.788,-248 2094.788,-248 2094.788,-244 2090.788,-244 "/>
<polyline fill="none" stroke="#069302" points="2090.788,-224 2094.788,-224 2094.788,-220 2090.788,-220 "/>
<text text-anchor="middle" x="2144.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_mii.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v -->
<g id="edge35" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_1g.v</title>
<path fill="none" stroke="#000000" d="M2197.2606,-227.5644C2269.0275,-218.5762 2400.651,-200.985 2512.0168,-180 2517.0934,-179.0434 2522.3403,-177.9851 2527.601,-176.8748"/>
<polygon fill="#000000" stroke="#000000" points="2528.6611,-180.2264 2537.6935,-174.6885 2527.1791,-173.3851 2528.6611,-180.2264"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/mii_phy_if.v -->
<g id="node58" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/mii_phy_if.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1934.9089,-180 1845.1247,-180 1845.1247,-176 1841.1247,-176 1841.1247,-172 1845.1247,-172 1845.1247,-152 1841.1247,-152 1841.1247,-148 1845.1247,-148 1845.1247,-144 1934.9089,-144 1934.9089,-180"/>
<polyline fill="none" stroke="#069302" points="1845.1247,-176 1849.1247,-176 1849.1247,-172 1845.1247,-172 "/>
<polyline fill="none" stroke="#069302" points="1845.1247,-152 1849.1247,-152 1849.1247,-148 1845.1247,-148 "/>
<text text-anchor="middle" x="1890.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mii_phy_if.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/mii_phy_if.v -->
<g id="edge36" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/mii_phy_if.v</title>
<path fill="none" stroke="#000000" d="M2090.7701,-218.9064C2047.9884,-206.7793 1988.119,-189.8085 1944.9072,-177.5595"/>
<polygon fill="#000000" stroke="#000000" points="1945.704,-174.1475 1935.1285,-174.7876 1943.7949,-180.8822 1945.704,-174.1475"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii_fifo.v -->
<g id="node31" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii_fifo.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2210.1988,-324 2077.8348,-324 2077.8348,-320 2073.8348,-320 2073.8348,-316 2077.8348,-316 2077.8348,-296 2073.8348,-296 2073.8348,-292 2077.8348,-292 2077.8348,-288 2210.1988,-288 2210.1988,-324"/>
<polyline fill="none" stroke="#069302" points="2077.8348,-320 2081.8348,-320 2081.8348,-316 2077.8348,-316 "/>
<polyline fill="none" stroke="#069302" points="2077.8348,-296 2081.8348,-296 2081.8348,-292 2077.8348,-292 "/>
<text text-anchor="middle" x="2144.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_mii_fifo.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v -->
<g id="edge37" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_mii.v</title>
<path fill="none" stroke="#000000" d="M2144.0168,-287.8314C2144.0168,-280.131 2144.0168,-270.9743 2144.0168,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="2147.5169,-262.4132 2144.0168,-252.4133 2140.5169,-262.4133 2147.5169,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v -->
<g id="node32" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="789.0672,-252 646.9664,-252 646.9664,-248 642.9664,-248 642.9664,-244 646.9664,-244 646.9664,-224 642.9664,-224 642.9664,-220 646.9664,-220 646.9664,-216 789.0672,-216 789.0672,-252"/>
<polyline fill="none" stroke="#069302" points="646.9664,-248 650.9664,-248 650.9664,-244 646.9664,-244 "/>
<polyline fill="none" stroke="#069302" points="646.9664,-224 650.9664,-224 650.9664,-220 646.9664,-220 "/>
<text text-anchor="middle" x="718.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_phy_10g.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v -->
<g id="node34" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="486.0112,-180 324.0224,-180 324.0224,-176 320.0224,-176 320.0224,-172 324.0224,-172 324.0224,-152 320.0224,-152 320.0224,-148 324.0224,-148 324.0224,-144 486.0112,-144 486.0112,-180"/>
<polyline fill="none" stroke="#069302" points="324.0224,-176 328.0224,-176 328.0224,-172 324.0224,-172 "/>
<polyline fill="none" stroke="#069302" points="324.0224,-152 328.0224,-152 328.0224,-148 324.0224,-148 "/>
<text text-anchor="middle" x="405.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_phy_10g_rx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v -->
<g id="edge38" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v</title>
<path fill="none" stroke="#000000" d="M646.6006,-217.572C601.1095,-207.1076 541.8381,-193.4733 493.3899,-182.3286"/>
<polygon fill="#000000" stroke="#000000" points="494.0689,-178.8935 483.5387,-180.0626 492.4996,-185.7153 494.0689,-178.8935"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v -->
<g id="node35" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="815.2406,-180 654.793,-180 654.793,-176 650.793,-176 650.793,-172 654.793,-172 654.793,-152 650.793,-152 650.793,-148 654.793,-148 654.793,-144 815.2406,-144 815.2406,-180"/>
<polyline fill="none" stroke="#069302" points="654.793,-176 658.793,-176 658.793,-172 654.793,-172 "/>
<polyline fill="none" stroke="#069302" points="654.793,-152 658.793,-152 658.793,-148 654.793,-148 "/>
<text text-anchor="middle" x="735.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_phy_10g_tx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v -->
<g id="edge39" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v</title>
<path fill="none" stroke="#000000" d="M722.3066,-215.8314C724.1248,-208.131 726.2867,-198.9743 728.3073,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="731.7776,-190.95 730.6692,-180.4133 724.9649,-189.3414 731.7776,-190.95"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v -->
<g id="node33" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="972.0209,-324 804.0127,-324 804.0127,-320 800.0127,-320 800.0127,-316 804.0127,-316 804.0127,-296 800.0127,-296 800.0127,-292 804.0127,-292 804.0127,-288 972.0209,-288 972.0209,-324"/>
<polyline fill="none" stroke="#069302" points="804.0127,-320 808.0127,-320 808.0127,-316 804.0127,-316 "/>
<polyline fill="none" stroke="#069302" points="804.0127,-296 808.0127,-296 808.0127,-292 804.0127,-292 "/>
<text text-anchor="middle" x="888.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mac_phy_10g_fifo.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v -->
<g id="edge41" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g.v</title>
<path fill="none" stroke="#000000" d="M845.1186,-287.8314C822.2811,-278.159 794.0188,-266.1891 769.9481,-255.9944"/>
<polygon fill="#000000" stroke="#000000" points="771.1797,-252.7151 760.6065,-252.038 768.4497,-259.1608 771.1797,-252.7151"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock_cdc.v -->
<g id="edge40" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock_cdc.v</title>
<path fill="none" stroke="#000000" d="M915.5221,-287.8314C929.3348,-278.7074 946.2424,-267.539 961.0697,-257.7449"/>
<polygon fill="#000000" stroke="#000000" points="963.1054,-260.5949 969.5203,-252.1628 959.2472,-254.7541 963.1054,-260.5949"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_tag_insert.v -->
<g id="edge42" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_tag_insert.v</title>
<path fill="none" stroke="#000000" d="M949.0223,-287.9243C983.8476,-277.6057 1027.5751,-264.6494 1063.4393,-254.023"/>
<polygon fill="#000000" stroke="#000000" points="1064.7387,-257.2884 1073.3323,-251.0917 1062.75,-250.5769 1064.7387,-257.2884"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_ts_extract.v -->
<g id="edge43" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_fifo.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_ts_extract.v</title>
<path fill="none" stroke="#000000" d="M881.9606,-287.8314C879.3656,-280.0463 876.2744,-270.7729 873.395,-262.1347"/>
<polygon fill="#000000" stroke="#000000" points="876.6373,-260.7933 870.1546,-252.4133 869.9965,-263.0069 876.6373,-260.7933"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_rx_64.v -->
<g id="edge44" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_rx_64.v</title>
<path fill="none" stroke="#000000" d="M404.5121,-143.8314C404.2982,-136.131 404.0439,-126.9743 403.8062,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="407.3047,-118.3122 403.5283,-108.4133 400.3074,-118.5066 407.3047,-118.3122"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v -->
<g id="node41" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="316.0644,-108 173.9692,-108 173.9692,-104 169.9692,-104 169.9692,-100 173.9692,-100 173.9692,-80 169.9692,-80 169.9692,-76 173.9692,-76 173.9692,-72 316.0644,-72 316.0644,-108"/>
<polyline fill="none" stroke="#069302" points="173.9692,-104 177.9692,-104 177.9692,-100 173.9692,-100 "/>
<polyline fill="none" stroke="#069302" points="173.9692,-80 177.9692,-80 177.9692,-76 173.9692,-76 "/>
<text text-anchor="middle" x="245.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_phy_10g_rx_if.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v -->
<g id="edge45" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v</title>
<path fill="none" stroke="#000000" d="M364.642,-143.8314C343.3381,-134.2446 317.0185,-122.4008 294.4957,-112.2655"/>
<polygon fill="#000000" stroke="#000000" points="295.6567,-108.95 285.1012,-108.038 292.7842,-115.3334 295.6567,-108.95"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_tx_64.v -->
<g id="edge46" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/axis_baser_tx_64.v</title>
<path fill="none" stroke="#000000" d="M774.6345,-143.8314C795.539,-134.2446 821.3651,-122.4008 843.4656,-112.2655"/>
<polygon fill="#000000" stroke="#000000" points="845.0532,-115.388 852.684,-108.038 842.1352,-109.0252 845.0532,-115.388"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v -->
<g id="node43" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="805.7947,-108 664.2389,-108 664.2389,-104 660.2389,-104 660.2389,-100 664.2389,-100 664.2389,-80 660.2389,-80 660.2389,-76 664.2389,-76 664.2389,-72 805.7947,-72 805.7947,-108"/>
<polyline fill="none" stroke="#069302" points="664.2389,-104 668.2389,-104 668.2389,-100 664.2389,-100 "/>
<polyline fill="none" stroke="#069302" points="664.2389,-80 668.2389,-80 668.2389,-76 664.2389,-76 "/>
<text text-anchor="middle" x="735.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_phy_10g_tx_if.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v -->
<g id="edge47" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mac_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v</title>
<path fill="none" stroke="#000000" d="M735.0168,-143.8314C735.0168,-136.131 735.0168,-126.9743 735.0168,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="738.5169,-118.4132 735.0168,-108.4133 731.5169,-118.4133 738.5169,-118.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mux.v -->
<g id="node36" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_mux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4353.0901,-324 4272.9435,-324 4272.9435,-320 4268.9435,-320 4268.9435,-316 4272.9435,-316 4272.9435,-296 4268.9435,-296 4268.9435,-292 4272.9435,-292 4272.9435,-288 4353.0901,-288 4353.0901,-324"/>
<polyline fill="none" stroke="#069302" points="4272.9435,-320 4276.9435,-320 4276.9435,-316 4272.9435,-316 "/>
<polyline fill="none" stroke="#069302" points="4272.9435,-296 4276.9435,-296 4276.9435,-292 4272.9435,-292 "/>
<text text-anchor="middle" x="4313.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_mux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g.v -->
<g id="node37" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="459.8415,-252 352.1921,-252 352.1921,-248 348.1921,-248 348.1921,-244 352.1921,-244 352.1921,-224 348.1921,-224 348.1921,-220 352.1921,-220 352.1921,-216 459.8415,-216 459.8415,-252"/>
<polyline fill="none" stroke="#069302" points="352.1921,-248 356.1921,-248 356.1921,-244 352.1921,-244 "/>
<polyline fill="none" stroke="#069302" points="352.1921,-224 356.1921,-224 356.1921,-220 352.1921,-220 "/>
<text text-anchor="middle" x="406.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_phy_10g.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v -->
<g id="node38" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="306.7849,-180 179.2487,-180 179.2487,-176 175.2487,-176 175.2487,-172 179.2487,-172 179.2487,-152 175.2487,-152 175.2487,-148 179.2487,-148 179.2487,-144 306.7849,-144 306.7849,-180"/>
<polyline fill="none" stroke="#069302" points="179.2487,-176 183.2487,-176 183.2487,-172 179.2487,-172 "/>
<polyline fill="none" stroke="#069302" points="179.2487,-152 183.2487,-152 183.2487,-148 179.2487,-148 "/>
<text text-anchor="middle" x="243.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_phy_10g_rx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v -->
<g id="edge48" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v</title>
<path fill="none" stroke="#000000" d="M364.885,-215.8314C343.0847,-206.2018 316.129,-194.295 293.1164,-184.1299"/>
<polygon fill="#000000" stroke="#000000" points="294.4144,-180.877 283.8528,-180.038 291.586,-187.2802 294.4144,-180.877"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v -->
<g id="node42" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="631.5156,-180 504.518,-180 504.518,-176 500.518,-176 500.518,-172 504.518,-172 504.518,-152 500.518,-152 500.518,-148 504.518,-148 504.518,-144 631.5156,-144 631.5156,-180"/>
<polyline fill="none" stroke="#069302" points="504.518,-176 508.518,-176 508.518,-172 504.518,-172 "/>
<polyline fill="none" stroke="#069302" points="504.518,-152 508.518,-152 508.518,-148 504.518,-148 "/>
<text text-anchor="middle" x="568.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_phy_10g_tx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v -->
<g id="edge49" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v</title>
<path fill="none" stroke="#000000" d="M446.8962,-215.8314C468.5628,-206.2018 495.3531,-194.295 518.2246,-184.1299"/>
<polygon fill="#000000" stroke="#000000" points="519.7147,-187.2978 527.4313,-180.038 516.8717,-180.9011 519.7147,-187.2978"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v -->
<g id="edge51" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v</title>
<path fill="none" stroke="#000000" d="M243.5215,-143.8314C243.7354,-136.131 243.9897,-126.9743 244.2274,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="247.7262,-118.5066 244.5053,-108.4133 240.7289,-118.3122 247.7262,-118.5066"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_dec_64.v -->
<g id="node87" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_dec_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="156.0504,-108 -.0168,-108 -.0168,-104 -4.0168,-104 -4.0168,-100 -.0168,-100 -.0168,-80 -4.0168,-80 -4.0168,-76 -.0168,-76 -.0168,-72 156.0504,-72 156.0504,-108"/>
<polyline fill="none" stroke="#069302" points="-.0168,-104 3.9832,-104 3.9832,-100 -.0168,-100 "/>
<polyline fill="none" stroke="#069302" points="-.0168,-80 3.9832,-80 3.9832,-76 -.0168,-76 "/>
<text text-anchor="middle" x="78.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xgmii_baser_dec_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_dec_64.v -->
<g id="edge50" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_dec_64.v</title>
<path fill="none" stroke="#000000" d="M201.3803,-143.8314C179.3126,-134.2018 152.0261,-122.295 128.7311,-112.1299"/>
<polygon fill="#000000" stroke="#000000" points="129.9191,-108.8296 119.3539,-108.038 127.1194,-115.2454 129.9191,-108.8296"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_ber_mon.v -->
<g id="node39" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_ber_mon.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="449.3016,-36 258.732,-36 258.732,-32 254.732,-32 254.732,-28 258.732,-28 258.732,-8 254.732,-8 254.732,-4 258.732,-4 258.732,0 449.3016,0 449.3016,-36"/>
<polyline fill="none" stroke="#069302" points="258.732,-32 262.732,-32 262.732,-28 258.732,-28 "/>
<polyline fill="none" stroke="#069302" points="258.732,-8 262.732,-8 262.732,-4 258.732,-4 "/>
<text text-anchor="middle" x="354.0168" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_phy_10g_rx_ber_mon.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_frame_sync.v -->
<g id="node40" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_frame_sync.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="240.9098,-36 33.1238,-36 33.1238,-32 29.1238,-32 29.1238,-28 33.1238,-28 33.1238,-8 29.1238,-8 29.1238,-4 33.1238,-4 33.1238,0 240.9098,0 240.9098,-36"/>
<polyline fill="none" stroke="#069302" points="33.1238,-32 37.1238,-32 37.1238,-28 33.1238,-28 "/>
<polyline fill="none" stroke="#069302" points="33.1238,-8 37.1238,-8 37.1238,-4 33.1238,-4 "/>
<text text-anchor="middle" x="137.0168" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">eth_phy_10g_rx_frame_sync.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_ber_mon.v -->
<g id="edge54" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_ber_mon.v</title>
<path fill="none" stroke="#000000" d="M272.5221,-71.8314C286.3348,-62.7074 303.2424,-51.539 318.0697,-41.7449"/>
<polygon fill="#000000" stroke="#000000" points="320.1054,-44.5949 326.5203,-36.1628 316.2472,-38.7541 320.1054,-44.5949"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_frame_sync.v -->
<g id="edge53" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_frame_sync.v</title>
<path fill="none" stroke="#000000" d="M217.7638,-71.8314C204.0779,-62.7074 187.3253,-51.539 172.6341,-41.7449"/>
<polygon fill="#000000" stroke="#000000" points="174.523,-38.7977 164.261,-36.1628 170.6401,-44.6221 174.523,-38.7977"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge52" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_rx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M316.4316,-73.2631C319.3242,-72.7973 322.1941,-72.3729 325.0168,-72 579.8582,-38.3366 1406.8906,-21.9452 1592.7174,-18.6364"/>
<polygon fill="#000000" stroke="#000000" points="1592.8691,-22.1343 1602.8058,-18.4584 1592.7456,-15.1354 1592.8691,-22.1343"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v -->
<g id="edge55" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v</title>
<path fill="none" stroke="#000000" d="M610.158,-143.8314C632.4932,-134.2018 660.1104,-122.295 683.6878,-112.1299"/>
<polygon fill="#000000" stroke="#000000" points="685.3815,-115.2112 693.1787,-108.038 682.6101,-108.7831 685.3815,-115.2112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_enc_64.v -->
<g id="node88" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_enc_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="646.0504,-108 489.9832,-108 489.9832,-104 485.9832,-104 485.9832,-100 489.9832,-100 489.9832,-80 485.9832,-80 485.9832,-76 489.9832,-76 489.9832,-72 646.0504,-72 646.0504,-108"/>
<polyline fill="none" stroke="#069302" points="489.9832,-104 493.9832,-104 493.9832,-100 489.9832,-100 "/>
<polyline fill="none" stroke="#069302" points="489.9832,-80 493.9832,-80 493.9832,-76 489.9832,-76 "/>
<text text-anchor="middle" x="568.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xgmii_baser_enc_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_enc_64.v -->
<g id="edge56" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_baser_enc_64.v</title>
<path fill="none" stroke="#000000" d="M568.0168,-143.8314C568.0168,-136.131 568.0168,-126.9743 568.0168,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="571.5169,-118.4132 568.0168,-108.4133 564.5169,-118.4133 571.5169,-118.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v -->
<g id="edge57" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_phy_10g_tx_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/lfsr.v</title>
<path fill="none" stroke="#000000" d="M806.0104,-73.4261C809.0464,-72.9073 812.058,-72.4282 815.0168,-72 1112.7188,-28.9118 1476.648,-20.1541 1592.6422,-18.4178"/>
<polygon fill="#000000" stroke="#000000" points="1592.8217,-21.9158 1602.7713,-18.2749 1592.7228,-14.9165 1592.8217,-21.9158"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v -->
<g id="node70" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1686.6947,-108 1589.3389,-108 1589.3389,-104 1585.3389,-104 1585.3389,-100 1589.3389,-100 1589.3389,-80 1585.3389,-80 1585.3389,-76 1589.3389,-76 1589.3389,-72 1686.6947,-72 1686.6947,-108"/>
<polyline fill="none" stroke="#069302" points="1589.3389,-104 1593.3389,-104 1593.3389,-100 1589.3389,-100 "/>
<polyline fill="none" stroke="#069302" points="1589.3389,-80 1593.3389,-80 1593.3389,-76 1589.3389,-76 "/>
<text text-anchor="middle" x="1638.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_sdr_in.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v -->
<g id="edge59" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v</title>
<path fill="none" stroke="#000000" d="M2405.1826,-159.9893C2263.3128,-153.9211 1852.0079,-134.6649 1697.1283,-107.8834"/>
<polygon fill="#000000" stroke="#000000" points="1697.3284,-104.3628 1686.8648,-106.0255 1696.0814,-111.2509 1697.3284,-104.3628"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v -->
<g id="node72" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2888.2611,-108 2781.7725,-108 2781.7725,-104 2777.7725,-104 2777.7725,-100 2781.7725,-100 2781.7725,-80 2777.7725,-80 2777.7725,-76 2781.7725,-76 2781.7725,-72 2888.2611,-72 2888.2611,-108"/>
<polyline fill="none" stroke="#069302" points="2781.7725,-104 2785.7725,-104 2785.7725,-100 2781.7725,-100 "/>
<polyline fill="none" stroke="#069302" points="2781.7725,-80 2785.7725,-80 2785.7725,-76 2781.7725,-76 "/>
<text text-anchor="middle" x="2835.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_sdr_out.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v -->
<g id="edge58" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/gmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v</title>
<path fill="none" stroke="#000000" d="M2502.6959,-149.6516C2511.4301,-147.6262 2520.4712,-145.6525 2529.0168,-144 2633.4884,-123.7981 2664.1287,-130.8828 2771.7424,-108.1224"/>
<polygon fill="#000000" stroke="#000000" points="2772.6613,-111.5048 2781.7006,-105.9785 2771.1879,-104.6616 2772.6613,-111.5048"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/iddr.v -->
<g id="node45" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/iddr.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2982.0168,-36 2928.0168,-36 2928.0168,-32 2924.0168,-32 2924.0168,-28 2928.0168,-28 2928.0168,-8 2924.0168,-8 2924.0168,-4 2928.0168,-4 2928.0168,0 2982.0168,0 2982.0168,-36"/>
<polyline fill="none" stroke="#069302" points="2928.0168,-32 2932.0168,-32 2932.0168,-28 2928.0168,-28 "/>
<polyline fill="none" stroke="#069302" points="2928.0168,-8 2932.0168,-8 2932.0168,-4 2928.0168,-4 "/>
<text text-anchor="middle" x="2955.0168" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">iddr.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v -->
<g id="node46" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4016.0168,-180 3962.0168,-180 3962.0168,-176 3958.0168,-176 3958.0168,-172 3962.0168,-172 3962.0168,-152 3958.0168,-152 3958.0168,-148 3962.0168,-148 3962.0168,-144 4016.0168,-144 4016.0168,-180"/>
<polyline fill="none" stroke="#069302" points="3962.0168,-176 3966.0168,-176 3966.0168,-172 3962.0168,-172 "/>
<polyline fill="none" stroke="#069302" points="3962.0168,-152 3966.0168,-152 3966.0168,-148 3962.0168,-148 "/>
<text text-anchor="middle" x="3989.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx.v -->
<g id="node52" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4134.4795,-108 4049.5541,-108 4049.5541,-104 4045.5541,-104 4045.5541,-100 4049.5541,-100 4049.5541,-80 4045.5541,-80 4045.5541,-76 4049.5541,-76 4049.5541,-72 4134.4795,-72 4134.4795,-108"/>
<polyline fill="none" stroke="#069302" points="4049.5541,-104 4053.5541,-104 4053.5541,-100 4049.5541,-100 "/>
<polyline fill="none" stroke="#069302" points="4049.5541,-80 4053.5541,-80 4053.5541,-76 4049.5541,-76 "/>
<text text-anchor="middle" x="4092.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_eth_rx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx.v -->
<g id="edge61" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx.v</title>
<path fill="none" stroke="#000000" d="M4015.008,-143.8314C4027.9384,-134.7927 4043.739,-123.7476 4057.6551,-114.0198"/>
<polygon fill="#000000" stroke="#000000" points="4059.8431,-116.7608 4066.0339,-108.1628 4055.8325,-111.0235 4059.8431,-116.7608"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx.v -->
<g id="node54" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4031.7088,-108 3948.3248,-108 3948.3248,-104 3944.3248,-104 3944.3248,-100 3948.3248,-100 3948.3248,-80 3944.3248,-80 3944.3248,-76 3948.3248,-76 3948.3248,-72 4031.7088,-72 4031.7088,-108"/>
<polyline fill="none" stroke="#069302" points="3948.3248,-104 3952.3248,-104 3952.3248,-100 3948.3248,-100 "/>
<polyline fill="none" stroke="#069302" points="3948.3248,-80 3952.3248,-80 3952.3248,-76 3948.3248,-76 "/>
<text text-anchor="middle" x="3990.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_eth_tx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx.v -->
<g id="edge60" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx.v</title>
<path fill="none" stroke="#000000" d="M3989.2691,-143.8314C3989.3761,-136.131 3989.5033,-126.9743 3989.6221,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="3993.1217,-118.4609 3989.7611,-108.4133 3986.1224,-118.3637 3993.1217,-118.4609"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v -->
<g id="node47" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3587.6445,-180 3526.3891,-180 3526.3891,-176 3522.3891,-176 3522.3891,-172 3526.3891,-172 3526.3891,-152 3522.3891,-152 3522.3891,-148 3526.3891,-148 3526.3891,-144 3587.6445,-144 3587.6445,-180"/>
<polyline fill="none" stroke="#069302" points="3526.3891,-176 3530.3891,-176 3530.3891,-172 3526.3891,-172 "/>
<polyline fill="none" stroke="#069302" points="3526.3891,-152 3530.3891,-152 3530.3891,-148 3526.3891,-148 "/>
<text text-anchor="middle" x="3557.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx_64.v -->
<g id="node53" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3347.8262,-108 3240.2074,-108 3240.2074,-104 3236.2074,-104 3236.2074,-100 3240.2074,-100 3240.2074,-80 3236.2074,-80 3236.2074,-76 3240.2074,-76 3240.2074,-72 3347.8262,-72 3347.8262,-108"/>
<polyline fill="none" stroke="#069302" points="3240.2074,-104 3244.2074,-104 3244.2074,-100 3240.2074,-100 "/>
<polyline fill="none" stroke="#069302" points="3240.2074,-80 3244.2074,-80 3244.2074,-76 3240.2074,-76 "/>
<text text-anchor="middle" x="3294.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_eth_rx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx_64.v -->
<g id="edge62" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_rx_64.v</title>
<path fill="none" stroke="#000000" d="M3526.1806,-147.0437C3523.4488,-145.9401 3520.7017,-144.9063 3518.0168,-144 3451.137,-121.4249 3429.3359,-125.8404 3357.9825,-108.3975"/>
<polygon fill="#000000" stroke="#000000" points="3358.6144,-104.9476 3348.0634,-105.9114 3356.9125,-111.7376 3358.6144,-104.9476"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx_64.v -->
<g id="node55" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3472.556,-108 3365.4776,-108 3365.4776,-104 3361.4776,-104 3361.4776,-100 3365.4776,-100 3365.4776,-80 3361.4776,-80 3361.4776,-76 3365.4776,-76 3365.4776,-72 3472.556,-72 3472.556,-108"/>
<polyline fill="none" stroke="#069302" points="3365.4776,-104 3369.4776,-104 3369.4776,-100 3365.4776,-100 "/>
<polyline fill="none" stroke="#069302" points="3365.4776,-80 3369.4776,-80 3369.4776,-76 3365.4776,-76 "/>
<text text-anchor="middle" x="3419.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_eth_tx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx_64.v -->
<g id="edge63" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_eth_tx_64.v</title>
<path fill="none" stroke="#000000" d="M3526.3901,-146.0209C3507.7142,-136.2769 3483.5388,-123.6637 3462.8575,-112.8734"/>
<polygon fill="#000000" stroke="#000000" points="3464.4196,-109.7407 3453.9348,-108.2181 3461.1816,-115.9468 3464.4196,-109.7407"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_arb_mux.v -->
<g id="node48" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_arb_mux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3782.0308,-252 3682.0028,-252 3682.0028,-248 3678.0028,-248 3678.0028,-244 3682.0028,-244 3682.0028,-224 3678.0028,-224 3678.0028,-220 3682.0028,-220 3682.0028,-216 3782.0308,-216 3782.0308,-252"/>
<polyline fill="none" stroke="#069302" points="3682.0028,-248 3686.0028,-248 3686.0028,-244 3682.0028,-244 "/>
<polyline fill="none" stroke="#069302" points="3682.0028,-224 3686.0028,-224 3686.0028,-220 3682.0028,-220 "/>
<text text-anchor="middle" x="3732.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_arb_mux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v -->
<g id="node49" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3902.368,-252 3799.6656,-252 3799.6656,-248 3795.6656,-248 3795.6656,-244 3799.6656,-244 3799.6656,-224 3795.6656,-224 3795.6656,-220 3799.6656,-220 3799.6656,-216 3902.368,-216 3902.368,-252"/>
<polyline fill="none" stroke="#069302" points="3799.6656,-248 3803.6656,-248 3803.6656,-244 3799.6656,-244 "/>
<polyline fill="none" stroke="#069302" points="3799.6656,-224 3803.6656,-224 3803.6656,-220 3799.6656,-220 "/>
<text text-anchor="middle" x="3851.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_complete.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v -->
<g id="edge65" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v</title>
<path fill="none" stroke="#000000" d="M3827.8013,-215.8314C3816.4698,-206.9632 3802.6704,-196.1637 3790.4141,-186.5718"/>
<polygon fill="#000000" stroke="#000000" points="3792.257,-183.5697 3782.2249,-180.1628 3787.9428,-189.0822 3792.257,-183.5697"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_arb_mux.v -->
<g id="edge64" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_arb_mux.v</title>
<path fill="none" stroke="#000000" d="M3802.8194,-215.8314C3776.8202,-206.0306 3744.5632,-193.8709 3717.2887,-183.5894"/>
<polygon fill="#000000" stroke="#000000" points="3718.4594,-180.2904 3707.8676,-180.038 3715.9902,-186.8404 3718.4594,-180.2904"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v -->
<g id="edge66" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip.v</title>
<path fill="none" stroke="#000000" d="M3885.84,-215.8314C3906.1971,-205.2103 3931.864,-191.8188 3952.5049,-181.0497"/>
<polygon fill="#000000" stroke="#000000" points="3954.3509,-184.0343 3961.5978,-176.3056 3951.1129,-177.8282 3954.3509,-184.0343"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v -->
<g id="node50" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3663.7156,-252 3538.318,-252 3538.318,-248 3534.318,-248 3534.318,-244 3538.318,-244 3538.318,-224 3534.318,-224 3534.318,-220 3538.318,-220 3538.318,-216 3663.7156,-216 3663.7156,-252"/>
<polyline fill="none" stroke="#069302" points="3538.318,-248 3542.318,-248 3542.318,-244 3538.318,-244 "/>
<polyline fill="none" stroke="#069302" points="3538.318,-224 3542.318,-224 3542.318,-220 3538.318,-220 "/>
<text text-anchor="middle" x="3601.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_complete_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v -->
<g id="edge68" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/arp.v</title>
<path fill="none" stroke="#000000" d="M3643.0205,-215.9877C3664.5243,-206.6346 3691.2804,-194.7969 3722.5615,-180.1276"/>
<polygon fill="#000000" stroke="#000000" points="3724.4025,-183.1293 3731.9565,-175.7004 3721.4186,-176.7971 3724.4025,-183.1293"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_arb_mux.v -->
<g id="edge67" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/eth_arb_mux.v</title>
<path fill="none" stroke="#000000" d="M3615.905,-215.8314C3622.7698,-207.454 3631.0469,-197.3531 3638.5679,-188.1749"/>
<polygon fill="#000000" stroke="#000000" points="3641.2971,-190.3665 3644.9282,-180.4133 3635.8827,-185.9297 3641.2971,-190.3665"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v -->
<g id="edge69" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_64.v</title>
<path fill="none" stroke="#000000" d="M3589.9137,-215.8314C3584.9494,-207.7079 3578.9946,-197.9637 3573.524,-189.0118"/>
<polygon fill="#000000" stroke="#000000" points="3576.4704,-187.121 3568.2694,-180.4133 3570.4974,-190.7712 3576.4704,-187.121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_demux.v -->
<g id="node51" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_demux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4458.5886,-324 4371.445,-324 4371.445,-320 4367.445,-320 4367.445,-316 4371.445,-316 4371.445,-296 4367.445,-296 4367.445,-292 4371.445,-292 4371.445,-288 4458.5886,-288 4458.5886,-324"/>
<polyline fill="none" stroke="#069302" points="4371.445,-320 4375.445,-320 4375.445,-316 4371.445,-316 "/>
<polyline fill="none" stroke="#069302" points="4371.445,-296 4375.445,-296 4375.445,-292 4371.445,-292 "/>
<text text-anchor="middle" x="4415.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_demux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_mux.v -->
<g id="node56" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_mux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4549.0224,-324 4477.0112,-324 4477.0112,-320 4473.0112,-320 4473.0112,-316 4477.0112,-316 4477.0112,-296 4473.0112,-296 4473.0112,-292 4477.0112,-292 4477.0112,-288 4549.0224,-288 4549.0224,-324"/>
<polyline fill="none" stroke="#069302" points="4477.0112,-320 4481.0112,-320 4481.0112,-316 4477.0112,-316 "/>
<polyline fill="none" stroke="#069302" points="4477.0112,-296 4481.0112,-296 4481.0112,-292 4477.0112,-292 "/>
<text text-anchor="middle" x="4513.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ip_mux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/mii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v -->
<g id="edge70" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/mii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v</title>
<path fill="none" stroke="#000000" d="M1844.8297,-149.8267C1807.5969,-139.7051 1753.1817,-124.7046 1696.5648,-108.1219"/>
<polygon fill="#000000" stroke="#000000" points="1697.3007,-104.6902 1686.7195,-105.2286 1695.327,-111.4062 1697.3007,-104.6902"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v -->
<g id="node59" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3059.4159,-36 3004.6177,-36 3004.6177,-32 3000.6177,-32 3000.6177,-28 3004.6177,-28 3004.6177,-8 3000.6177,-8 3000.6177,-4 3004.6177,-4 3004.6177,0 3059.4159,0 3059.4159,-36"/>
<polyline fill="none" stroke="#069302" points="3004.6177,-32 3008.6177,-32 3008.6177,-28 3004.6177,-28 "/>
<polyline fill="none" stroke="#069302" points="3004.6177,-8 3008.6177,-8 3008.6177,-4 3004.6177,-4 "/>
<text text-anchor="middle" x="3032.0168" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">oddr.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock.v -->
<g id="node60" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_clock.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4653.035,-324 4566.9986,-324 4566.9986,-320 4562.9986,-320 4562.9986,-316 4566.9986,-316 4566.9986,-296 4562.9986,-296 4562.9986,-292 4566.9986,-292 4566.9986,-288 4653.035,-288 4653.035,-324"/>
<polyline fill="none" stroke="#069302" points="4566.9986,-320 4570.9986,-320 4570.9986,-316 4566.9986,-316 "/>
<polyline fill="none" stroke="#069302" points="4566.9986,-296 4570.9986,-296 4570.9986,-292 4566.9986,-292 "/>
<text text-anchor="middle" x="4610.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ptp_clock.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_perout.v -->
<g id="node62" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ptp_perout.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4764.8276,-324 4671.206,-324 4671.206,-320 4667.206,-320 4667.206,-316 4671.206,-316 4671.206,-296 4667.206,-296 4667.206,-292 4671.206,-292 4671.206,-288 4764.8276,-288 4764.8276,-324"/>
<polyline fill="none" stroke="#069302" points="4671.206,-320 4675.206,-320 4675.206,-316 4671.206,-316 "/>
<polyline fill="none" stroke="#069302" points="4671.206,-296 4675.206,-296 4675.206,-292 4671.206,-292 "/>
<text text-anchor="middle" x="4718.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ptp_perout.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v -->
<g id="edge71" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v</title>
<path fill="none" stroke="#000000" d="M3008.4364,-143.7623C3013.0619,-119.0928 3021.3556,-74.8598 3026.7718,-45.9731"/>
<polygon fill="#000000" stroke="#000000" points="3030.2221,-46.5634 3028.625,-36.0896 3023.342,-45.2733 3030.2221,-46.5634"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v -->
<g id="node66" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3004.4779,-108 2905.5557,-108 2905.5557,-104 2901.5557,-104 2901.5557,-100 2905.5557,-100 2905.5557,-80 2901.5557,-80 2901.5557,-76 2905.5557,-76 2905.5557,-72 3004.4779,-72 3004.4779,-108"/>
<polyline fill="none" stroke="#069302" points="2905.5557,-104 2909.5557,-104 2909.5557,-100 2905.5557,-100 "/>
<polyline fill="none" stroke="#069302" points="2905.5557,-80 2909.5557,-80 2909.5557,-76 2905.5557,-76 "/>
<text text-anchor="middle" x="2955.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_ddr_in.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v -->
<g id="edge72" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/rgmii_phy_if.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v</title>
<path fill="none" stroke="#000000" d="M2992.3997,-143.8314C2986.6996,-135.6232 2979.8505,-125.7606 2973.5809,-116.7323"/>
<polygon fill="#000000" stroke="#000000" points="2976.3826,-114.6306 2967.8038,-108.4133 2970.633,-118.6234 2976.3826,-114.6306"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/iddr.v -->
<g id="edge73" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/iddr.v</title>
<path fill="none" stroke="#000000" d="M2955.0168,-71.8314C2955.0168,-64.131 2955.0168,-54.9743 2955.0168,-46.4166"/>
<polygon fill="#000000" stroke="#000000" points="2958.5169,-46.4132 2955.0168,-36.4133 2951.5169,-46.4133 2958.5169,-46.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in_diff.v -->
<g id="node67" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in_diff.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2935.4298,-180 2810.6038,-180 2810.6038,-176 2806.6038,-176 2806.6038,-172 2810.6038,-172 2810.6038,-152 2806.6038,-152 2806.6038,-148 2810.6038,-148 2810.6038,-144 2935.4298,-144 2935.4298,-180"/>
<polyline fill="none" stroke="#069302" points="2810.6038,-176 2814.6038,-176 2814.6038,-172 2810.6038,-172 "/>
<polyline fill="none" stroke="#069302" points="2810.6038,-152 2814.6038,-152 2814.6038,-148 2810.6038,-148 "/>
<text text-anchor="middle" x="2873.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_ddr_in_diff.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v -->
<g id="edge74" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_in.v</title>
<path fill="none" stroke="#000000" d="M2893.7089,-143.8314C2903.7116,-135.0485 2915.8718,-124.3712 2926.7167,-114.8489"/>
<polygon fill="#000000" stroke="#000000" points="2929.1262,-117.3909 2934.3314,-108.1628 2924.5076,-112.1308 2929.1262,-117.3909"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out.v -->
<g id="node68" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3930.5434,-108 3823.4902,-108 3823.4902,-104 3819.4902,-104 3819.4902,-100 3823.4902,-100 3823.4902,-80 3819.4902,-80 3819.4902,-76 3823.4902,-76 3823.4902,-72 3930.5434,-72 3930.5434,-108"/>
<polyline fill="none" stroke="#069302" points="3823.4902,-104 3827.4902,-104 3827.4902,-100 3823.4902,-100 "/>
<polyline fill="none" stroke="#069302" points="3823.4902,-80 3827.4902,-80 3827.4902,-76 3823.4902,-76 "/>
<text text-anchor="middle" x="3877.0168" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_ddr_out.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v -->
<g id="edge75" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v</title>
<path fill="none" stroke="#000000" d="M3823.4143,-73.6779C3820.5871,-73.0556 3817.7757,-72.4898 3815.0168,-72 3669.0434,-46.0844 3205.4791,-25.2092 3069.7182,-19.5307"/>
<polygon fill="#000000" stroke="#000000" points="3069.5592,-16.0212 3059.4225,-19.103 3069.2686,-23.0151 3069.5592,-16.0212"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out_diff.v -->
<g id="node69" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out_diff.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3943.9973,-180 3810.0363,-180 3810.0363,-176 3806.0363,-176 3806.0363,-172 3810.0363,-172 3810.0363,-152 3806.0363,-152 3806.0363,-148 3810.0363,-148 3810.0363,-144 3943.9973,-144 3943.9973,-180"/>
<polyline fill="none" stroke="#069302" points="3810.0363,-176 3814.0363,-176 3814.0363,-172 3810.0363,-172 "/>
<polyline fill="none" stroke="#069302" points="3810.0363,-152 3814.0363,-152 3814.0363,-148 3810.0363,-148 "/>
<text text-anchor="middle" x="3877.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_ddr_out_diff.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out.v -->
<g id="edge76" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_ddr_out.v</title>
<path fill="none" stroke="#000000" d="M3877.0168,-143.8314C3877.0168,-136.131 3877.0168,-126.9743 3877.0168,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="3880.5169,-118.4132 3877.0168,-108.4133 3873.5169,-118.4133 3880.5169,-118.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in_diff.v -->
<g id="node71" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in_diff.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1700.1473,-180 1575.8863,-180 1575.8863,-176 1571.8863,-176 1571.8863,-172 1575.8863,-172 1575.8863,-152 1571.8863,-152 1571.8863,-148 1575.8863,-148 1575.8863,-144 1700.1473,-144 1700.1473,-180"/>
<polyline fill="none" stroke="#069302" points="1575.8863,-176 1579.8863,-176 1579.8863,-172 1575.8863,-172 "/>
<polyline fill="none" stroke="#069302" points="1575.8863,-152 1579.8863,-152 1579.8863,-148 1575.8863,-148 "/>
<text text-anchor="middle" x="1638.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_sdr_in_diff.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v -->
<g id="edge77" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_in.v</title>
<path fill="none" stroke="#000000" d="M1638.0168,-143.8314C1638.0168,-136.131 1638.0168,-126.9743 1638.0168,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="1641.5169,-118.4132 1638.0168,-108.4133 1634.5169,-118.4133 1641.5169,-118.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v -->
<g id="edge78" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/oddr.v</title>
<path fill="none" stroke="#000000" d="M2888.4741,-72.6799C2918.7741,-62.5679 2957.261,-49.2274 2991.0168,-36 2992.2382,-35.5214 2993.4767,-35.0277 2994.7248,-34.5229"/>
<polygon fill="#000000" stroke="#000000" points="2996.4737,-37.5857 3004.3546,-30.5046 2993.778,-31.1255 2996.4737,-37.5857"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out_diff.v -->
<g id="node73" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out_diff.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2792.2141,-180 2659.8195,-180 2659.8195,-176 2655.8195,-176 2655.8195,-172 2659.8195,-172 2659.8195,-152 2655.8195,-152 2655.8195,-148 2659.8195,-148 2659.8195,-144 2792.2141,-144 2792.2141,-180"/>
<polyline fill="none" stroke="#069302" points="2659.8195,-176 2663.8195,-176 2663.8195,-172 2659.8195,-172 "/>
<polyline fill="none" stroke="#069302" points="2659.8195,-152 2663.8195,-152 2663.8195,-148 2659.8195,-148 "/>
<text text-anchor="middle" x="2726.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ssio_sdr_out_diff.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v -->
<g id="edge79" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out_diff.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ssio_sdr_out.v</title>
<path fill="none" stroke="#000000" d="M2753.5221,-143.8314C2767.3348,-134.7074 2784.2424,-123.539 2799.0697,-113.7449"/>
<polygon fill="#000000" stroke="#000000" points="2801.1054,-116.5949 2807.5203,-108.1628 2797.2472,-110.7541 2801.1054,-116.5949"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v -->
<g id="node74" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4158.0168,-252 4104.0168,-252 4104.0168,-248 4100.0168,-248 4100.0168,-244 4104.0168,-244 4104.0168,-224 4100.0168,-224 4100.0168,-220 4104.0168,-220 4104.0168,-216 4158.0168,-216 4158.0168,-252"/>
<polyline fill="none" stroke="#069302" points="4104.0168,-248 4108.0168,-248 4108.0168,-244 4104.0168,-244 "/>
<polyline fill="none" stroke="#069302" points="4104.0168,-224 4108.0168,-224 4108.0168,-220 4104.0168,-220 "/>
<text text-anchor="middle" x="4131.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen.v -->
<g id="node77" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4398.1767,-180 4245.8569,-180 4245.8569,-176 4241.8569,-176 4241.8569,-172 4245.8569,-172 4245.8569,-152 4241.8569,-152 4241.8569,-148 4245.8569,-148 4245.8569,-144 4398.1767,-144 4398.1767,-180"/>
<polyline fill="none" stroke="#069302" points="4245.8569,-176 4249.8569,-176 4249.8569,-172 4245.8569,-172 "/>
<polyline fill="none" stroke="#069302" points="4245.8569,-152 4249.8569,-152 4249.8569,-148 4245.8569,-148 "/>
<text text-anchor="middle" x="4322.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_checksum_gen.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen.v -->
<g id="edge80" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen.v</title>
<path fill="none" stroke="#000000" d="M4158.3824,-223.6842C4185.914,-213.3058 4229.2096,-196.9849 4264.3517,-183.7376"/>
<polygon fill="#000000" stroke="#000000" points="4265.9048,-186.8927 4274.0275,-180.0902 4263.4356,-180.3426 4265.9048,-186.8927"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx.v -->
<g id="node82" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4122.3709,-180 4033.6627,-180 4033.6627,-176 4029.6627,-176 4029.6627,-172 4033.6627,-172 4033.6627,-152 4029.6627,-152 4029.6627,-148 4033.6627,-148 4033.6627,-144 4122.3709,-144 4122.3709,-180"/>
<polyline fill="none" stroke="#069302" points="4033.6627,-176 4037.6627,-176 4037.6627,-172 4033.6627,-172 "/>
<polyline fill="none" stroke="#069302" points="4033.6627,-152 4037.6627,-152 4037.6627,-148 4033.6627,-148 "/>
<text text-anchor="middle" x="4078.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_ip_rx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx.v -->
<g id="edge82" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx.v</title>
<path fill="none" stroke="#000000" d="M4117.6427,-215.8314C4111.6006,-207.6232 4104.3405,-197.7606 4097.6947,-188.7323"/>
<polygon fill="#000000" stroke="#000000" points="4100.3179,-186.3918 4091.571,-180.4133 4094.6805,-190.5415 4100.3179,-186.3918"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx.v -->
<g id="node84" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4227.6012,-180 4140.4324,-180 4140.4324,-176 4136.4324,-176 4136.4324,-172 4140.4324,-172 4140.4324,-152 4136.4324,-152 4136.4324,-148 4140.4324,-148 4140.4324,-144 4227.6012,-144 4227.6012,-180"/>
<polyline fill="none" stroke="#069302" points="4140.4324,-176 4144.4324,-176 4144.4324,-172 4140.4324,-172 "/>
<polyline fill="none" stroke="#069302" points="4140.4324,-152 4144.4324,-152 4144.4324,-148 4140.4324,-148 "/>
<text text-anchor="middle" x="4184.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_ip_tx.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx.v -->
<g id="edge81" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx.v</title>
<path fill="none" stroke="#000000" d="M4144.3909,-215.8314C4150.433,-207.6232 4157.6931,-197.7606 4164.3389,-188.7323"/>
<polygon fill="#000000" stroke="#000000" points="4167.3531,-190.5415 4170.4626,-180.4133 4161.7157,-186.3918 4167.3531,-190.5415"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v -->
<g id="node75" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3445.6042,-252 3372.4294,-252 3372.4294,-248 3368.4294,-248 3368.4294,-244 3372.4294,-244 3372.4294,-224 3368.4294,-224 3368.4294,-220 3372.4294,-220 3372.4294,-216 3445.6042,-216 3445.6042,-252"/>
<polyline fill="none" stroke="#069302" points="3372.4294,-248 3376.4294,-248 3376.4294,-244 3372.4294,-244 "/>
<polyline fill="none" stroke="#069302" points="3372.4294,-224 3376.4294,-224 3376.4294,-220 3372.4294,-220 "/>
<text text-anchor="middle" x="3409.0168" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen_64.v -->
<g id="node78" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3378.5251,-180 3203.5085,-180 3203.5085,-176 3199.5085,-176 3199.5085,-172 3203.5085,-172 3203.5085,-152 3199.5085,-152 3199.5085,-148 3203.5085,-148 3203.5085,-144 3378.5251,-144 3378.5251,-180"/>
<polyline fill="none" stroke="#069302" points="3203.5085,-176 3207.5085,-176 3207.5085,-172 3203.5085,-172 "/>
<polyline fill="none" stroke="#069302" points="3203.5085,-152 3207.5085,-152 3207.5085,-148 3203.5085,-148 "/>
<text text-anchor="middle" x="3291.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_checksum_gen_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen_64.v -->
<g id="edge83" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_checksum_gen_64.v</title>
<path fill="none" stroke="#000000" d="M3379.2404,-215.8314C3364.1475,-206.6221 3345.6411,-195.3301 3329.4825,-185.4706"/>
<polygon fill="#000000" stroke="#000000" points="3331.1431,-182.3838 3320.7837,-180.1628 3327.497,-188.3593 3331.1431,-182.3838"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx_64.v -->
<g id="node83" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3508.7184,-180 3397.3152,-180 3397.3152,-176 3393.3152,-176 3393.3152,-172 3397.3152,-172 3397.3152,-152 3393.3152,-152 3393.3152,-148 3397.3152,-148 3397.3152,-144 3508.7184,-144 3508.7184,-180"/>
<polyline fill="none" stroke="#069302" points="3397.3152,-176 3401.3152,-176 3401.3152,-172 3397.3152,-172 "/>
<polyline fill="none" stroke="#069302" points="3397.3152,-152 3401.3152,-152 3401.3152,-148 3397.3152,-148 "/>
<text text-anchor="middle" x="3453.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_ip_rx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx_64.v -->
<g id="edge85" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_rx_64.v</title>
<path fill="none" stroke="#000000" d="M3420.1199,-215.8314C3425.0842,-207.7079 3431.039,-197.9637 3436.5096,-189.0118"/>
<polygon fill="#000000" stroke="#000000" points="3439.5362,-190.7712 3441.7642,-180.4133 3433.5632,-187.121 3439.5362,-190.7712"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx_64.v -->
<g id="node85" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3185.448,-180 3074.5856,-180 3074.5856,-176 3070.5856,-176 3070.5856,-172 3074.5856,-172 3074.5856,-152 3070.5856,-152 3070.5856,-148 3074.5856,-148 3074.5856,-144 3185.448,-144 3185.448,-180"/>
<polyline fill="none" stroke="#069302" points="3074.5856,-176 3078.5856,-176 3078.5856,-172 3074.5856,-172 "/>
<polyline fill="none" stroke="#069302" points="3074.5856,-152 3078.5856,-152 3078.5856,-148 3074.5856,-148 "/>
<text text-anchor="middle" x="3130.0168" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_ip_tx_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx_64.v -->
<g id="edge84" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_ip_tx_64.v</title>
<path fill="none" stroke="#000000" d="M3372.4161,-225.1392C3331.5738,-215.1784 3263.2814,-198.3056 3195.4888,-180.3604"/>
<polygon fill="#000000" stroke="#000000" points="3196.057,-176.8901 3185.4936,-177.7057 3194.2601,-183.6555 3196.057,-176.8901"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_arb_mux.v -->
<g id="node76" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_arb_mux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4895.4904,-324 4782.5432,-324 4782.5432,-320 4778.5432,-320 4778.5432,-316 4782.5432,-316 4782.5432,-296 4778.5432,-296 4778.5432,-292 4782.5432,-292 4782.5432,-288 4895.4904,-288 4895.4904,-324"/>
<polyline fill="none" stroke="#069302" points="4782.5432,-320 4786.5432,-320 4786.5432,-316 4782.5432,-316 "/>
<polyline fill="none" stroke="#069302" points="4782.5432,-296 4786.5432,-296 4786.5432,-292 4782.5432,-292 "/>
<text text-anchor="middle" x="4839.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_arb_mux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v -->
<g id="node79" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3908.3262,-324 3793.7074,-324 3793.7074,-320 3789.7074,-320 3789.7074,-316 3793.7074,-316 3793.7074,-296 3789.7074,-296 3789.7074,-292 3793.7074,-292 3793.7074,-288 3908.3262,-288 3908.3262,-324"/>
<polyline fill="none" stroke="#069302" points="3793.7074,-320 3797.7074,-320 3797.7074,-316 3793.7074,-316 "/>
<polyline fill="none" stroke="#069302" points="3793.7074,-296 3797.7074,-296 3797.7074,-292 3793.7074,-292 "/>
<text text-anchor="middle" x="3851.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_complete.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_arb_mux.v -->
<g id="edge86" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_arb_mux.v</title>
<path fill="none" stroke="#000000" d="M3820.9881,-287.8314C3805.7672,-278.6221 3787.104,-267.3301 3770.8085,-257.4706"/>
<polygon fill="#000000" stroke="#000000" points="3772.4036,-254.345 3762.0359,-252.1628 3768.7799,-260.3341 3772.4036,-254.345"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v -->
<g id="edge88" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete.v</title>
<path fill="none" stroke="#000000" d="M3851.0168,-287.8314C3851.0168,-280.131 3851.0168,-270.9743 3851.0168,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="3854.5169,-262.4132 3851.0168,-252.4133 3847.5169,-262.4133 3854.5169,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v -->
<g id="edge87" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp.v</title>
<path fill="none" stroke="#000000" d="M3908.3847,-290.5304C3911.6422,-289.6699 3914.8703,-288.8215 3918.0168,-288 3979.5676,-271.9306 4051.3061,-253.8842 4093.8454,-243.2542"/>
<polygon fill="#000000" stroke="#000000" points="4094.8958,-246.5995 4103.7501,-240.7813 4093.2001,-239.8079 4094.8958,-246.5995"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v -->
<g id="node80" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3670.1739,-324 3531.8597,-324 3531.8597,-320 3527.8597,-320 3527.8597,-316 3531.8597,-316 3531.8597,-296 3527.8597,-296 3527.8597,-292 3531.8597,-292 3531.8597,-288 3670.1739,-288 3670.1739,-324"/>
<polyline fill="none" stroke="#069302" points="3531.8597,-320 3535.8597,-320 3535.8597,-316 3531.8597,-316 "/>
<polyline fill="none" stroke="#069302" points="3531.8597,-296 3535.8597,-296 3535.8597,-292 3531.8597,-292 "/>
<text text-anchor="middle" x="3601.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_complete_64.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_arb_mux.v -->
<g id="edge91" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_arb_mux.v</title>
<path fill="none" stroke="#000000" d="M3634.0736,-287.8314C3650.9845,-278.5368 3671.7553,-267.1208 3689.8109,-257.1971"/>
<polygon fill="#000000" stroke="#000000" points="3691.8928,-260.0468 3698.9705,-252.1628 3688.5211,-253.9122 3691.8928,-260.0468"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v -->
<g id="edge89" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/ip_complete_64.v</title>
<path fill="none" stroke="#000000" d="M3601.0168,-287.8314C3601.0168,-280.131 3601.0168,-270.9743 3601.0168,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="3604.5169,-262.4132 3601.0168,-252.4133 3597.5169,-262.4133 3604.5169,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v -->
<g id="edge90" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_complete_64.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_64.v</title>
<path fill="none" stroke="#000000" d="M3552.5671,-287.8314C3522.7245,-276.6404 3484.6803,-262.3738 3455.2559,-251.3397"/>
<polygon fill="#000000" stroke="#000000" points="3456.2243,-247.9648 3445.632,-247.7307 3453.7664,-254.5192 3456.2243,-247.9648"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_demux.v -->
<g id="node81" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_demux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5013.0462,-324 4912.9874,-324 4912.9874,-320 4908.9874,-320 4908.9874,-316 4912.9874,-316 4912.9874,-296 4908.9874,-296 4908.9874,-292 4912.9874,-292 4912.9874,-288 5013.0462,-288 5013.0462,-324"/>
<polyline fill="none" stroke="#069302" points="4912.9874,-320 4916.9874,-320 4916.9874,-316 4912.9874,-316 "/>
<polyline fill="none" stroke="#069302" points="4912.9874,-296 4916.9874,-296 4916.9874,-292 4912.9874,-292 "/>
<text text-anchor="middle" x="4963.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_demux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_mux.v -->
<g id="node86" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/udp_mux.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5115.4823,-324 5030.5513,-324 5030.5513,-320 5026.5513,-320 5026.5513,-316 5030.5513,-316 5030.5513,-296 5026.5513,-296 5026.5513,-292 5030.5513,-292 5030.5513,-288 5115.4823,-288 5115.4823,-324"/>
<polyline fill="none" stroke="#069302" points="5030.5513,-320 5034.5513,-320 5034.5513,-316 5030.5513,-316 "/>
<polyline fill="none" stroke="#069302" points="5030.5513,-296 5034.5513,-296 5034.5513,-292 5030.5513,-292 "/>
<text text-anchor="middle" x="5073.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">udp_mux.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_deinterleave.v -->
<g id="node89" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_deinterleave.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5276.5896,-324 5133.444,-324 5133.444,-320 5129.444,-320 5129.444,-316 5133.444,-316 5133.444,-296 5129.444,-296 5129.444,-292 5133.444,-292 5133.444,-288 5276.5896,-288 5276.5896,-324"/>
<polyline fill="none" stroke="#069302" points="5133.444,-320 5137.444,-320 5137.444,-316 5133.444,-316 "/>
<polyline fill="none" stroke="#069302" points="5133.444,-296 5137.444,-296 5137.444,-292 5133.444,-292 "/>
<text text-anchor="middle" x="5205.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xgmii_deinterleave.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_interleave.v -->
<g id="node90" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/verilog&#45;ethernet/rtl/xgmii_interleave.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5423.0238,-324 5295.0098,-324 5295.0098,-320 5291.0098,-320 5291.0098,-316 5295.0098,-316 5295.0098,-296 5291.0098,-296 5291.0098,-292 5295.0098,-292 5295.0098,-288 5423.0238,-288 5423.0238,-324"/>
<polyline fill="none" stroke="#069302" points="5295.0098,-320 5299.0098,-320 5299.0098,-316 5295.0098,-316 "/>
<polyline fill="none" stroke="#069302" points="5295.0098,-296 5299.0098,-296 5299.0098,-292 5295.0098,-292 "/>
<text text-anchor="middle" x="5359.0168" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xgmii_interleave.v</text>
</g>
</g>
</svg>
