<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 UC3 - TWI Driver: twi.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>twi.c</h1><a href="a00003.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*This file has been prepared for Doxygen automatic documentation generation.*/</span>
<a name="l00017"></a>00017 <span class="comment">/* Copyright (c) 2007, Atmel Corporation All rights reserved.</span>
<a name="l00018"></a>00018 <span class="comment"> *</span>
<a name="l00019"></a>00019 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00020"></a>00020 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00021"></a>00021 <span class="comment"> *</span>
<a name="l00022"></a>00022 <span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span>
<a name="l00023"></a>00023 <span class="comment"> * this list of conditions and the following disclaimer.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span>
<a name="l00026"></a>00026 <span class="comment"> * this list of conditions and the following disclaimer in the documentation</span>
<a name="l00027"></a>00027 <span class="comment"> * and/or other materials provided with the distribution.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * 3. The name of ATMEL may not be used to endorse or promote products derived</span>
<a name="l00030"></a>00030 <span class="comment"> * from this software without specific prior written permission.</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED</span>
<a name="l00033"></a>00033 <span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND</span>
<a name="l00035"></a>00035 <span class="comment"> * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,</span>
<a name="l00036"></a>00036 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span>
<a name="l00038"></a>00038 <span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<a name="l00039"></a>00039 <span class="comment"> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00040"></a>00040 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<a name="l00041"></a>00041 <span class="comment"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;avr32/io.h&gt;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include "compiler.h"</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include "intc.h"</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include "<a class="code" href="a00004.html">twi.h</a>"</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 
<a name="l00052"></a><a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">00052</a> <span class="keyword">static</span> <span class="keyword">volatile</span> avr32_twi_t *<a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a> = &amp;AVR32_TWI;
<a name="l00053"></a>00053 
<a name="l00055"></a><a class="code" href="a00003.html#af8851a37baa3bc99c6bfb5063161710">00055</a> <span class="keyword">static</span> <span class="keywordtype">char</span> *<a class="code" href="a00003.html#af8851a37baa3bc99c6bfb5063161710">twi_tx_data</a> = NULL;
<a name="l00057"></a><a class="code" href="a00003.html#1f76ce3370d4582248dba7668908b93b">00057</a> <span class="keyword">static</span> <span class="keywordtype">char</span> *<a class="code" href="a00003.html#1f76ce3370d4582248dba7668908b93b">twi_rx_data</a> = NULL;
<a name="l00058"></a>00058 
<a name="l00060"></a><a class="code" href="a00003.html#f3e703246e56aff64070f9e52ffb1385">00060</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="a00003.html#f3e703246e56aff64070f9e52ffb1385">twi_tx_nb_bytes</a> = 0;
<a name="l00062"></a><a class="code" href="a00003.html#c3b0dee6079106ed43c2e8ad12f4d91e">00062</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="a00003.html#c3b0dee6079106ed43c2e8ad12f4d91e">twi_rx_nb_bytes</a> = 0;
<a name="l00063"></a>00063 
<a name="l00065"></a><a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">00065</a> <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a>;
<a name="l00066"></a>00066 
<a name="l00069"></a>00069 <span class="preprocessor">#if __GNUC__</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span>__attribute__((__interrupt__))
<a name="l00071"></a>00071 <span class="preprocessor">#elif __ICCAVR32__</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>__interrupt
<a name="l00073"></a>00073 <span class="preprocessor">#endif</span>
<a name="l00074"></a><a class="code" href="a00003.html#c8055ce15fb507ebb132ac67d90357fd">00074</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a00003.html#c8055ce15fb507ebb132ac67d90357fd">twi_inst1_interrupt_handler</a>(<span class="keywordtype">void</span>)
<a name="l00075"></a>00075 {
<a name="l00076"></a>00076   <span class="comment">// get masked status register value</span>
<a name="l00077"></a>00077   <span class="keywordtype">int</span> status = <a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a>-&gt;sr &amp; <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a>;
<a name="l00078"></a>00078 
<a name="l00079"></a>00079   <span class="comment">// this is a NACK</span>
<a name="l00080"></a>00080   <span class="keywordflow">if</span> (status &amp; AVR32_TWI_SR_NACK_MASK)
<a name="l00081"></a>00081   {
<a name="l00082"></a>00082     <span class="keywordflow">goto</span> nack;
<a name="l00083"></a>00083   }
<a name="l00084"></a>00084   <span class="comment">// this is a RXRDY</span>
<a name="l00085"></a>00085   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (status &amp; AVR32_TWI_SR_RXRDY_MASK)
<a name="l00086"></a>00086   {
<a name="l00087"></a>00087     <span class="comment">// get data from Receive Holding Register</span>
<a name="l00088"></a>00088     *<a class="code" href="a00003.html#1f76ce3370d4582248dba7668908b93b">twi_rx_data</a>++ = <a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a>-&gt;rhr;
<a name="l00089"></a>00089     <span class="comment">// last byte to receive</span>
<a name="l00090"></a>00090     <span class="keywordflow">if</span>(--<a class="code" href="a00003.html#c3b0dee6079106ed43c2e8ad12f4d91e">twi_rx_nb_bytes</a>==1)
<a name="l00091"></a>00091     {
<a name="l00092"></a>00092       <span class="comment">// set stop bit</span>
<a name="l00093"></a>00093       <a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a>-&gt;cr = AVR32_TWI_STOP_MASK;
<a name="l00094"></a>00094     }
<a name="l00095"></a>00095     <span class="comment">// receive complete</span>
<a name="l00096"></a>00096     <span class="keywordflow">if</span> (<a class="code" href="a00003.html#c3b0dee6079106ed43c2e8ad12f4d91e">twi_rx_nb_bytes</a>==0)
<a name="l00097"></a>00097     {
<a name="l00098"></a>00098       <span class="comment">// finish the receive operation</span>
<a name="l00099"></a>00099       <span class="keywordflow">goto</span> complete;
<a name="l00100"></a>00100     }
<a name="l00101"></a>00101   }
<a name="l00102"></a>00102   <span class="comment">// this is a TXRDY</span>
<a name="l00103"></a>00103   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (status &amp; AVR32_TWI_SR_TXRDY_MASK)
<a name="l00104"></a>00104   {
<a name="l00105"></a>00105     <span class="comment">// decrease transmited bytes number</span>
<a name="l00106"></a>00106     <a class="code" href="a00003.html#f3e703246e56aff64070f9e52ffb1385">twi_tx_nb_bytes</a>--;
<a name="l00107"></a>00107     <span class="comment">// no more bytes to transmit</span>
<a name="l00108"></a>00108     <span class="keywordflow">if</span> (<a class="code" href="a00003.html#f3e703246e56aff64070f9e52ffb1385">twi_tx_nb_bytes</a> &lt;= 0)
<a name="l00109"></a>00109     {
<a name="l00110"></a>00110       <span class="comment">// enable TXCOMP IT and unmask all others IT</span>
<a name="l00111"></a>00111       <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a> = AVR32_TWI_IER_TXCOMP_MASK;
<a name="l00112"></a>00112       <a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a>-&gt;ier = <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a>;
<a name="l00113"></a>00113     }
<a name="l00114"></a>00114     <span class="keywordflow">else</span>
<a name="l00115"></a>00115     {
<a name="l00116"></a>00116       <span class="comment">// put the byte in the Transmit Holding Register</span>
<a name="l00117"></a>00117       <a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a>-&gt;thr = (<span class="keywordtype">unsigned</span> long)*<a class="code" href="a00003.html#af8851a37baa3bc99c6bfb5063161710">twi_tx_data</a>++;
<a name="l00118"></a>00118     }
<a name="l00119"></a>00119   }
<a name="l00120"></a>00120   <span class="comment">// this is a TXCOMP</span>
<a name="l00121"></a>00121   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (status &amp; AVR32_TWI_SR_TXCOMP_MASK)
<a name="l00122"></a>00122   {
<a name="l00123"></a>00123     <span class="comment">// finish the transmit operation</span>
<a name="l00124"></a>00124     <span class="keywordflow">goto</span> complete;
<a name="l00125"></a>00125   }
<a name="l00126"></a>00126 
<a name="l00127"></a>00127   <span class="keywordflow">return</span>;
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 nack:
<a name="l00130"></a>00130   <span class="comment">// add some code here if you want to handle NACK operations</span>
<a name="l00131"></a>00131 complete:
<a name="l00132"></a>00132   <span class="comment">// disable all interrupts</span>
<a name="l00133"></a>00133   <a class="code" href="a00003.html#09844e4521aeeecfb5c70173eaa6b128">twi_disable_interrupt</a>(<a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a>);
<a name="l00134"></a>00134 
<a name="l00135"></a>00135   <span class="keywordflow">return</span>;
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 
<a name="l00147"></a><a class="code" href="a00003.html#03c8b08329bb1eb476de539f1a11f2ce">00147</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="a00003.html#03c8b08329bb1eb476de539f1a11f2ce">twi_set_speed</a>(<span class="keyword">volatile</span> avr32_twi_t *twi, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> speed, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> pba_hz)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cldiv;
<a name="l00150"></a>00150   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ckdiv = 0;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152   cldiv = (pba_hz / speed) - 4;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154   <span class="comment">// cldiv must fit in 8 bits, ckdiv must fit in 3 bits</span>
<a name="l00155"></a>00155   <span class="keywordflow">while</span> ((cldiv &gt; 0xFF) &amp;&amp; (ckdiv &lt; 0x7))
<a name="l00156"></a>00156   {
<a name="l00157"></a>00157     <span class="comment">// increase clock divider</span>
<a name="l00158"></a>00158     ckdiv++;
<a name="l00159"></a>00159     <span class="comment">// divide cldiv value</span>
<a name="l00160"></a>00160     cldiv /= 2;
<a name="l00161"></a>00161   }
<a name="l00162"></a>00162   <span class="comment">// set clock waveform generator register</span>
<a name="l00163"></a>00163   twi-&gt;cwgr = ( cldiv | (cldiv &lt;&lt; AVR32_TWI_CWGR_CHDIV_OFFSET) | (ckdiv &lt;&lt; AVR32_TWI_CWGR_CKDIV_OFFSET) );
<a name="l00164"></a>00164 
<a name="l00165"></a>00165   <span class="keywordflow">return</span> <a class="code" href="a00004.html#e4fbb549f8f2ecf379b60922b20e911f">TWI_SUCCESS</a>;
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 
<a name="l00168"></a><a class="code" href="a00004.html#dde94c67e86f321cb719dcefad09ab55">00168</a> <span class="keywordtype">int</span> <a class="code" href="a00003.html#dde94c67e86f321cb719dcefad09ab55">twi_init</a>(<span class="keyword">volatile</span> avr32_twi_t *twi, <span class="keyword">const</span> <a class="code" href="a00001.html">twi_options_t</a> *opt)
<a name="l00169"></a>00169 {
<a name="l00170"></a>00170   <span class="keywordtype">int</span> status;
<a name="l00171"></a>00171 
<a name="l00172"></a>00172   <span class="comment">// Disable TWI interrupts</span>
<a name="l00173"></a>00173   twi-&gt;idr = ~0UL;
<a name="l00174"></a>00174 
<a name="l00175"></a>00175   <span class="comment">// Reset TWI</span>
<a name="l00176"></a>00176   twi-&gt;cr = AVR32_TWI_CR_SWRST_MASK;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178   <span class="comment">// Dummy read in SR</span>
<a name="l00179"></a>00179   status = twi-&gt;sr;
<a name="l00180"></a>00180 
<a name="l00181"></a>00181   <span class="comment">// Disable all interrupts</span>
<a name="l00182"></a>00182   Disable_global_interrupt();
<a name="l00183"></a>00183 
<a name="l00184"></a>00184   <span class="comment">// Register TWI handler on level 2</span>
<a name="l00185"></a>00185   INTC_register_interrupt( &amp;<a class="code" href="a00003.html#c8055ce15fb507ebb132ac67d90357fd">twi_inst1_interrupt_handler</a>, AVR32_TWI_IRQ, INT2);
<a name="l00186"></a>00186 
<a name="l00187"></a>00187   <span class="comment">// Enable all interrupts</span>
<a name="l00188"></a>00188   Enable_global_interrupt();
<a name="l00189"></a>00189 
<a name="l00190"></a>00190   <span class="comment">// Select the speed</span>
<a name="l00191"></a>00191   <a class="code" href="a00003.html#03c8b08329bb1eb476de539f1a11f2ce">twi_set_speed</a>(twi, opt-&gt;<a class="code" href="a00001.html#d81e7400d394a2f72d7ad84588d3d661">speed</a>, opt-&gt;<a class="code" href="a00001.html#1f0ae715ab5eb8ce3435700ba95e4434">pba_hz</a>);
<a name="l00192"></a>00192 
<a name="l00193"></a>00193   <span class="comment">// Probe the component</span>
<a name="l00194"></a>00194   status = <a class="code" href="a00003.html#0d68b25560fabeed7dad403d997ab825">twi_probe</a>(twi, opt-&gt;<a class="code" href="a00001.html#356f838dd27b3bacac5d2220948ef5ba">chip</a>) ;
<a name="l00195"></a>00195 
<a name="l00196"></a>00196   <span class="keywordflow">return</span> status;
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 
<a name="l00199"></a><a class="code" href="a00004.html#09844e4521aeeecfb5c70173eaa6b128">00199</a> <span class="keywordtype">void</span> <a class="code" href="a00003.html#09844e4521aeeecfb5c70173eaa6b128">twi_disable_interrupt</a>(<span class="keyword">volatile</span> avr32_twi_t *twi)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201   twi-&gt;idr = ~0UL;
<a name="l00202"></a>00202 }
<a name="l00203"></a>00203 
<a name="l00204"></a><a class="code" href="a00004.html#0d68b25560fabeed7dad403d997ab825">00204</a> <span class="keywordtype">int</span> <a class="code" href="a00003.html#0d68b25560fabeed7dad403d997ab825">twi_probe</a>(<span class="keyword">volatile</span> avr32_twi_t *twi, <span class="keywordtype">char</span> chip_addr)
<a name="l00205"></a>00205 {
<a name="l00206"></a>00206   <a class="code" href="a00002.html">twi_package_t</a> package;
<a name="l00207"></a>00207   <span class="keywordtype">char</span> data[1] = {0};
<a name="l00208"></a>00208 
<a name="l00209"></a>00209   <span class="comment">// data to send</span>
<a name="l00210"></a>00210   package.<a class="code" href="a00002.html#aa61fb5b0ad8112502044adbc808efc8">buffer</a> = data;
<a name="l00211"></a>00211   <span class="comment">// chip address</span>
<a name="l00212"></a>00212   package.<a class="code" href="a00002.html#8362042f96dd363b28ab684c8c2ffcf0">chip</a> = chip_addr;
<a name="l00213"></a>00213   <span class="comment">// frame length</span>
<a name="l00214"></a>00214   package.<a class="code" href="a00002.html#6cbe7e5b49a559549995f88d51bcce56">length</a> = 1;
<a name="l00215"></a>00215   <span class="comment">// address length</span>
<a name="l00216"></a>00216   package.<a class="code" href="a00002.html#397e982e6fa809c3fb834309537ffdbd">addr_length</a> = 0;
<a name="l00217"></a>00217   <span class="comment">// internal chip address</span>
<a name="l00218"></a>00218   package.<a class="code" href="a00002.html#c9ba5a56d4cb278d1a11dda6c3c2770f">addr</a> = 0;
<a name="l00219"></a>00219   <span class="comment">// perform a master write access</span>
<a name="l00220"></a>00220   <span class="keywordflow">return</span> (<a class="code" href="a00003.html#31004267701cb526c5bf9727cb3b20a6">twi_master_write</a>(twi, &amp;package));
<a name="l00221"></a>00221 }
<a name="l00222"></a>00222 
<a name="l00223"></a><a class="code" href="a00004.html#be39ebd6b27cae0fa5699e6fc3929754">00223</a> <span class="keywordtype">int</span> <a class="code" href="a00003.html#be39ebd6b27cae0fa5699e6fc3929754">twi_master_read</a>(<span class="keyword">volatile</span> avr32_twi_t *twi, <span class="keyword">const</span> <a class="code" href="a00002.html">twi_package_t</a> *package)
<a name="l00224"></a>00224 {
<a name="l00225"></a>00225   <span class="keywordtype">int</span> rx_timeout;
<a name="l00226"></a>00226 
<a name="l00227"></a>00227   <span class="comment">// check argument</span>
<a name="l00228"></a>00228   <span class="keywordflow">if</span> (package-&gt;<a class="code" href="a00002.html#6cbe7e5b49a559549995f88d51bcce56">length</a> == 0)
<a name="l00229"></a>00229   {
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="a00004.html#eab53fc6e490ef274abb12d45977ed15">TWI_INVALID_ARGUMENT</a>;
<a name="l00231"></a>00231   }
<a name="l00232"></a>00232 
<a name="l00233"></a>00233   <span class="comment">// set read mode, slave address and 3 internal address byte length</span>
<a name="l00234"></a>00234   twi-&gt;mmr = (package-&gt;<a class="code" href="a00002.html#8362042f96dd363b28ab684c8c2ffcf0">chip</a> &lt;&lt; AVR32_TWI_MMR_DADR_OFFSET) |
<a name="l00235"></a>00235              ((package-&gt;<a class="code" href="a00002.html#397e982e6fa809c3fb834309537ffdbd">addr_length</a> &lt;&lt; AVR32_TWI_MMR_IADRSZ_OFFSET) &amp; AVR32_TWI_MMR_IADRSZ_MASK) |
<a name="l00236"></a>00236              (1 &lt;&lt; AVR32_TWI_MMR_MREAD_OFFSET);
<a name="l00237"></a>00237 
<a name="l00238"></a>00238   <span class="comment">// set internal address for remote chip</span>
<a name="l00239"></a>00239   twi-&gt;iadr = package-&gt;<a class="code" href="a00002.html#c9ba5a56d4cb278d1a11dda6c3c2770f">addr</a>;
<a name="l00240"></a>00240 
<a name="l00241"></a>00241   <span class="comment">// get a pointer to applicative data</span>
<a name="l00242"></a>00242   <a class="code" href="a00003.html#1f76ce3370d4582248dba7668908b93b">twi_rx_data</a> = package-&gt;<a class="code" href="a00002.html#aa61fb5b0ad8112502044adbc808efc8">buffer</a>;
<a name="l00243"></a>00243 
<a name="l00244"></a>00244   <span class="comment">// get a copy of nb bytes to read</span>
<a name="l00245"></a>00245   <a class="code" href="a00003.html#c3b0dee6079106ed43c2e8ad12f4d91e">twi_rx_nb_bytes</a> = package-&gt;<a class="code" href="a00002.html#6cbe7e5b49a559549995f88d51bcce56">length</a>;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247   <span class="comment">// Enable master transfer</span>
<a name="l00248"></a>00248   twi-&gt;cr =  AVR32_TWI_CR_MSEN_MASK;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250   <span class="comment">// Send start condition</span>
<a name="l00251"></a>00251   twi-&gt;cr = AVR32_TWI_START_MASK ;
<a name="l00252"></a>00252 
<a name="l00253"></a>00253   <span class="comment">// only one byte to receive</span>
<a name="l00254"></a>00254   <span class="keywordflow">if</span>(<a class="code" href="a00003.html#c3b0dee6079106ed43c2e8ad12f4d91e">twi_rx_nb_bytes</a> == 1)
<a name="l00255"></a>00255   {
<a name="l00256"></a>00256     <span class="comment">// set stop bit</span>
<a name="l00257"></a>00257     twi-&gt;cr = AVR32_TWI_STOP_MASK;
<a name="l00258"></a>00258   }    
<a name="l00259"></a>00259 
<a name="l00260"></a>00260   <span class="comment">// mask NACK and RXRDY interrupts</span>
<a name="l00261"></a>00261   <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a> = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_RXRDY_MASK;
<a name="l00262"></a>00262 
<a name="l00263"></a>00263   <span class="comment">// update IMR through IER</span>
<a name="l00264"></a>00264   twi-&gt;ier = <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a>;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266   <span class="comment">// setup timeout value</span>
<a name="l00267"></a>00267   rx_timeout = <a class="code" href="a00004.html#ae1d7716ad5fb6be8b904e8a0def77c5">TWI_TIMEOUT</a> * <a class="code" href="a00003.html#c3b0dee6079106ed43c2e8ad12f4d91e">twi_rx_nb_bytes</a>;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269   <span class="comment">// get data while timeout decrease</span>
<a name="l00270"></a>00270   <span class="keywordflow">while</span> (twi_rx_nb_bytes &amp;&amp; --rx_timeout);
<a name="l00271"></a>00271 
<a name="l00272"></a>00272   <span class="comment">// Disable master transfer</span>
<a name="l00273"></a>00273   twi-&gt;cr =  AVR32_TWI_CR_MSDIS_MASK;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275   <span class="comment">// if timeout occurs</span>
<a name="l00276"></a>00276   <span class="keywordflow">if</span> (rx_timeout == 0)
<a name="l00277"></a>00277   {
<a name="l00278"></a>00278     <span class="keywordflow">return</span> <a class="code" href="a00004.html#4fcfc1fc674c2cce34d94bce50b593c3">TWI_TIMEOUT_ERR</a>;
<a name="l00279"></a>00279   }
<a name="l00280"></a>00280 
<a name="l00281"></a>00281   <span class="comment">// everything is ok</span>
<a name="l00282"></a>00282   <span class="keywordflow">return</span> <a class="code" href="a00004.html#e4fbb549f8f2ecf379b60922b20e911f">TWI_SUCCESS</a>;
<a name="l00283"></a>00283 }
<a name="l00284"></a>00284 
<a name="l00285"></a><a class="code" href="a00004.html#31004267701cb526c5bf9727cb3b20a6">00285</a> <span class="keywordtype">int</span> <a class="code" href="a00003.html#31004267701cb526c5bf9727cb3b20a6">twi_master_write</a>(<span class="keyword">volatile</span> avr32_twi_t *twi, <span class="keyword">const</span> <a class="code" href="a00002.html">twi_package_t</a> *package)
<a name="l00286"></a>00286 {
<a name="l00287"></a>00287   <span class="keywordtype">int</span> tx_timeout;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289   <span class="comment">// No data to send</span>
<a name="l00290"></a>00290   <span class="keywordflow">if</span> (package-&gt;<a class="code" href="a00002.html#6cbe7e5b49a559549995f88d51bcce56">length</a> == 0)
<a name="l00291"></a>00291   {
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="a00004.html#eab53fc6e490ef274abb12d45977ed15">TWI_INVALID_ARGUMENT</a>;
<a name="l00293"></a>00293   }
<a name="l00294"></a>00294 
<a name="l00295"></a>00295   <span class="comment">// Enable master transfer</span>
<a name="l00296"></a>00296   twi-&gt;cr =  AVR32_TWI_CR_MSEN_MASK;
<a name="l00297"></a>00297 
<a name="l00298"></a>00298   <span class="comment">// set write mode, slave address and 3 internal address byte length</span>
<a name="l00299"></a>00299   twi-&gt;mmr = (0 &lt;&lt; AVR32_TWI_MMR_MREAD_OFFSET) |
<a name="l00300"></a>00300              (package-&gt;<a class="code" href="a00002.html#8362042f96dd363b28ab684c8c2ffcf0">chip</a> &lt;&lt; AVR32_TWI_MMR_DADR_OFFSET) |
<a name="l00301"></a>00301              ((package-&gt;<a class="code" href="a00002.html#397e982e6fa809c3fb834309537ffdbd">addr_length</a> &lt;&lt; AVR32_TWI_MMR_IADRSZ_OFFSET) &amp; AVR32_TWI_MMR_IADRSZ_MASK);
<a name="l00302"></a>00302 
<a name="l00303"></a>00303   <span class="comment">// set internal address for remote chip</span>
<a name="l00304"></a>00304   twi-&gt;iadr = package-&gt;<a class="code" href="a00002.html#c9ba5a56d4cb278d1a11dda6c3c2770f">addr</a>;
<a name="l00305"></a>00305 
<a name="l00306"></a>00306   <span class="comment">// get a pointer to applicative data</span>
<a name="l00307"></a>00307   <a class="code" href="a00003.html#af8851a37baa3bc99c6bfb5063161710">twi_tx_data</a> = package-&gt;<a class="code" href="a00002.html#aa61fb5b0ad8112502044adbc808efc8">buffer</a>;
<a name="l00308"></a>00308 
<a name="l00309"></a>00309   <span class="comment">// get a copy of nb bytes to write</span>
<a name="l00310"></a>00310   <a class="code" href="a00003.html#f3e703246e56aff64070f9e52ffb1385">twi_tx_nb_bytes</a> = package-&gt;<a class="code" href="a00002.html#6cbe7e5b49a559549995f88d51bcce56">length</a>;
<a name="l00311"></a>00311 
<a name="l00312"></a>00312   <span class="comment">// put the first byte in the Transmit Holding Register</span>
<a name="l00313"></a>00313   <a class="code" href="a00003.html#6a3a90dd2e80e31207b502de064015ea">twi_inst1</a>-&gt;thr = (<span class="keywordtype">unsigned</span> long)*<a class="code" href="a00003.html#af8851a37baa3bc99c6bfb5063161710">twi_tx_data</a>++;
<a name="l00314"></a>00314 
<a name="l00315"></a>00315   <span class="comment">// mask NACK and TXRDY interrupts</span>
<a name="l00316"></a>00316   <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a> = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_TXRDY_MASK;
<a name="l00317"></a>00317 
<a name="l00318"></a>00318   <span class="comment">// update IMR through IER</span>
<a name="l00319"></a>00319   twi-&gt;ier = <a class="code" href="a00003.html#c7fc5255bf1b0a703783ce632b451abf">twi_it_mask</a>;
<a name="l00320"></a>00320 
<a name="l00321"></a>00321   <span class="comment">// setup timeout value</span>
<a name="l00322"></a>00322   tx_timeout = <a class="code" href="a00004.html#ae1d7716ad5fb6be8b904e8a0def77c5">TWI_TIMEOUT</a> * <a class="code" href="a00003.html#f3e703246e56aff64070f9e52ffb1385">twi_tx_nb_bytes</a>;
<a name="l00323"></a>00323 
<a name="l00324"></a>00324   <span class="comment">// send data while timeout decrease</span>
<a name="l00325"></a>00325   <span class="keywordflow">while</span> (twi_tx_nb_bytes &amp;&amp; --tx_timeout);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327   <span class="comment">// Disable master transfer</span>
<a name="l00328"></a>00328   twi-&gt;cr =  AVR32_TWI_CR_MSDIS_MASK;
<a name="l00329"></a>00329 
<a name="l00330"></a>00330   <span class="comment">// if timeout occurs</span>
<a name="l00331"></a>00331   <span class="keywordflow">if</span> (tx_timeout == 0)
<a name="l00332"></a>00332   {
<a name="l00333"></a>00333     <span class="keywordflow">return</span> <a class="code" href="a00004.html#4fcfc1fc674c2cce34d94bce50b593c3">TWI_TIMEOUT_ERR</a>;
<a name="l00334"></a>00334   }
<a name="l00335"></a>00335 
<a name="l00336"></a>00336   <span class="comment">// Everything went ok</span>
<a name="l00337"></a>00337   <span class="keywordflow">return</span> <a class="code" href="a00004.html#e4fbb549f8f2ecf379b60922b20e911f">TWI_SUCCESS</a>;
<a name="l00338"></a>00338 }
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:16:52 2007 for AVR32 UC3 - TWI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
