{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540149258314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540149258320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 15:14:18 2018 " "Processing started: Sun Oct 21 15:14:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540149258320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149258320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149258320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540149259224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540149259225 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux part2.v " "Entity \"mux\" obtained from \"part2.v\" instead of from Quartus Prime megafunction library" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 26 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1540149272106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 7 7 " "Found 7 design units, including 7 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540149272106 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540149272106 ""} { "Info" "ISGN_ENTITY_NAME" "3 rateDivideCount " "Found entity 3: rateDivideCount" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540149272106 ""} { "Info" "ISGN_ENTITY_NAME" "4 TFF_AND " "Found entity 4: TFF_AND" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540149272106 ""} { "Info" "ISGN_ENTITY_NAME" "5 T_FF " "Found entity 5: T_FF" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540149272106 ""} { "Info" "ISGN_ENTITY_NAME" "6 Display " "Found entity 6: Display" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540149272106 ""} { "Info" "ISGN_ENTITY_NAME" "7 HEX " "Found entity 7: HEX" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540149272106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540149272173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:m1 " "Elaborating entity \"mux\" for hierarchy \"mux:m1\"" {  } { { "part2.v" "m1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540149272485 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut part2.v(32) " "Verilog HDL Always Construct warning at part2.v(32): inferring latch(es) for variable \"muxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1540149272680 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[0\] part2.v(34) " "Inferred latch for \"muxOut\[0\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272698 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[1\] part2.v(34) " "Inferred latch for \"muxOut\[1\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272699 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[2\] part2.v(34) " "Inferred latch for \"muxOut\[2\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272699 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[3\] part2.v(34) " "Inferred latch for \"muxOut\[3\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272699 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[4\] part2.v(34) " "Inferred latch for \"muxOut\[4\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272699 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[5\] part2.v(34) " "Inferred latch for \"muxOut\[5\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272699 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[6\] part2.v(34) " "Inferred latch for \"muxOut\[6\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272700 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[7\] part2.v(34) " "Inferred latch for \"muxOut\[7\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272700 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[8\] part2.v(34) " "Inferred latch for \"muxOut\[8\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272700 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[9\] part2.v(34) " "Inferred latch for \"muxOut\[9\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272700 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[10\] part2.v(34) " "Inferred latch for \"muxOut\[10\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272700 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[11\] part2.v(34) " "Inferred latch for \"muxOut\[11\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272701 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[12\] part2.v(34) " "Inferred latch for \"muxOut\[12\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272701 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[13\] part2.v(34) " "Inferred latch for \"muxOut\[13\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272701 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[14\] part2.v(34) " "Inferred latch for \"muxOut\[14\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272701 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[15\] part2.v(34) " "Inferred latch for \"muxOut\[15\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272701 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[16\] part2.v(34) " "Inferred latch for \"muxOut\[16\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272701 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[17\] part2.v(34) " "Inferred latch for \"muxOut\[17\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272702 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[18\] part2.v(34) " "Inferred latch for \"muxOut\[18\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272703 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[19\] part2.v(34) " "Inferred latch for \"muxOut\[19\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272703 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[20\] part2.v(34) " "Inferred latch for \"muxOut\[20\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272703 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[21\] part2.v(34) " "Inferred latch for \"muxOut\[21\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272703 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[22\] part2.v(34) " "Inferred latch for \"muxOut\[22\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272703 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[23\] part2.v(34) " "Inferred latch for \"muxOut\[23\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272704 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[24\] part2.v(34) " "Inferred latch for \"muxOut\[24\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272704 "|part2|mux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[25\] part2.v(34) " "Inferred latch for \"muxOut\[25\]\" at part2.v(34)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149272704 "|part2|mux:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rateDivideCount rateDivideCount:c1 " "Elaborating entity \"rateDivideCount\" for hierarchy \"rateDivideCount:c1\"" {  } { { "part2.v" "c1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540149273126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part2.v(59) " "Verilog HDL assignment warning at part2.v(59): truncated value with size 32 to match size of target (26)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540149273126 "|part2|rateDivideCount:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFF_AND TFF_AND:T1 " "Elaborating entity \"TFF_AND\" for hierarchy \"TFF_AND:T1\"" {  } { { "part2.v" "T1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540149273178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF TFF_AND:T1\|T_FF:T1 " "Elaborating entity \"T_FF\" for hierarchy \"TFF_AND:T1\|T_FF:T1\"" {  } { { "part2.v" "T1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540149273206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part2.v(87) " "Verilog HDL assignment warning at part2.v(87): truncated value with size 32 to match size of target (1)" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540149273206 "|part2|TFF_AND:T1|T_FF:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:D1 " "Elaborating entity \"Display\" for hierarchy \"Display:D1\"" {  } { { "part2.v" "D1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540149273243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX Display:D1\|HEX:H1 " "Elaborating entity \"HEX\" for hierarchy \"Display:D1\|HEX:H1\"" {  } { { "part2.v" "H1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540149273267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540149274525 "|part2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540149274525 "|part2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540149274525 "|part2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540149274525 "|part2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540149274525 "|part2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540149274525 "|part2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540149274525 "|part2|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540149274525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540149275324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540149275324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540149276462 "|part2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540149276462 "|part2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540149276462 "|part2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540149276462 "|part2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "part2.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 2/part2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540149276462 "|part2|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540149276462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540149276462 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540149276462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540149276462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540149276564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 21 15:14:36 2018 " "Processing ended: Sun Oct 21 15:14:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540149276564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540149276564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540149276564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540149276564 ""}
