@@ -1,2 +1,27 @@
# 2bit-ALU-Verilog
2-bit ALU Design using Verilog with ModelSim Simulation
# 2-bit ALU Design using Verilog

## Project Objective
Design and simulate a 2-bit Arithmetic Logic Unit (ALU) that performs arithmetic and logical operations.

---

## Operations Supported

| ALU_Sel | Operation |
|----------|------------|
| 000 | Addition |
| 001 | Subtraction |
| 010 | AND |
| 011 | OR |
| 100 | XOR |

---

## Tools Used
- Verilog HDL
- ModelSim (Simulation)

---

##  Project Structure
