Analysis & Synthesis report for player_1
Fri May  3 11:12:01 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |player_1|player_2:iPlayer|RemoteComm:iRemote|state
 11. State Machine - |player_1|joystick:ijoy|state
 12. State Machine - |player_1|joystick:ijoy|A2D_intf:iADC|state
 13. State Machine - |player_1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for joystick:ijoy
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Port Connectivity Checks: "SEG7_LUT_6:iseg"
 23. Port Connectivity Checks: "player_2:iPlayer|RemoteComm:iRemote|UART:iUART"
 24. Port Connectivity Checks: "player_2:iPlayer|RemoteComm:iRemote"
 25. Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI"
 26. Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC"
 27. Port Connectivity Checks: "reset_synch:iRST"
 28. Signal Tap Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May  3 11:12:01 2024          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; player_1                                       ;
; Top-level Entity Name           ; player_1                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1134                                           ;
; Total pins                      ; 117                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 6,656                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; player_1           ; player_1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; RemoteComm.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/RemoteComm.sv                                                      ;             ;
; player_2.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/player_2.sv                                                        ;             ;
; SPI_M.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/SPI_M.sv                                                           ;             ;
; reset_synch.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/reset_synch.sv                                                     ;             ;
; player_1.v                                                         ; yes             ; User Verilog HDL File                        ; I:/win/554_git/Submission/SecondaryFPGA/player_1.v                                                         ;             ;
; joystick.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/joystick.sv                                                        ;             ;
; A2D_intf.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/A2D_intf.sv                                                        ;             ;
; uart.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/win/554_git/Submission/SecondaryFPGA/uart.sv                                                            ;             ;
; uart_tx.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/win/554_git/Submission/SecondaryFPGA/uart_tx.sv                                                         ;             ;
; uart_rx.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/win/554_git/Submission/SecondaryFPGA/uart_rx.sv                                                         ;             ;
; seg7_lut_6.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/seg7_lut_6.v                                                       ;             ;
; seg7_lut.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; I:/win/554_git/Submission/SecondaryFPGA/seg7_lut.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                       ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_kb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/altsyncram_kb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                     ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                          ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/win/554_git/Submission/SecondaryFPGA/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sld91f8a9a6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 637             ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 556             ;
;     -- 7 input functions                    ; 3               ;
;     -- 6 input functions                    ; 114             ;
;     -- 5 input functions                    ; 127             ;
;     -- 4 input functions                    ; 93              ;
;     -- <=3 input functions                  ; 219             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 1134            ;
;                                             ;                 ;
; I/O pins                                    ; 117             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 6656            ;
;                                             ;                 ;
; Total DSP Blocks                            ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK2_50~input ;
; Maximum fan-out                             ; 715             ;
; Total fan-out                               ; 6970            ;
; Average fan-out                             ; 3.45            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |player_1                                                                                                                               ; 556 (1)             ; 1134 (0)                  ; 6656              ; 0          ; 117  ; 0            ; |player_1                                                                                                                                                                                                                                                                                                                                            ; player_1                          ; work         ;
;    |SEG7_LUT_6:iseg|                                                                                                                    ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|SEG7_LUT_6:iseg                                                                                                                                                                                                                                                                                                                            ; SEG7_LUT_6                        ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|SEG7_LUT_6:iseg|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|SEG7_LUT_6:iseg|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|SEG7_LUT_6:iseg|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;    |joystick:ijoy|                                                                                                                      ; 81 (34)             ; 82 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|joystick:ijoy                                                                                                                                                                                                                                                                                                                              ; joystick                          ; work         ;
;       |A2D_intf:iADC|                                                                                                                   ; 47 (19)             ; 60 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|joystick:ijoy|A2D_intf:iADC                                                                                                                                                                                                                                                                                                                ; A2D_intf                          ; work         ;
;          |SPI_M:iSPI|                                                                                                                   ; 28 (28)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI                                                                                                                                                                                                                                                                                                     ; SPI_M                             ; work         ;
;    |player_2:iPlayer|                                                                                                                   ; 90 (2)              ; 63 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|player_2:iPlayer                                                                                                                                                                                                                                                                                                                           ; player_2                          ; work         ;
;       |RemoteComm:iRemote|                                                                                                              ; 88 (6)              ; 62 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|player_2:iPlayer|RemoteComm:iRemote                                                                                                                                                                                                                                                                                                        ; RemoteComm                        ; work         ;
;          |UART:iUART|                                                                                                                   ; 82 (0)              ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART                                                                                                                                                                                                                                                                                             ; UART                              ; work         ;
;             |UART_rx:iRX|                                                                                                               ; 40 (40)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX                                                                                                                                                                                                                                                                                 ; UART_rx                           ; work         ;
;             |UART_tx:iTX|                                                                                                               ; 42 (42)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX                                                                                                                                                                                                                                                                                 ; UART_tx                           ; work         ;
;    |reset_synch:iRST|                                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|reset_synch:iRST                                                                                                                                                                                                                                                                                                                           ; reset_synch                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 272 (2)             ; 897 (104)                 ; 6656              ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 270 (0)             ; 793 (0)                   ; 6656              ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 270 (67)            ; 793 (282)                 ; 6656              ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_kb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb84:auto_generated                                                                                                                                                 ; altsyncram_kb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 65 (1)              ; 276 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 52 (0)              ; 260 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 156 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 52 (0)              ; 104 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                             ; cntr_39i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |player_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 52           ; 128          ; 52           ; 6656 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |player_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |player_1|player_2:iPlayer|RemoteComm:iRemote|state ;
+------------+------------+-----------+-------------------------------+
; Name       ; state.IDLE ; state.LOW ; state.HIGH                    ;
+------------+------------+-----------+-------------------------------+
; state.IDLE ; 0          ; 0         ; 0                             ;
; state.HIGH ; 1          ; 0         ; 1                             ;
; state.LOW  ; 1          ; 1         ; 0                             ;
+------------+------------+-----------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |player_1|joystick:ijoy|state                                 ;
+-----------+-----------+----------+----------+-----------+----------+----------+
; Name      ; state.PS2 ; state.Y2 ; state.X2 ; state.PS1 ; state.Y1 ; state.X1 ;
+-----------+-----------+----------+----------+-----------+----------+----------+
; state.X1  ; 0         ; 0        ; 0        ; 0         ; 0        ; 0        ;
; state.Y1  ; 0         ; 0        ; 0        ; 0         ; 1        ; 1        ;
; state.PS1 ; 0         ; 0        ; 0        ; 1         ; 0        ; 1        ;
; state.X2  ; 0         ; 0        ; 1        ; 0         ; 0        ; 1        ;
; state.Y2  ; 0         ; 1        ; 0        ; 0         ; 0        ; 1        ;
; state.PS2 ; 1         ; 0        ; 0        ; 0         ; 0        ; 1        ;
+-----------+-----------+----------+----------+-----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |player_1|joystick:ijoy|A2D_intf:iADC|state      ;
+-------------+------------+------------+-------------+------------+
; Name        ; state.CONV ; state.READ ; state.FIRST ; state.WAIT ;
+-------------+------------+------------+-------------+------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0          ;
; state.FIRST ; 0          ; 0          ; 1           ; 1          ;
; state.READ  ; 0          ; 1          ; 0           ; 1          ;
; state.CONV  ; 1          ; 0          ; 0           ; 1          ;
+-------------+------------+------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |player_1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000 ;
+---------+---------+---------+---------+-------------------------------+
; Name    ; n000.S3 ; n000.S2 ; n000.S1 ; n000.S0                       ;
+---------+---------+---------+---------+-------------------------------+
; n000.S0 ; 0       ; 0       ; 0       ; 0                             ;
; n000.S1 ; 0       ; 0       ; 1       ; 1                             ;
; n000.S2 ; 0       ; 1       ; 0       ; 1                             ;
; n000.S3 ; 1       ; 0       ; 0       ; 1                             ;
+---------+---------+---------+---------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; joystick:ijoy|ps2_val[0]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps2_val[1]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|y2_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|y2_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x2_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x2_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps1_val[0]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps1_val[1]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|y1_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|y1_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x1_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x1_val[1]                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 12 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------+
; Registers Removed During Synthesis                                 ;
+-----------------------------------------------+--------------------+
; Register name                                 ; Reason for Removal ;
+-----------------------------------------------+--------------------+
; joystick:ijoy|state~4                         ; Lost fanout        ;
; joystick:ijoy|state~5                         ; Lost fanout        ;
; joystick:ijoy|state~6                         ; Lost fanout        ;
; joystick:ijoy|A2D_intf:iADC|state~4           ; Lost fanout        ;
; joystick:ijoy|A2D_intf:iADC|state~5           ; Lost fanout        ;
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000~4 ; Lost fanout        ;
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000~5 ; Lost fanout        ;
; Total Number of Removed Registers = 7         ;                    ;
+-----------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1134  ;
; Number of registers using Synchronous Clear  ; 120   ;
; Number of registers using Synchronous Load   ; 161   ;
; Number of registers using Asynchronous Clear ; 448   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 510   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|SS_n                                                                                                                                                                                                                                                                                     ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[0]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|double_flop2                                                                                                                                                                                                                                                         ; 5       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|edge_detect                                                                                                                                                                                                                                                          ; 4       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[1]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|baud_cnt[8]                                                                                                                                                                                                                                                          ; 3       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|baud_cnt[7]                                                                                                                                                                                                                                                          ; 3       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|baud_cnt[5]                                                                                                                                                                                                                                                          ; 3       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|baud_cnt[4]                                                                                                                                                                                                                                                          ; 3       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|baud_cnt[1]                                                                                                                                                                                                                                                          ; 3       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|double_flop1                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[2]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[3]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[4]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[5]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[6]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[7]                                                                                                                                                                                                                                                         ; 1       ;
; player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[8]                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 28                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |player_1|joystick:ijoy|addr[2]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |player_1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n004[15]                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |player_1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n004[10]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |player_1|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n003[0]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|baud_cnt[10] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|bit_cnt[0]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|bit_cnt[3]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |player_1|joystick:ijoy|y2_val[1]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |player_1|joystick:ijoy|x2_val[1]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |player_1|joystick:ijoy|y1_val[1]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |player_1|joystick:ijoy|x1_val[1]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|baud_cnt[4]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|baud_cnt[1]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|baud_cnt[2]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|baud_cnt[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX|shift_reg[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |player_1|player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX|baud_cnt     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |player_1|joystick:ijoy|A2D_intf:iADC|Selector0                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |player_1|player_2:iPlayer|RemoteComm:iRemote|Selector3                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |player_1|joystick:ijoy|A2D_intf:iADC|Selector1                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for joystick:ijoy          ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; on    ; -    ; x1_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; x1_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; y1_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; y1_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; ps1_val[1] ;
; PRESERVE_REGISTER ; on    ; -    ; ps1_val[0] ;
; PRESERVE_REGISTER ; on    ; -    ; x2_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; x2_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; y2_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; y2_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; ps2_val[1] ;
; PRESERVE_REGISTER ; on    ; -    ; ps2_val[0] ;
+-------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 52                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 52                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 177                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 52                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_6:iseg"                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "iDIG[23..12]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "player_2:iPlayer|RemoteComm:iRemote|UART:iUART" ;
+-------------+-------+----------+-------------------------------------------+
; Port        ; Type  ; Severity ; Details                                   ;
+-------------+-------+----------+-------------------------------------------+
; baud[8..7]  ; Input ; Info     ; Stuck at VCC                              ;
; baud[5..4]  ; Input ; Info     ; Stuck at VCC                              ;
; baud[12..9] ; Input ; Info     ; Stuck at GND                              ;
; baud[3..2]  ; Input ; Info     ; Stuck at GND                              ;
; baud[6]     ; Input ; Info     ; Stuck at GND                              ;
; baud[1]     ; Input ; Info     ; Stuck at VCC                              ;
; baud[0]     ; Input ; Info     ; Stuck at GND                              ;
+-------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "player_2:iPlayer|RemoteComm:iRemote" ;
+-------------+--------+----------+-------------------------------+
; Port        ; Type   ; Severity ; Details                       ;
+-------------+--------+----------+-------------------------------+
; cmd[15..10] ; Input  ; Info     ; Stuck at GND                  ;
; resp        ; Output ; Info     ; Explicitly unconnected        ;
+-------------+--------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI"                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; cmd[10..0] ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reset_synch:iRST" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; pll_locked ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 52                  ; 52               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 147                         ;
;     CLR               ; 45                          ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 46                          ;
;     ENA CLR SCLR      ; 19                          ;
;     plain             ; 12                          ;
; arriav_io_obuf        ; 38                          ;
; arriav_lcell_comb     ; 199                         ;
;     arith             ; 37                          ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 160                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 54                          ;
;         5 data inputs ; 26                          ;
;         6 data inputs ; 34                          ;
; boundary_port         ; 139                         ;
;                       ;                             ;
; Max LUT depth         ; 3.20                        ;
; Average LUT depth     ; 1.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                            ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK2_50                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                           ; N/A                                                                                                                                                            ;
; GPIO[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[17]                            ; N/A                                                                                                                                                            ;
; GPIO[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[17]                            ; N/A                                                                                                                                                            ;
; GPIO[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[18]                            ; N/A                                                                                                                                                            ;
; GPIO[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[18]                            ; N/A                                                                                                                                                            ;
; GPIO[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[19]                            ; N/A                                                                                                                                                            ;
; GPIO[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[19]                            ; N/A                                                                                                                                                            ;
; GPIO[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[20]                            ; N/A                                                                                                                                                            ;
; GPIO[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[20]                            ; N/A                                                                                                                                                            ;
; GPIO[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[21]                            ; N/A                                                                                                                                                            ;
; GPIO[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[21]                            ; N/A                                                                                                                                                            ;
; GPIO[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[22]                            ; N/A                                                                                                                                                            ;
; GPIO[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[22]                            ; N/A                                                                                                                                                            ;
; GPIO[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[23]                            ; N/A                                                                                                                                                            ;
; GPIO[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[23]                            ; N/A                                                                                                                                                            ;
; GPIO[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[24]                            ; N/A                                                                                                                                                            ;
; GPIO[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[24]                            ; N/A                                                                                                                                                            ;
; GPIO[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[25]                            ; N/A                                                                                                                                                            ;
; GPIO[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[25]                            ; N/A                                                                                                                                                            ;
; GPIO[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[26]                            ; N/A                                                                                                                                                            ;
; GPIO[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[26]                            ; N/A                                                                                                                                                            ;
; GPIO[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[27]                            ; N/A                                                                                                                                                            ;
; GPIO[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[27]                            ; N/A                                                                                                                                                            ;
; GPIO[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[28]                            ; N/A                                                                                                                                                            ;
; GPIO[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[28]                            ; N/A                                                                                                                                                            ;
; GPIO[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[29]                            ; N/A                                                                                                                                                            ;
; GPIO[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[29]                            ; N/A                                                                                                                                                            ;
; GPIO[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[30]                            ; N/A                                                                                                                                                            ;
; GPIO[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[30]                            ; N/A                                                                                                                                                            ;
; GPIO[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[31]                            ; N/A                                                                                                                                                            ;
; GPIO[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[31]                            ; N/A                                                                                                                                                            ;
; GPIO[32]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[32]                            ; N/A                                                                                                                                                            ;
; GPIO[32]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[32]                            ; N/A                                                                                                                                                            ;
; GPIO[33]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[33]                            ; N/A                                                                                                                                                            ;
; GPIO[33]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[33]                            ; N/A                                                                                                                                                            ;
; GPIO[34]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[34]                            ; N/A                                                                                                                                                            ;
; GPIO[34]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[34]                            ; N/A                                                                                                                                                            ;
; GPIO[35]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[35]                            ; N/A                                                                                                                                                            ;
; GPIO[35]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[35]                            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps1_val[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps1_val[0]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps1_val[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps1_val[0]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps1_val[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps1_val[1]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps1_val[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps1_val[1]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps2_val[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[0]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps2_val[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[0]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps2_val[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[1]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|ps2_val[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[1]            ; N/A                                                                                                                                                            ;
; joystick:ijoy|x1_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|x1_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|x1_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[1]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|x1_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[1]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|x2_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|x2_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|x2_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[1]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|x2_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[1]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y1_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y1_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y1_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[1]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y1_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[1]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y2_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y2_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[0]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y2_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[1]             ; N/A                                                                                                                                                            ;
; joystick:ijoy|y2_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|captured[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|captured[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; player_2:iPlayer|joystick_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[0]            ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[0]            ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[1]            ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|ps2_val[1]            ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y2_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x2_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|y1_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[0]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[1]             ; N/A                                                                                                                                                            ;
; player_2:iPlayer|joystick_data[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; joystick:ijoy|x1_val[1]             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; done                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; done                                ; N/A                                                                                                                                                            ;
; done                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; done                                ; N/A                                                                                                                                                            ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri May  3 11:11:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off player_1 -c player_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file remotecomm.sv
    Info (12023): Found entity 1: RemoteComm File: I:/win/554_git/Submission/SecondaryFPGA/RemoteComm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player_2.sv
    Info (12023): Found entity 1: player_2 File: I:/win/554_git/Submission/SecondaryFPGA/player_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_m.sv
    Info (12023): Found entity 1: SPI_M File: I:/win/554_git/Submission/SecondaryFPGA/SPI_M.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file reset_synch.sv
    Info (12023): Found entity 1: reset_synch File: I:/win/554_git/Submission/SecondaryFPGA/reset_synch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player_1.v
    Info (12023): Found entity 1: player_1 File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file joystick.sv
    Info (12023): Found entity 1: joystick File: I:/win/554_git/Submission/SecondaryFPGA/joystick.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: I:/win/554_git/Submission/SecondaryFPGA/A2D_intf.sv Line: 1
Info (12127): Elaborating entity "player_1" for the top level hierarchy
Warning (10034): Output port "LEDR[8..0]" at player_1.v(44) has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
Warning (10034): Output port "AUD_DACDAT" at player_1.v(18) has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 18
Warning (10034): Output port "AUD_XCK" at player_1.v(20) has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 20
Warning (10034): Output port "FPGA_I2C_SCLK" at player_1.v(29) has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 29
Info (12128): Elaborating entity "reset_synch" for hierarchy "reset_synch:iRST" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 66
Info (12128): Elaborating entity "joystick" for hierarchy "joystick:ijoy" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 74
Warning (10230): Verilog HDL assignment warning at joystick.sv(71): truncated value with size 32 to match size of target (3) File: I:/win/554_git/Submission/SecondaryFPGA/joystick.sv Line: 71
Info (10264): Verilog HDL Case Statement information at joystick.sv(115): all case item expressions in this case statement are onehot File: I:/win/554_git/Submission/SecondaryFPGA/joystick.sv Line: 115
Info (12128): Elaborating entity "A2D_intf" for hierarchy "joystick:ijoy|A2D_intf:iADC" File: I:/win/554_git/Submission/SecondaryFPGA/joystick.sv Line: 49
Warning (10230): Verilog HDL assignment warning at A2D_intf.sv(37): truncated value with size 32 to match size of target (12) File: I:/win/554_git/Submission/SecondaryFPGA/A2D_intf.sv Line: 37
Info (12128): Elaborating entity "SPI_M" for hierarchy "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI" File: I:/win/554_git/Submission/SecondaryFPGA/A2D_intf.sv Line: 96
Info (12128): Elaborating entity "player_2" for hierarchy "player_2:iPlayer" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 78
Warning (10230): Verilog HDL assignment warning at player_2.sv(35): truncated value with size 32 to match size of target (12) File: I:/win/554_git/Submission/SecondaryFPGA/player_2.sv Line: 35
Info (12128): Elaborating entity "RemoteComm" for hierarchy "player_2:iPlayer|RemoteComm:iRemote" File: I:/win/554_git/Submission/SecondaryFPGA/player_2.sv Line: 20
Warning (10036): Verilog HDL or VHDL warning at RemoteComm.sv(18): object "clr_rx_rdy" assigned a value but never read File: I:/win/554_git/Submission/SecondaryFPGA/RemoteComm.sv Line: 18
Warning (10036): Verilog HDL or VHDL warning at RemoteComm.sv(20): object "set_cmd_snt2" assigned a value but never read File: I:/win/554_git/Submission/SecondaryFPGA/RemoteComm.sv Line: 20
Info (10264): Verilog HDL Case Statement information at RemoteComm.sv(77): all case item expressions in this case statement are onehot File: I:/win/554_git/Submission/SecondaryFPGA/RemoteComm.sv Line: 77
Warning (12125): Using design file uart.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UART File: I:/win/554_git/Submission/SecondaryFPGA/uart.sv Line: 1
Info (12128): Elaborating entity "UART" for hierarchy "player_2:iPlayer|RemoteComm:iRemote|UART:iUART" File: I:/win/554_git/Submission/SecondaryFPGA/RemoteComm.sv Line: 33
Warning (12125): Using design file uart_tx.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UART_tx File: I:/win/554_git/Submission/SecondaryFPGA/uart_tx.sv Line: 1
Info (12128): Elaborating entity "UART_tx" for hierarchy "player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_tx:iTX" File: I:/win/554_git/Submission/SecondaryFPGA/uart.sv Line: 17
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(43): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/SecondaryFPGA/uart_tx.sv Line: 43
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(54): truncated value with size 32 to match size of target (13) File: I:/win/554_git/Submission/SecondaryFPGA/uart_tx.sv Line: 54
Warning (12125): Using design file uart_rx.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UART_rx File: I:/win/554_git/Submission/SecondaryFPGA/uart_rx.sv Line: 1
Info (12128): Elaborating entity "UART_rx" for hierarchy "player_2:iPlayer|RemoteComm:iRemote|UART:iUART|UART_rx:iRX" File: I:/win/554_git/Submission/SecondaryFPGA/uart.sv Line: 24
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(41): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Submission/SecondaryFPGA/uart_rx.sv Line: 41
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(51): truncated value with size 32 to match size of target (13) File: I:/win/554_git/Submission/SecondaryFPGA/uart_rx.sv Line: 51
Warning (12125): Using design file seg7_lut_6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT_6 File: I:/win/554_git/Submission/SecondaryFPGA/seg7_lut_6.v Line: 43
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:iseg" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 80
Warning (12125): Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT File: I:/win/554_git/Submission/SecondaryFPGA/seg7_lut.v Line: 43
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:iseg|SEG7_LUT:u0" File: I:/win/554_git/Submission/SecondaryFPGA/seg7_lut_6.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kb84.tdf
    Info (12023): Found entity 1: altsyncram_kb84 File: I:/win/554_git/Submission/SecondaryFPGA/db/altsyncram_kb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: I:/win/554_git/Submission/SecondaryFPGA/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: I:/win/554_git/Submission/SecondaryFPGA/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: I:/win/554_git/Submission/SecondaryFPGA/db/cntr_39i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: I:/win/554_git/Submission/SecondaryFPGA/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: I:/win/554_git/Submission/SecondaryFPGA/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: I:/win/554_git/Submission/SecondaryFPGA/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: I:/win/554_git/Submission/SecondaryFPGA/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: I:/win/554_git/Submission/SecondaryFPGA/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: I:/win/554_git/Submission/SecondaryFPGA/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.03.11:11:51 Progress: Loading sld91f8a9a6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/win/554_git/Submission/SecondaryFPGA/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[33]" and its non-tri-state driver. File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 19
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 30
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 50
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[33]~synth" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 53
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 20
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 29
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 36
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 36
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 36
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 36
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 36
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 36
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 36
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 37
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 37
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 37
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 37
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 37
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 37
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 37
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 38
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 38
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 38
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 38
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 38
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 38
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 38
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 44
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/win/554_git/Submission/SecondaryFPGA/player_1.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 117 of its 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 20 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 24
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 25
    Warning (15610): No output dependent on input pin "CLOCK_50" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 41
    Warning (15610): No output dependent on input pin "SW[0]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[1]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[3]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/win/554_git/Submission/SecondaryFPGA/player_1.v Line: 47
Info (21057): Implemented 1541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 38 bidirectional pins
    Info (21061): Implemented 1367 logic cells
    Info (21064): Implemented 52 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Fri May  3 11:12:01 2024
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/win/554_git/Submission/SecondaryFPGA/player_1.map.smsg.


