<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">ics1_restart_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">ics1_restart</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.ics1_restart_m.html">ics1_restart_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="2" id="i_curr_r_addr">
            <p>i_curr_r_addr</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#4">src/ics1_restart.v, 4:45</a>
            </p>
          </td>
          <td>
            <h4>i_addr</h4>
            <p>
              <a href="instruction_cache.html#i_addr">instruction_cache.i_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#62">src/instruction_cache.v:62</a>
            </p>
          </td>
          <td>
            <h4>o_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr">instruction_cache.ics1_restart_m.o_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#92">src/ics1_restart.v:92</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr">instruction_cache.ics1_restart_m.o_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#99">src/ics1_restart.v:99</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_curr_r_addr_valid">
            <p>i_curr_r_addr_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#5">src/ics1_restart.v, 5:45</a>
            </p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.html#i_valid">instruction_cache.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#63">src/instruction_cache.v:63</a>
            </p>
          </td>
          <td>
            <h4>o_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr_valid">instruction_cache.ics1_restart_m.o_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#93">src/ics1_restart.v:93</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr_valid">instruction_cache.ics1_restart_m.o_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#100">src/ics1_restart.v:100</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="i_prev_r_addr">
            <p>i_prev_r_addr</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#7">src/ics1_restart.v, 7:45</a>
            </p>
          </td>
          <td>
            <h4>ics1_addr_tag_bits</h4>
            <p>
              <a href="instruction_cache.html#ics1_addr_tag_bits">instruction_cache.ics1_addr_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#65">src/instruction_cache.v:65</a>
            </p>
          </td>
          <td>
            <h4>r_prev_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_prev_r_addr">instruction_cache.ics1_restart_m.r_prev_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#62">src/ics1_restart.v:62</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>ics1_addr_set_bits</h4>
            <p>
              <a href="instruction_cache.html#ics1_addr_set_bits">instruction_cache.ics1_addr_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#65">src/instruction_cache.v:65</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>ics1_addr_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.html#ics1_addr_block_offset_bits">instruction_cache.ics1_addr_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#65">src/instruction_cache.v:65</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_prev_r_addr_valid">
            <p>i_prev_r_addr_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#8">src/ics1_restart.v, 8:45</a>
            </p>
          </td>
          <td>
            <h4>ics1_metadata_valid</h4>
            <p>
              <a href="instruction_cache.html#ics1_metadata_valid">instruction_cache.ics1_metadata_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#66">src/instruction_cache.v:66</a>
            </p>
          </td>
          <td>
            <h4>r_prev_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_prev_r_addr_valid">instruction_cache.ics1_restart_m.r_prev_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#63">src/ics1_restart.v:63</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="i_miss_state">
            <p>i_miss_state</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#10">src/ics1_restart.v, 10:45</a>
            </p>
          </td>
          <td>
            <h4>glb_miss_state</h4>
            <p>
              <a href="instruction_cache.html#glb_miss_state">instruction_cache.glb_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#68">src/instruction_cache.v:68</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#w_state">instruction_cache.ics1_restart_m.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#70">src/ics1_restart.v:70</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#w_state">instruction_cache.ics1_restart_m.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#73">src/ics1_restart.v:73</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_miss_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_miss_state">instruction_cache.ics1_restart_m.r_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#52">src/ics1_restart.v:52</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#12">src/ics1_restart.v, 12:45</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.html#clk">instruction_cache.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#70">src/instruction_cache.v:70</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#13">src/ics1_restart.v, 13:45</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.html#arst_n">instruction_cache.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#71">src/instruction_cache.v:71</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#14">src/ics1_restart.v, 14:45</a>
            </p>
          </td>
          <td>
            <h4>ics1_ready</h4>
            <p>
              <a href="instruction_cache.html#ics1_ready">instruction_cache.ics1_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#72">src/instruction_cache.v:72</a>
            </p>
          </td>
          <td>
            <h4>o_curr_r_addr_ready</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_curr_r_addr_ready">instruction_cache.ics1_restart_m.o_curr_r_addr_ready</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#29">src/ics1_restart.v:29</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="6" id="o_r_addr">
            <p>o_r_addr</p>
          </td>
          <td rowspan="6">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#16">src/ics1_restart.v, 16:45</a>
            </p>
          </td>
          <td>
            <p>16'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#85">src/ics1_restart.v:85</a>
            </p>
          </td>
          <td>
            <h4>ics1r_addr</h4>
            <p>
              <a href="instruction_cache.html#ics1r_addr">instruction_cache.ics1r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#74">src/instruction_cache.v:74</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_prev_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_prev_r_addr_valid">instruction_cache.ics1_restart_m.r_prev_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#92">src/ics1_restart.v:92</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_prev_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_prev_r_addr">instruction_cache.ics1_restart_m.r_prev_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#92">src/ics1_restart.v:92</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_curr_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_curr_r_addr">instruction_cache.ics1_restart_m.i_curr_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#92">src/ics1_restart.v:92</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_curr_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_curr_r_addr">instruction_cache.ics1_restart_m.i_curr_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#99">src/ics1_restart.v:99</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>16'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#106">src/ics1_restart.v:106</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="5" id="o_r_addr_valid">
            <p>o_r_addr_valid</p>
          </td>
          <td rowspan="5">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#17">src/ics1_restart.v, 17:45</a>
            </p>
          </td>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#86">src/ics1_restart.v:86</a>
            </p>
          </td>
          <td>
            <h4>ics1r_addr_valid</h4>
            <p>
              <a href="instruction_cache.html#ics1r_addr_valid">instruction_cache.ics1r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#75">src/instruction_cache.v:75</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_prev_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_prev_r_addr_valid">instruction_cache.ics1_restart_m.r_prev_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#93">src/ics1_restart.v:93</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_curr_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_curr_r_addr_valid">instruction_cache.ics1_restart_m.i_curr_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#93">src/ics1_restart.v:93</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_curr_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_curr_r_addr_valid">instruction_cache.ics1_restart_m.i_curr_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#100">src/ics1_restart.v:100</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#107">src/ics1_restart.v:107</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_curr_r_addr_ready">
            <p>o_curr_r_addr_ready</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#19">src/ics1_restart.v, 19:45</a>
            </p>
          </td>
          <td>
            <h4>w_curr_r_addr_ready</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#w_curr_r_addr_ready">instruction_cache.ics1_restart_m.w_curr_r_addr_ready</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#29">src/ics1_restart.v:29</a>
            </p>
          </td>
          <td>
            <h4>ics1r_curr_r_addr_ready</h4>
            <p>
              <a href="instruction_cache.html#ics1r_curr_r_addr_ready">instruction_cache.ics1r_curr_r_addr_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#77">src/instruction_cache.v:77</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_halt">instruction_cache.ics1_restart_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#29">src/ics1_restart.v:29</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ADDR_WIDTH">
            <p>ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#22">src/ics1_restart.v, 22:16</a>
            </p>
          </td>
          <td>
            <p>32'sh10</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#22">src/ics1_restart.v:22</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="STATE_IDLE">
            <p>STATE_IDLE</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#24">src/ics1_restart.v, 24:22</a>
            </p>
          </td>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#24">src/ics1_restart.v:24</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="STATE_RESTARTING">
            <p>STATE_RESTARTING</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#25">src/ics1_restart.v, 25:22</a>
            </p>
          </td>
          <td>
            <p>1'h1</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#25">src/ics1_restart.v:25</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_STATES">
            <p>NUM_STATES</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#26">src/ics1_restart.v, 26:16</a>
            </p>
          </td>
          <td>
            <p>32'sh2</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#26">src/ics1_restart.v:26</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="w_curr_r_addr_ready">
            <p>w_curr_r_addr_ready</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#28">src/ics1_restart.v, 28:9</a>
            </p>
          </td>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#88">src/ics1_restart.v:88</a>
            </p>
          </td>
          <td>
            <h4>o_curr_r_addr_ready</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_curr_r_addr_ready">instruction_cache.ics1_restart_m.o_curr_r_addr_ready</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#29">src/ics1_restart.v:29</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>r_prev_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_prev_r_addr_valid">instruction_cache.ics1_restart_m.r_prev_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#95">src/ics1_restart.v:95</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h1</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#102">src/ics1_restart.v:102</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#109">src/ics1_restart.v:109</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_state">
            <p>r_state</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#31">src/ics1_restart.v, 31:37</a>
            </p>
          </td>
          <td>
            <h4>w_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#w_state">instruction_cache.ics1_restart_m.w_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#39">src/ics1_restart.v:39</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#36">src/ics1_restart.v:36</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="w_state">
            <p>w_state</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#32">src/ics1_restart.v, 32:37</a>
            </p>
          </td>
          <td>
            <h4>i_miss_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_miss_state">instruction_cache.ics1_restart_m.i_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#70">src/ics1_restart.v:70</a>
            </p>
          </td>
          <td>
            <h4>r_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#r_state">instruction_cache.ics1_restart_m.r_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#39">src/ics1_restart.v:39</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_miss_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_miss_state">instruction_cache.ics1_restart_m.i_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#73">src/ics1_restart.v:73</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#76">src/ics1_restart.v:76</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_prev_r_addr">
            <p>r_prev_r_addr</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#43">src/ics1_restart.v, 43:32</a>
            </p>
          </td>
          <td>
            <h4>i_prev_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_prev_r_addr">instruction_cache.ics1_restart_m.i_prev_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#62">src/ics1_restart.v:62</a>
            </p>
          </td>
          <td>
            <h4>o_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr">instruction_cache.ics1_restart_m.o_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#92">src/ics1_restart.v:92</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>16'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#58">src/ics1_restart.v:58</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="r_prev_r_addr_valid">
            <p>r_prev_r_addr_valid</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#44">src/ics1_restart.v, 44:32</a>
            </p>
          </td>
          <td>
            <h4>i_prev_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_prev_r_addr_valid">instruction_cache.ics1_restart_m.i_prev_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#63">src/ics1_restart.v:63</a>
            </p>
          </td>
          <td>
            <h4>o_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr">instruction_cache.ics1_restart_m.o_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#92">src/ics1_restart.v:92</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#59">src/ics1_restart.v:59</a>
            </p>
          </td>
          <td>
            <h4>o_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr_valid">instruction_cache.ics1_restart_m.o_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#93">src/ics1_restart.v:93</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>w_curr_r_addr_ready</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#w_curr_r_addr_ready">instruction_cache.ics1_restart_m.w_curr_r_addr_ready</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#95">src/ics1_restart.v:95</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="r_miss_state">
            <p>r_miss_state</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__ics1_restart.v.html#45">src/ics1_restart.v, 45:32</a>
            </p>
          </td>
          <td>
            <h4>i_miss_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_miss_state">instruction_cache.ics1_restart_m.i_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#52">src/ics1_restart.v:52</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__ics1_restart.v.html#49">src/ics1_restart.v:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>