# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:41 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:30:41 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:41 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:30:42 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:42 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:30:42 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:42 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:30:42 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:43 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:30:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:43 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:30:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:30:44 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:30:44 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:30:45 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:30:45 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:30:46 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:30:46 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:30:47 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:30:47 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:48 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:30:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:48 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:30:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:49 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:30:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:49 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:30:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:49 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:30:50 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:50 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:30:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:50 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:30:51 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:51 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:30:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:51 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:30:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:52 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:30:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:52 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# ** Error: ./shaUnit.sv(43): (vlog-2730) Undefined variable: 'in3'.
# ** Error: (vlog-13069) ./shaUnit.sv(43): near "[": syntax error, unexpected '[', expecting ')'.
# -- Compiling module shaUnit_testbench
# End time: 14:30:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./shaUnit.sv""

do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:19 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:31:19 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:20 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:31:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:20 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:31:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:20 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:31:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:21 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:31:21 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:21 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:31:21 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:21 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:31:21 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:22 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:31:22 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:22 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:31:22 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:23 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:31:23 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:23 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:31:23 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:23 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:31:24 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:24 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:31:24 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:24 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:31:24 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:25 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:31:25 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:25 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:31:25 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:26 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:31:26 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:26 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:31:26 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:26 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:31:27 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:27 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:31:27 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:27 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:31:27 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:28 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:31:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:28 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:31:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:29 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:31:29 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:29 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:31:29 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:30 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:31:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:30 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:31:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:30 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:31:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:31 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:31:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:31 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:31:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:32 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:31:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:32 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:31:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:33 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:31:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:33 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:31:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# ** Error: (vsim-3033) ./shaUnit.sv(43): Instantiation of 'setNewHash' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
#         Searched libraries:
#             C:/EE 470/AES_ACCELERATOR/work
# Loading work.initHash
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 45
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:43 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:32:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:44 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:32:44 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:44 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:32:44 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:44 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:32:45 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:45 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:32:45 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:45 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:32:45 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:46 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:32:46 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:46 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:32:46 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:46 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:32:46 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:47 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:32:47 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:47 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:32:47 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:48 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:32:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:48 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:32:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:48 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:32:49 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:49 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:32:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:49 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:32:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:50 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:32:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:50 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:32:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:51 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:32:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:51 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:32:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:51 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:32:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:52 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:32:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:52 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:32:53 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:53 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:32:53 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:53 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:32:54 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:54 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:32:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:54 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:32:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:55 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:32:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:55 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:32:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:56 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:32:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:56 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:32:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:56 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:32:57 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:57 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:32:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:57 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:32:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# ** Error: (vsim-3033) ./shaUnit.sv(43): Instantiation of 'setHashes' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
#         Searched libraries:
#             C:/EE 470/AES_ACCELERATOR/work
# Loading work.initHash
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 45
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:30 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:33:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:30 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:33:31 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:31 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:33:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:31 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:33:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:32 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:33:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:32 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:33:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:32 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:33:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:33 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:33:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:33 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:33:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:33 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:33:34 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:34 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:33:34 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:34 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:33:34 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:35 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:33:35 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:35 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:33:35 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:36 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:33:36 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:36 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:33:36 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:36 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:33:36 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:37 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:33:37 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:37 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:33:37 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:38 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:33:38 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:38 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:33:38 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:39 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:33:39 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:39 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:33:39 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:39 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:33:39 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:40 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:33:40 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:40 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:33:40 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:41 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:33:41 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:41 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:33:41 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:42 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:33:42 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:42 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:33:42 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:43 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:33:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:43 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:33:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:43 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:33:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:44 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:33:44 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# ** Error: (vsim-3033) ./shaUnit.sv(43): Instantiation of 'setHashes' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
#         Searched libraries:
#             C:/EE 470/AES_ACCELERATOR/work
# Loading work.initHash
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 45
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:35:04 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:35:04 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:35:05 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:05 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:35:05 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:05 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:35:05 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:05 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:35:06 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:06 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:35:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:06 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:35:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:07 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:35:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:07 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:35:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:08 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:35:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:08 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:35:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:08 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:35:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:09 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:35:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:09 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:35:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:10 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:35:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:10 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:35:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:11 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:35:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:11 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:35:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:11 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:35:12 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:12 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:35:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:12 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:35:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:13 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:35:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:13 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:35:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:14 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:35:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:14 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:35:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:15 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:35:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:15 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:35:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:15 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:35:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:16 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:35:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:16 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:35:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:35:17 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:35:17 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:35:18 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# ** Error: (vsim-3033) ./shaUnit.sv(43): Instantiation of 'setHashes' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
#         Searched libraries:
#             C:/EE 470/AES_ACCELERATOR/work
# Loading work.initHash
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 45
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:49 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:35:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:49 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:35:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:49 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:35:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:50 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:35:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:50 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:35:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:50 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:35:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:51 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:35:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:51 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:35:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:51 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:35:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:52 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:35:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:52 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:35:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:52 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:35:53 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:53 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:35:53 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:53 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:35:53 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:54 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:35:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:54 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:35:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:55 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:35:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:55 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:35:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:56 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:35:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:56 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:35:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:56 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:35:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:57 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:35:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:57 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:35:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:58 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:35:58 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:58 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:35:58 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:59 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:35:59 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:59 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:35:59 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:59 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:36:00 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:00 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:36:00 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:00 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:36:00 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:01 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:36:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:01 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:36:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:02 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:36:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:02 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:36:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:03 on May 24,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:36:03 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in ex for port 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in ex for port 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Warning: (vsim-3017) ./EXEC.sv(19): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Error: (vsim-8378) ./EXEC.sv(19): Port size (3) does not match connection size (4) for implicit .name connection port 'shaOp'. The port definition is at: ./shaUnit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Warning: (vsim-3722) ./EXEC.sv(19): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./EXEC.sv(19): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3015) ./shaUnit.sv(43): [PCDPC] - Port size (64) does not match connection size (128) for port 'in3'. The port definition is at: ./setHashes.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha/set_hash File: ./setHashes.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:06 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:37:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:06 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:37:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:07 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:37:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:07 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:37:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:07 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:37:08 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:08 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:37:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:08 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:37:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:09 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:37:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:09 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:37:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:09 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:37:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:10 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:37:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:10 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:37:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:11 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:37:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:11 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:37:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:12 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:37:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:12 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:37:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:37:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:37:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:37:14 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:37:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:37:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:37:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:37:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:16 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:37:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:16 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# ** Error: ./shaUnit.sv(91): (vlog-2730) Undefined variable: 'op'.
# End time: 14:37:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./shaUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:47 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:37:47 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:48 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:37:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:48 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:37:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:48 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:37:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:49 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:37:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:49 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:37:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:50 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:37:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:50 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:37:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:50 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:37:51 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:51 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:37:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:51 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:37:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:52 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:37:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:52 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:37:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:53 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:37:53 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:53 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:37:53 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:54 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:37:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:54 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:37:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:55 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:37:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:55 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:37:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:55 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:37:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:56 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:37:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:56 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:37:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:57 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:37:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:57 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:37:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:58 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# ** Error: ./shaUnit.sv(112): (vlog-2730) Undefined variable: 'op'.
# End time: 14:37:58 on May 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./shaUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:38 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:38:38 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:39 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:38:39 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:39 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:38:39 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:39 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:38:39 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:40 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:38:40 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:40 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:38:40 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:41 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:38:41 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:41 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:38:41 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:41 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:38:41 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:42 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:38:42 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:42 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:38:42 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:43 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:38:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:43 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:38:43 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:38:44 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:38:44 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:38:45 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:38:45 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:38:45 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:38:46 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:38:46 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:38:47 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:38:47 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:38:48 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:38:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:38:48 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:49 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:38:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:49 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:38:49 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:38:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:38:50 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:38:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:38:51 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:52 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:38:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:52 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:38:52 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:53 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:38:53 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:53 on May 24,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:38:53 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in ex for port 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in ex for port 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Warning: (vsim-3017) ./EXEC.sv(19): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Error: (vsim-8378) ./EXEC.sv(19): Port size (3) does not match connection size (4) for implicit .name connection port 'shaOp'. The port definition is at: ./shaUnit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Warning: (vsim-3722) ./EXEC.sv(19): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./EXEC.sv(19): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3015) ./shaUnit.sv(43): [PCDPC] - Port size (64) does not match connection size (128) for port 'in3'. The port definition is at: ./setHashes.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha/set_hash File: ./setHashes.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:07 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:42:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:08 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:42:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:08 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:42:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:08 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:42:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:09 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:42:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:09 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:42:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:09 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:42:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:10 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:42:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:10 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:42:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:11 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:42:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:11 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:42:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:11 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:42:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:12 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:42:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:12 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:42:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:42:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:42:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:42:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:42:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:42:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:42:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:42:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:42:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:42:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:17 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:42:17 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:17 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:42:17 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:18 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:42:18 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:18 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:42:18 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:19 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:42:19 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:19 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:42:19 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:19 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:42:19 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:20 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:42:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:20 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:42:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:21 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:42:21 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:21 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:42:21 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:22 on May 24,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:42:22 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# ** Error: (vsim-8378) ./EXEC.sv(20): Port size (3) does not match connection size (4) for implicit .name connection port 'shaOp'. The port definition is at: ./shaUnit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
# ** Warning: (vsim-3015) ./shaUnit.sv(43): [PCDPC] - Port size (64) does not match connection size (128) for port 'in3'. The port definition is at: ./setHashes.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha/set_hash File: ./setHashes.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:01 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:44:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:01 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:44:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:02 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:44:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:02 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:44:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:03 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:44:03 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:03 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:44:03 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:03 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:44:03 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:04 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:44:04 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:04 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:44:04 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:05 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:44:05 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:05 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:44:05 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:05 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:44:05 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:06 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:44:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:06 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:44:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:07 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# ** Error: ./crypto_accelerator.sv(13): In, out, or inout does not appear in port list: shaOp.
# -- Compiling module crypto_testbench
# End time: 14:44:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 21
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./crypto_accelerator.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:22 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:44:22 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:22 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:44:23 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:44:23 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:44:23 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:24 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:44:24 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:24 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:44:24 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:24 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:44:24 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:25 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:44:25 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:25 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:44:25 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:25 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:44:26 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:26 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:44:26 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:26 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:44:26 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:27 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:44:27 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:27 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:44:27 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:28 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:44:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:28 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:44:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:28 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:44:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:29 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:44:29 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:29 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:44:29 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:30 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:44:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:30 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:44:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:31 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:44:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:31 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:44:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:31 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:44:32 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:32 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:44:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:32 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:44:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:33 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:44:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:33 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:44:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:34 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:44:34 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:34 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:44:34 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:34 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:44:35 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:35 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:44:35 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:35 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:44:35 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:36 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:44:36 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:36 on May 24,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:44:36 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# ** Error: (vsim-8378) ./crypto_accelerator.sv(28): Port size (4) does not match connection size (3) for implicit .name connection port 'shaOp'. The port definition is at: ./RF.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf File: ./RF.sv
# ** Error: (vsim-8378) ./RF.sv(19): Port size (3) does not match connection size (4) for implicit .name connection port 'shaOp'. The port definition is at: ./controlLogic.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Warning: (vsim-3015) ./shaUnit.sv(43): [PCDPC] - Port size (64) does not match connection size (128) for port 'in3'. The port definition is at: ./setHashes.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha/set_hash File: ./setHashes.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:47:25 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:47:25 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:47:25 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:47:26 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:47:26 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:47:26 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:47:27 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:47:27 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:47:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:47:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:47:28 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:29 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:47:29 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:29 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:47:29 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:30 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:47:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:30 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:47:30 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:31 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:47:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:31 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:47:31 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:32 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:47:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:32 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:47:32 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:33 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:47:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:33 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:47:33 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:33 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:47:34 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:34 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:47:34 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:34 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:47:34 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:35 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# ** Error: ./shaUnit.sv(112): (vlog-2730) Undefined variable: 'shaOps'.
# End time: 14:47:35 on May 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./shaUnit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:54 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:47:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:54 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:47:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:54 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:47:54 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:55 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:47:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:55 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:47:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:55 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:47:55 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:56 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:47:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:56 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:47:56 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:56 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:47:57 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:57 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:47:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:57 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:47:57 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:58 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:47:58 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:58 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:47:58 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:59 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:47:59 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:59 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:47:59 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:00 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:48:00 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:00 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:48:00 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:00 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:48:00 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:01 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:48:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:01 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:48:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:02 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:48:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:02 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:48:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:03 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:48:03 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:03 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:48:03 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:04 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:48:04 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:04 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:48:04 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:04 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:48:04 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:05 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:48:05 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:05 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:48:05 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:06 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:48:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:06 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:48:06 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:07 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:48:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:07 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:48:07 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:08 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:48:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:08 on May 24,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:48:08 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(592): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(571): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(547): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(528): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(492): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(473): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(448): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(428): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(409): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(390): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(371): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(352): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(332): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(310): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(292): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(261): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(241): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(222): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(204): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(185): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(157): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(138): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(117): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(95): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# ** Error (suppressible): (vsim-12003) ./controlLogic.sv(77): Variable '/crypto_testbench/DUT/rf/cl/shaOp' written by continuous and procedural assignments. See ./RF.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/rf/cl File: ./controlLogic.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:09 on May 24,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:50:09 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:09 on May 24,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:50:10 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:10 on May 24,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:50:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:10 on May 24,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:50:10 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:11 on May 24,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:50:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:11 on May 24,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:50:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:11 on May 24,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:50:11 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:12 on May 24,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:50:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:12 on May 24,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:50:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:12 on May 24,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:50:12 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:13 on May 24,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:50:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:13 on May 24,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:50:13 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:14 on May 24,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:50:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:14 on May 24,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:50:14 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:15 on May 24,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:50:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:15 on May 24,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:50:15 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:16 on May 24,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:50:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:16 on May 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:50:16 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:16 on May 24,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:50:17 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:17 on May 24,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:50:17 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:17 on May 24,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:50:17 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:18 on May 24,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:50:18 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:18 on May 24,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:50:18 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:19 on May 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:50:19 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:19 on May 24,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:50:19 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:20 on May 24,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:50:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:20 on May 24,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:50:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:20 on May 24,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:50:20 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:21 on May 24,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:50:21 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:21 on May 24,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:50:21 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:22 on May 24,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:50:22 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:22 on May 24,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:50:22 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:23 on May 24,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:50:23 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:23 on May 24,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:50:23 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:24 on May 24,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:50:24 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:31:40 on May 24,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: AES_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:13 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 13:01:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:13 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 13:01:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:14 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 13:01:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:14 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 13:01:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:15 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 13:01:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:15 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 13:01:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:16 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 13:01:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:16 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 13:01:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:17 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 13:01:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:17 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 13:01:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:17 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 13:01:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:18 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 13:01:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:18 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 13:01:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:19 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 13:01:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:19 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 13:01:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:19 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 13:01:20 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:20 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 13:01:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:20 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:01:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:21 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 13:01:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:21 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 13:01:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:22 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 13:01:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:22 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:01:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:22 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:01:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:23 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:01:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:23 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 13:01:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:24 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 13:01:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:24 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 13:01:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:24 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 13:01:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:25 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 13:01:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:25 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 13:01:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:26 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 13:01:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:26 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 13:01:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:26 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 13:01:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:27 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 13:01:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:27 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 13:01:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:01:29 on May 25,2025, Elapsed time: 22:29:49
# Errors: 38, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 13:01:29 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: AES_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:36 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 13:34:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:36 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 13:34:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:36 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 13:34:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:37 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 13:34:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:37 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 13:34:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:37 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 13:34:38 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:38 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 13:34:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:38 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 13:34:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:39 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 13:34:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:39 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 13:34:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:40 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 13:34:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:40 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 13:34:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:41 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 13:34:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:41 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 13:34:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:42 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 13:34:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:42 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 13:34:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:42 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# ** Error: (vlog-13069) ./instrDec.sv(27): near ",": syntax error, unexpected ',', expecting '}'.
# End time: 13:34:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instrDec.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:08 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 13:35:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 13:35:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 13:35:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:09 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 13:35:10 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 13:35:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:10 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 13:35:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:11 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 13:35:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:11 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 13:35:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:11 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 13:35:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:12 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 13:35:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:12 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 13:35:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:13 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 13:35:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:13 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 13:35:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:14 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 13:35:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:14 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 13:35:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 13:35:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# ** Error: (vlog-13069) ./instrDec.sv(27): near ",": syntax error, unexpected ',', expecting '}'.
# End time: 13:35:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instrDec.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 13:39:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 13:39:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:00 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 13:39:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:01 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 13:39:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:01 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 13:39:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:01 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 13:39:02 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:02 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 13:39:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:02 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 13:39:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:03 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 13:39:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:03 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 13:39:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:04 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 13:39:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:04 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 13:39:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:05 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 13:39:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:05 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 13:39:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:05 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 13:39:06 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:06 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 13:39:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:06 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 13:39:07 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:07 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:39:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:07 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 13:39:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:08 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 13:39:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:08 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 13:39:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:09 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:39:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:09 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:39:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:10 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# ** Error: ./programCounter.sv(1): (vlog-2730) Undefined variable: 'branchOffset'.
# ** Error: ./programCounter.sv(1): Identifier must be declared with a port mode: branchOffset.
# End time: 13:39:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./programCounter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 13:39:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 13:39:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 13:39:47 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 13:39:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 13:39:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 13:39:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 13:39:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 13:39:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:49 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 13:39:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:49 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 13:39:50 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:50 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 13:39:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:50 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 13:39:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:51 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 13:39:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:51 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 13:39:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:52 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 13:39:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:52 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 13:39:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:53 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 13:39:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:53 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:39:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:53 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 13:39:54 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:54 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 13:39:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:54 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 13:39:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:55 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:39:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:55 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:39:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:56 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:39:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:56 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 13:39:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:57 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 13:39:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:57 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 13:39:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:58 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 13:39:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:58 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 13:39:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:59 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 13:39:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:59 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 13:39:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:59 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 13:40:00 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:00 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 13:40:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:00 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 13:40:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 13:40:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:40:06 on May 25,2025, Elapsed time: 0:38:37
# Errors: 13, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 13:40:07 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: AES_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:33 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 13:48:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:33 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 13:48:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:33 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 13:48:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:34 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 13:48:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:34 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 13:48:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:34 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 13:48:35 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:35 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 13:48:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:35 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 13:48:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:36 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 13:48:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:36 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 13:48:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:37 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 13:48:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:37 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 13:48:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:38 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 13:48:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:38 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 13:48:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:39 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 13:48:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:39 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 13:48:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:39 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 13:48:40 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:40 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:48:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:40 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 13:48:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:41 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 13:48:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:41 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 13:48:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:42 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:48:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:42 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:48:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:43 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:48:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:43 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 13:48:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:44 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 13:48:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:44 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 13:48:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:45 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 13:48:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:45 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 13:48:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 13:48:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 13:48:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:47 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 13:48:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:47 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 13:48:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:47 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 13:48:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:48 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 13:48:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:48:49 on May 25,2025, Elapsed time: 0:08:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 13:48:50 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: AES_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:25 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:01:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:25 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:01:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:25 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:01:26 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:26 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:01:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:26 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:01:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:01:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:01:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:01:28 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:28 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:01:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:28 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:01:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:29 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:01:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:29 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:01:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:30 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:01:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:30 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:01:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:31 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:01:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:31 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:01:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:31 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:01:32 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:32 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:01:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:32 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:01:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:33 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:01:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:33 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# ** Warning: ./controlLogic.sv(50): (vlog-2999) Enum literal 'LOAD' width (7) must match enum's witdth(3).
# ** Error: ./controlLogic.sv(46): (vlog-2999) Enum literal 'AES_CRYPTO' width (7) must match enum's witdth(3).
# ** Error: ./controlLogic.sv(47): (vlog-2999) Enum literal 'SHA_CRYPTO' width (7) must match enum's witdth(3).
# ** Error: ./controlLogic.sv(48): (vlog-2999) Enum literal 'R_TYPE' width (7) must match enum's witdth(3).
# ** Error: ./controlLogic.sv(49): (vlog-2999) Enum literal 'I_TYPE' width (7) must match enum's witdth(3).
# ** Error: ./controlLogic.sv(51): (vlog-2999) Enum literal 'STUR' width (7) must match enum's witdth(3).
# End time: 14:01:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controlLogic.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:24 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:16:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:25 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:16:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:25 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:16:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:25 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:16:26 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:26 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:16:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:26 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:16:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:27 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:16:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:27 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:16:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:28 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:16:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:28 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:16:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:28 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:16:29 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:29 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:16:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:29 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:16:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:30 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:16:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:30 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:16:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:31 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:16:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:31 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:16:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:32 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:16:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:32 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:16:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:33 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:16:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:33 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# ** Error: (vlog-13069) ./controlLogic.sv(55): near ";": syntax error, unexpected ';', expecting ',' or '}'.
# ** Error: ./controlLogic.sv(70): (vlog-13205) Syntax error found in the scope following 'encryption'. Is there a missing '::'?
# End time: 14:16:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controlLogic.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:54 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:16:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:54 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:16:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:55 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:16:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:55 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:16:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:56 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:16:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:56 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:16:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:57 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:16:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:57 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:16:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:16:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:16:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:16:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:16:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:16:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:00 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:17:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:00 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:17:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:01 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:17:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:01 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:17:02 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:02 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:17:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:02 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:17:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:03 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:17:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:03 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:17:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:04 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:17:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:04 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:17:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:05 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:17:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:05 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:17:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:06 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:17:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:06 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:17:07 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:07 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:17:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:07 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:17:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:08 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:17:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:08 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:17:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:09 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:17:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:09 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:17:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:10 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:17:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:10 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:17:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:17:12 on May 25,2025, Elapsed time: 0:28:22
# Errors: 13, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:17:12 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:27 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:20:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:27 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:20:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:27 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:20:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:28 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:20:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:28 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:20:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:29 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:20:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:29 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:20:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:30 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:20:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:30 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:20:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:31 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:20:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:31 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:20:32 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:32 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:20:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:33 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:20:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:33 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:20:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:34 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:20:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:34 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:20:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:34 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:20:35 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:35 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:20:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:36 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:20:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:36 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:20:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:37 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:20:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:37 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:20:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:38 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:20:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:38 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:20:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:39 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:20:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:39 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:20:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:40 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:20:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:40 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:20:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:41 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:20:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:41 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:20:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:42 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:20:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:42 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:20:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:43 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:20:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:43 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:20:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:44 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:20:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:20:45 on May 25,2025, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:20:46 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:56 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:22:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:56 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:22:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:57 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:22:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:57 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:22:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:57 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:22:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:58 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:22:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:58 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:22:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:59 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:22:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:59 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:22:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:00 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:23:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:00 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:23:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:01 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:23:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:01 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:23:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:01 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:23:02 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:02 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:23:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:02 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:23:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:03 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:23:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:03 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:23:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:04 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:23:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:04 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:23:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:05 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:23:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:05 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:23:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:06 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:23:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:06 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:23:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:07 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:23:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:07 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:23:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:07 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:23:08 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:08 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:23:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:08 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:23:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:09 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:23:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:09 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:23:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:10 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:23:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:10 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:23:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:11 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:23:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:11 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:23:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:23:13 on May 25,2025, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:23:13 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:45:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:45:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:53 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:45:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:53 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:45:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:53 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:45:54 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:54 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:45:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:54 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:45:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:55 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:45:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:55 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:45:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:56 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:45:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:56 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:45:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:57 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:45:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:57 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:45:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:58 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:45:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:58 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:45:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:58 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:45:59 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:59 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:45:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:59 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:46:00 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:00 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:46:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:00 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:46:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:01 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:46:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:01 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:46:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:02 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:46:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:02 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:46:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:03 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:46:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:03 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:46:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:04 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:46:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:04 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:46:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:04 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:46:05 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:05 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:46:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:05 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:46:06 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:06 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:46:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:06 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:46:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:07 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:46:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:07 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:46:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:46:09 on May 25,2025, Elapsed time: 0:22:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:46:09 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:00 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:49:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:01 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:49:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:01 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:49:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:01 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:49:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:02 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:49:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:02 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:49:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:03 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:49:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:03 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:49:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:03 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:49:04 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:04 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:49:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:04 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:49:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:49:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:49:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:06 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:49:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:06 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:49:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:07 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:49:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:07 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:49:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:49:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:49:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:49:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:49:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:49:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:49:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:49:11 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:11 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:49:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:11 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:49:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:12 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:49:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:12 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:49:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:13 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:49:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:13 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:49:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:14 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:49:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:14 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:49:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:49:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:49:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:49:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:17 on May 25,2025, Elapsed time: 0:03:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:49:18 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:23 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 14:50:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:24 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 14:50:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:24 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 14:50:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:24 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 14:50:25 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:25 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 14:50:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:25 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 14:50:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:26 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 14:50:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:26 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 14:50:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:27 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 14:50:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:27 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 14:50:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:27 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 14:50:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 14:50:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 14:50:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 14:50:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:29 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 14:50:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:29 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 14:50:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:30 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 14:50:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:30 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:50:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:31 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 14:50:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:31 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 14:50:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:32 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 14:50:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:32 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:50:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:32 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 14:50:33 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:33 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:50:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:33 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 14:50:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:34 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 14:50:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:34 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 14:50:35 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:35 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 14:50:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:35 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 14:50:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:36 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 14:50:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:36 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 14:50:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:36 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 14:50:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:37 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 14:50:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:37 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 14:50:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:38 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 14:50:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:39 on May 25,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 14:50:39 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:26 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 15:14:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:26 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 15:14:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:26 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 15:14:27 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:27 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 15:14:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:27 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 15:14:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:27 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 15:14:28 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:28 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 15:14:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:28 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 15:14:29 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:29 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 15:14:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:29 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 15:14:30 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:30 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 15:14:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:30 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 15:14:31 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:31 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 15:14:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:31 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 15:14:32 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:32 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 15:14:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:32 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 15:14:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:33 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 15:14:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:33 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:14:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:34 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 15:14:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:34 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 15:14:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:35 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 15:14:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:35 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:14:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:36 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 15:14:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:36 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:14:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:36 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 15:14:37 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:37 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 15:14:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:37 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 15:14:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 15:14:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 15:14:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:39 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 15:14:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:39 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 15:14:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:40 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 15:14:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:40 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 15:14:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:41 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 15:14:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:41 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 15:14:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:14:43 on May 25,2025, Elapsed time: 0:24:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 15:14:43 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:04 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 15:16:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:04 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 15:16:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:05 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 15:16:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:05 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 15:16:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:05 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 15:16:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:06 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 15:16:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:06 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 15:16:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:06 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 15:16:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:07 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 15:16:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:07 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 15:16:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:08 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 15:16:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:08 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 15:16:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:09 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 15:16:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:09 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 15:16:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:10 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 15:16:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:10 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 15:16:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:10 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 15:16:11 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:11 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:16:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:11 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 15:16:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:12 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 15:16:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:12 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 15:16:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:12 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:16:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:13 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 15:16:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:13 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:16:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:13 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 15:16:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:13 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 15:16:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:14 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 15:16:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:14 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 15:16:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 15:16:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 15:16:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 15:16:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 15:16:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 15:16:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 15:16:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 15:16:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:16:18 on May 25,2025, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 15:16:18 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:25 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 15:17:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:26 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 15:17:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:26 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 15:17:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:26 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 15:17:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:27 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 15:17:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:27 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 15:17:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:27 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 15:17:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:27 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 15:17:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:28 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 15:17:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:28 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 15:17:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:29 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 15:17:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:29 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 15:17:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:29 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 15:17:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:30 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 15:17:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:30 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 15:17:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:31 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 15:17:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:31 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 15:17:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:31 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:17:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:32 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 15:17:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:32 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 15:17:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:32 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 15:17:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:17:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 15:17:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:17:34 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 15:17:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 15:17:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 15:17:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 15:17:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 15:17:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 15:17:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 15:17:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:37 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 15:17:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:37 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 15:17:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:37 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 15:17:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:38 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 15:17:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:17:38 on May 25,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 15:17:39 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:57 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 15:20:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:57 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 15:20:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:57 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 15:20:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:58 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 15:20:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:58 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 15:20:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:58 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 15:20:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:59 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 15:20:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:59 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 15:20:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:59 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 15:20:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:59 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 15:20:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:00 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 15:21:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:00 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 15:21:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:01 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 15:21:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:01 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 15:21:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:01 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 15:21:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:01 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 15:21:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:02 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 15:21:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:02 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:21:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:03 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 15:21:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:03 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 15:21:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:03 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 15:21:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:04 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:21:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:04 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 15:21:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:04 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:21:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:05 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 15:21:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:05 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 15:21:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:06 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 15:21:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:06 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 15:21:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:06 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 15:21:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:07 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 15:21:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:07 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 15:21:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:07 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 15:21:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:08 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 15:21:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:08 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 15:21:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:09 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 15:21:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:21:09 on May 25,2025, Elapsed time: 0:03:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 15:21:10 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:20 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 15:24:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:20 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 15:24:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:21 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 15:24:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:21 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 15:24:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:21 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 15:24:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:22 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 15:24:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:22 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 15:24:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:22 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 15:24:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:23 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 15:24:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:23 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 15:24:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:23 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 15:24:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:24 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 15:24:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:24 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 15:24:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:24 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 15:24:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:25 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 15:24:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:25 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 15:24:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:25 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 15:24:26 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:26 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:24:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:26 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 15:24:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 15:24:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 15:24:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:27 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:24:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 15:24:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:24:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 15:24:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 15:24:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 15:24:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:30 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 15:24:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:30 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 15:24:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:30 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 15:24:31 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:31 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 15:24:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:31 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 15:24:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:32 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 15:24:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:32 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 15:24:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:32 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 15:24:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:24:33 on May 25,2025, Elapsed time: 0:03:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 15:24:34 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 15:25:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:07 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 15:25:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:08 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 15:25:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:08 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 15:25:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:08 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 15:25:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:09 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 15:25:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:09 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 15:25:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:09 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 15:25:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:09 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 15:25:10 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 15:25:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 15:25:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:10 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 15:25:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:11 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 15:25:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:11 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 15:25:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:11 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 15:25:12 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:12 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 15:25:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:12 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 15:25:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:13 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:25:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:13 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 15:25:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:13 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 15:25:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:14 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 15:25:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:14 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:25:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:15 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 15:25:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:15 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 15:25:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:15 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 15:25:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:16 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 15:25:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:16 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 15:25:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:16 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 15:25:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:17 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 15:25:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:17 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 15:25:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:18 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 15:25:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:18 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 15:25:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:18 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 15:25:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:19 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 15:25:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:19 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 15:25:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:25:20 on May 25,2025, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 15:25:20 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:32 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 16:38:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:33 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 16:38:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:33 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 16:38:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:33 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 16:38:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:34 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# ** Error: ./registerFile.sv(5): In, out, or inout does not appear in port list: ReadReg3.
# -- Compiling module registerFile_testbench
# End time: 16:38:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./registerFile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:06 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 16:39:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:07 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 16:39:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:07 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 16:39:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:07 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 16:39:08 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:08 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 16:39:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:08 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 16:39:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:09 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 16:39:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:09 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 16:39:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:10 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 16:39:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:10 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 16:39:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:11 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 16:39:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:11 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 16:39:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:12 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 16:39:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:12 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 16:39:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:13 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 16:39:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:13 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 16:39:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:14 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 16:39:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:14 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:39:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:15 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# ** Error: ./RF.sv(11): In, out, or inout does not appear in port list: ReadData3.
# End time: 16:39:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 25
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./RF.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:52 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 16:40:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:52 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 16:40:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 16:40:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 16:40:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:53 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 16:40:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:54 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 16:40:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:54 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 16:40:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:55 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 16:40:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:55 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 16:40:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:56 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 16:40:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:56 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 16:40:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:57 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 16:40:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:57 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 16:40:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:57 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 16:40:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:58 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 16:40:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:58 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 16:40:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:59 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 16:40:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:59 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:40:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:00 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 16:41:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:00 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 16:41:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:01 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 16:41:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:01 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:41:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:02 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 16:41:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:02 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:41:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:03 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 16:41:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:03 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 16:41:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:04 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 16:41:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:04 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 16:41:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:04 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 16:41:05 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:05 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 16:41:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:05 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 16:41:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:06 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 16:41:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:06 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 16:41:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:07 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 16:41:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:07 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 16:41:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:12 on May 25,2025, Elapsed time: 1:15:52
# Errors: 8, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 16:41:13 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:13 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 16:42:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:13 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 16:42:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:13 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 16:42:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:14 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 16:42:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:14 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 16:42:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:14 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 16:42:15 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:15 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 16:42:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:15 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 16:42:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:16 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 16:42:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:16 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 16:42:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:17 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 16:42:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:17 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 16:42:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:18 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 16:42:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:18 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 16:42:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:19 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 16:42:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:19 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 16:42:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 16:42:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:20 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:42:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:21 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 16:42:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:21 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 16:42:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:22 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 16:42:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:22 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:42:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:23 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 16:42:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:23 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:42:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:23 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 16:42:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:24 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 16:42:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:24 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 16:42:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:25 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 16:42:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:25 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 16:42:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:26 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 16:42:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:26 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 16:42:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:27 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 16:42:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:27 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 16:42:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:28 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 16:42:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:28 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 16:42:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:42:29 on May 25,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 16:42:30 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: AES_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:38 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 16:44:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:38 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 16:44:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:38 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 16:44:39 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:39 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 16:44:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:39 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 16:44:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:40 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 16:44:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:40 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 16:44:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:40 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 16:44:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:41 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 16:44:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:41 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 16:44:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:42 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 16:44:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:42 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 16:44:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:43 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 16:44:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:43 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 16:44:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:44 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 16:44:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:44 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 16:44:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:45 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 16:44:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:45 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:44:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:45 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 16:44:46 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 16:44:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 16:44:47 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:44:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 16:44:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:48 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:44:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:48 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 16:44:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 16:44:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 16:44:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:50 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 16:44:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:50 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 16:44:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:51 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 16:44:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:51 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 16:44:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:52 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 16:44:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:52 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 16:44:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:52 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 16:44:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:53 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 16:44:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:44:54 on May 25,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 16:44:55 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: AES_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(68)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 68
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:51 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 18:46:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:51 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 18:46:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:51 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 18:46:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:52 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 18:46:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:52 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 18:46:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:52 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 18:46:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:53 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 18:46:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:53 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 18:46:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:53 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 18:46:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:53 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 18:46:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:54 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 18:46:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:54 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 18:46:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:55 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 18:46:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:55 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 18:46:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:55 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 18:46:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:56 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 18:46:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:56 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 18:46:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:56 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:46:57 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:57 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 18:46:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:57 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 18:46:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:58 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 18:46:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:58 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:46:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:58 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 18:46:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:59 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:46:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:59 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 18:46:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:00 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 18:47:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:00 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 18:47:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:00 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 18:47:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:01 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 18:47:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:01 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 18:47:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:02 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 18:47:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:02 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 18:47:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:02 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 18:47:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 18:47:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 18:47:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:47:08 on May 25,2025, Elapsed time: 2:02:13
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 18:47:09 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
add wave -position 10  sim:/crypto_testbench/DUT/ex/sha/word_mem/word_rom
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:19 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 18:49:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:19 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 18:49:20 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:20 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 18:49:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:20 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 18:49:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:20 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 18:49:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:21 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 18:49:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:21 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 18:49:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:21 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 18:49:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:22 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 18:49:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:22 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 18:49:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:22 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 18:49:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:23 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 18:49:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:23 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 18:49:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:23 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 18:49:24 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:24 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 18:49:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:24 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 18:49:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:25 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 18:49:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:25 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:49:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:25 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 18:49:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:26 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 18:49:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:26 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 18:49:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:26 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:49:27 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:27 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 18:49:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:27 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:49:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:28 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 18:49:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:28 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 18:49:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:28 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 18:49:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:29 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 18:49:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:29 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 18:49:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:30 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 18:49:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:30 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 18:49:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:30 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 18:49:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:31 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 18:49:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:31 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 18:49:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:31 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 18:49:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:49:32 on May 25,2025, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 18:49:32 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:27 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 18:54:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:28 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 18:54:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:28 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 18:54:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:28 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 18:54:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:29 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 18:54:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:29 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 18:54:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:29 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 18:54:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:30 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 18:54:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:30 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 18:54:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:30 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 18:54:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:30 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 18:54:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:31 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 18:54:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:31 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 18:54:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:32 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 18:54:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:32 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 18:54:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:32 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 18:54:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:33 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 18:54:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:33 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:54:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:33 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 18:54:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:34 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 18:54:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:34 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 18:54:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:35 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:54:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:35 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 18:54:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:35 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:54:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:36 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 18:54:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:36 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 18:54:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:36 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 18:54:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:37 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 18:54:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:37 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 18:54:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:37 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 18:54:38 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:38 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 18:54:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:38 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 18:54:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:39 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 18:54:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:39 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 18:54:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:39 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 18:54:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:54:40 on May 25,2025, Elapsed time: 0:05:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 18:54:41 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 233 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 18:58:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 18:58:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 18:58:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 18:58:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 18:58:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 18:58:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 18:58:51 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:51 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 18:58:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:51 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 18:58:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:51 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 18:58:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:52 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 18:58:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:52 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 18:58:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:53 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 18:58:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:53 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 18:58:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:53 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 18:58:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:54 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 18:58:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:54 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 18:58:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:54 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:58:55 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:55 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 18:58:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:55 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 18:58:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 18:58:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:58:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 18:58:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:57 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:58:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:57 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 18:58:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:58 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 18:58:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:58 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 18:58:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:58 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 18:58:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:59 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 18:58:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:59 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 18:58:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:59 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 18:58:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:00 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 18:59:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:00 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 18:59:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:01 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 18:59:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:01 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 18:59:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:59:15 on May 25,2025, Elapsed time: 0:04:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 18:59:15 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 403 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:48 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 18:59:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:48 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 18:59:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:49 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 18:59:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:49 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 18:59:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:49 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 18:59:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:50 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 18:59:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:50 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 18:59:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:50 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 18:59:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:51 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 18:59:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:51 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 18:59:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:51 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 18:59:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:52 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 18:59:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:52 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 18:59:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:52 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 18:59:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:53 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 18:59:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:53 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 18:59:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:54 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 18:59:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:54 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:59:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:54 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 18:59:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:54 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 18:59:55 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 18:59:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:55 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:59:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 18:59:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:59:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:56 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 18:59:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:57 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 18:59:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:57 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 18:59:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:58 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 18:59:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:58 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 18:59:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:58 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 18:59:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:59 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 18:59:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:59 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 18:59:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:59 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 18:59:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:00 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 19:00:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:00 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 19:00:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:00:03 on May 25,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 19:00:03 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:36 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 19:09:37 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 19:09:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 19:09:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:37 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 19:09:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 19:09:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 19:09:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:38 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 19:09:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 19:09:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 19:09:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:39 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 19:09:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:40 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 19:09:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:40 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 19:09:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:40 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 19:09:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:40 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 19:09:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:41 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 19:09:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:41 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 19:09:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:41 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 19:09:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:41 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:09:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:42 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 19:09:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:42 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 19:09:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:42 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 19:09:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:43 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:09:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:43 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 19:09:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:43 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:09:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:44 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 19:09:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:44 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 19:09:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:44 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 19:09:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:45 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 19:09:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:45 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 19:09:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:45 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 19:09:46 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:46 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 19:09:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:46 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 19:09:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:46 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 19:09:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:47 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 19:09:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:47 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 19:09:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:48 on May 25,2025, Elapsed time: 0:09:45
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 19:09:48 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:11 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 19:36:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:11 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 19:36:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:11 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 19:36:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:12 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 19:36:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:12 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 19:36:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:12 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 19:36:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:13 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 19:36:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:13 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 19:36:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:13 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 19:36:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 19:36:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 19:36:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 19:36:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 19:36:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 19:36:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:16 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 19:36:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:16 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 19:36:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:16 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 19:36:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:17 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:36:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:17 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 19:36:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:17 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 19:36:18 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:18 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 19:36:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:18 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:36:18 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:19 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 19:36:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:19 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:36:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:19 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 19:36:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:20 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 19:36:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:20 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 19:36:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:20 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 19:36:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:21 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 19:36:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:21 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 19:36:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:22 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 19:36:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:22 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 19:36:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:22 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 19:36:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 19:36:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:23 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 19:36:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:36:24 on May 25,2025, Elapsed time: 0:26:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 19:36:24 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:21 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 19:43:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:21 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 19:43:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:21 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 19:43:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:22 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 19:43:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:22 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 19:43:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:22 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 19:43:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:23 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 19:43:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:23 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 19:43:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:23 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 19:43:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:24 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 19:43:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:24 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 19:43:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:24 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 19:43:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:25 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 19:43:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:25 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 19:43:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:26 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 19:43:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:26 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 19:43:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:27 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 19:43:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:27 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:43:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:28 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 19:43:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:28 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 19:43:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:29 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 19:43:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:29 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:43:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:30 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 19:43:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:30 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:43:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:31 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 19:43:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:31 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 19:43:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 19:43:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 19:43:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 19:43:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:33 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 19:43:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:33 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 19:43:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:34 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 19:43:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:34 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 19:43:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:35 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 19:43:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:35 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 19:43:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:43:36 on May 25,2025, Elapsed time: 0:07:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 19:43:36 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
add wave -position end  sim:/crypto_testbench/DUT/ex/sha/init_hash/outHash
add wave -position end  sim:/crypto_testbench/DUT/ex/sha/init_hash/t
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:38 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 19:44:39 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:39 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 19:44:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:39 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 19:44:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:39 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 19:44:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:40 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 19:44:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:40 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 19:44:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:40 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 19:44:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:41 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 19:44:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:41 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 19:44:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:41 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 19:44:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:42 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 19:44:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:42 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 19:44:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:43 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 19:44:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:43 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 19:44:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:43 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 19:44:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:44 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 19:44:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:44 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 19:44:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:45 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:44:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:45 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 19:44:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:45 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 19:44:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:46 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 19:44:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:46 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:44:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:47 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 19:44:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:47 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:44:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:47 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 19:44:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:48 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 19:44:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:48 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 19:44:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:49 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 19:44:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:49 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 19:44:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:49 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 19:44:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:50 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 19:44:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:50 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 19:44:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:50 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 19:44:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:51 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 19:44:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:51 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 19:44:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:44:52 on May 25,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 19:44:52 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
add wave -position end  sim:/crypto_testbench/DUT/ex/sha/hashResult
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:31 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 19:46:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:32 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 19:46:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:32 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 19:46:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:32 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 19:46:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:33 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 19:46:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:33 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 19:46:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:33 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 19:46:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:34 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 19:46:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:34 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 19:46:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:34 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 19:46:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:34 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 19:46:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:35 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 19:46:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:35 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 19:46:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:36 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 19:46:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:36 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 19:46:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:36 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 19:46:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:37 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 19:46:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:37 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:46:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:37 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 19:46:38 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:38 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 19:46:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:38 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 19:46:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:39 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:46:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:39 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 19:46:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:39 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:46:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:40 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 19:46:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:40 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 19:46:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:41 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 19:46:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:41 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 19:46:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:41 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 19:46:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:42 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 19:46:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:42 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 19:46:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:42 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 19:46:43 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:43 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 19:46:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:43 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 19:46:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:44 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 19:46:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:46:44 on May 25,2025, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 19:46:45 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:29 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 20:00:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 20:00:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 20:00:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 20:00:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 20:00:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 20:00:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:31 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 20:00:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 20:00:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 20:00:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 20:00:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 20:00:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 20:00:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:33 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 20:00:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 20:00:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:34 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 20:00:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:35 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 20:00:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:35 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 20:00:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:35 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:00:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:36 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 20:00:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:36 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 20:00:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:36 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 20:00:37 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:37 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:00:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:37 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 20:00:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:38 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:00:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:38 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 20:00:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:38 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 20:00:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:39 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 20:00:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:39 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 20:00:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:40 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 20:00:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:40 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 20:00:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:40 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 20:00:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 20:00:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 20:00:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 20:00:42 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:42 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 20:00:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:00:43 on May 25,2025, Elapsed time: 0:13:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 20:00:43 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:52 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 20:01:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 20:01:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 20:01:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 20:01:53 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:54 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 20:01:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:54 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 20:01:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:54 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 20:01:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:54 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 20:01:54 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:55 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 20:01:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:55 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 20:01:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:55 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 20:01:55 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:56 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 20:01:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:56 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 20:01:56 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:57 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 20:01:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:57 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 20:01:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:57 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 20:01:57 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:58 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 20:01:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:58 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:01:58 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:59 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 20:01:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:59 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 20:01:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:59 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 20:01:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:00 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:02:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:00 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 20:02:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:00 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:02:01 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:01 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 20:02:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:01 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 20:02:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:02 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 20:02:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:02 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 20:02:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:02 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 20:02:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:03 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 20:02:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:03 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 20:02:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 20:02:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 20:02:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 20:02:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:05 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 20:02:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:02:05 on May 25,2025, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 20:02:06 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:30 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 20:03:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:30 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 20:03:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:31 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 20:03:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:31 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 20:03:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:31 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 20:03:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 20:03:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 20:03:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 20:03:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:33 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 20:03:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:33 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 20:03:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:33 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 20:03:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:34 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 20:03:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:34 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 20:03:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:35 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 20:03:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:35 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 20:03:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:36 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 20:03:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:36 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 20:03:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:36 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:03:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:37 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 20:03:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:37 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 20:03:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 20:03:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:38 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:03:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 20:03:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:03:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:39 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 20:03:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 20:03:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:40 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 20:03:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:41 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 20:03:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:41 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 20:03:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:42 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 20:03:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:42 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 20:03:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:42 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 20:03:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:43 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 20:03:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:43 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 20:03:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:44 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 20:03:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:45 on May 25,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 20:03:45 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
add wave -position end  sim:/crypto_testbench/DUT/ex/execResult
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:22 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 20:13:23 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:23 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 20:13:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:23 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 20:13:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:23 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 20:13:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:24 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 20:13:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:24 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 20:13:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:24 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 20:13:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:25 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 20:13:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:25 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 20:13:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:25 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 20:13:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:26 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 20:13:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:26 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 20:13:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:27 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 20:13:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:27 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 20:13:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:27 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 20:13:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 20:13:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 20:13:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:13:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:29 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 20:13:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:29 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 20:13:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:30 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 20:13:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:30 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:13:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:30 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 20:13:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:31 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:13:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:31 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 20:13:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:32 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 20:13:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:32 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 20:13:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:32 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 20:13:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:33 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 20:13:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:33 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 20:13:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:34 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 20:13:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:34 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 20:13:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:34 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 20:13:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:35 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 20:13:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:35 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 20:13:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:13:36 on May 25,2025, Elapsed time: 0:09:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 20:13:36 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:32 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 20:18:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:32 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 20:18:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:33 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 20:18:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:33 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 20:18:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:33 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 20:18:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:33 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 20:18:34 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:34 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 20:18:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:34 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 20:18:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:34 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 20:18:35 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:35 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 20:18:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:35 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 20:18:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:36 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 20:18:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:36 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 20:18:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:36 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 20:18:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:37 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 20:18:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:37 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 20:18:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:38 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 20:18:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:38 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:18:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:38 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 20:18:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 20:18:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 20:18:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:40 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:18:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:40 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 20:18:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:40 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:18:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:41 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 20:18:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:41 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 20:18:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:41 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 20:18:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:42 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 20:18:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:42 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 20:18:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:43 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 20:18:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:43 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 20:18:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:43 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 20:18:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:44 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 20:18:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:44 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 20:18:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:45 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 20:18:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:45 on May 25,2025, Elapsed time: 0:05:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 20:18:46 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:25 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 21:22:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:25 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 21:22:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:25 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 21:22:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:25 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 21:22:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:26 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 21:22:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:26 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 21:22:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:26 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 21:22:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:27 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 21:22:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:27 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 21:22:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:27 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 21:22:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:28 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 21:22:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:28 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 21:22:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:28 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 21:22:29 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:29 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 21:22:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:29 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 21:22:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:30 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 21:22:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:30 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 21:22:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:30 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:22:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 21:22:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 21:22:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 21:22:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:32 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:22:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:32 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 21:22:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:32 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:22:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:33 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 21:22:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:33 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 21:22:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:33 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 21:22:34 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:34 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 21:22:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:34 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 21:22:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:34 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 21:22:35 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:35 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 21:22:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:35 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 21:22:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:36 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 21:22:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:36 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 21:22:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:36 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 21:22:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:22:40 on May 25,2025, Elapsed time: 1:03:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 21:22:41 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 603 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:41 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 21:25:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:41 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 21:25:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:41 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 21:25:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:42 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 21:25:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:42 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 21:25:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:42 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 21:25:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:43 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 21:25:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:43 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 21:25:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:43 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 21:25:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:44 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 21:25:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:44 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 21:25:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:44 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 21:25:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:45 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 21:25:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:45 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 21:25:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:45 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 21:25:46 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:46 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 21:25:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:46 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 21:25:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:47 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:25:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:47 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 21:25:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:47 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 21:25:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:48 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 21:25:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:48 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:25:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:48 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 21:25:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:25:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 21:25:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 21:25:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:50 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 21:25:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:50 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 21:25:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:50 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 21:25:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:51 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 21:25:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:51 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 21:25:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:51 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 21:25:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:52 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 21:25:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:52 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 21:25:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:52 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 21:25:52 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:25:56 on May 25,2025, Elapsed time: 0:03:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 21:25:57 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 1803 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
add wave -position end  sim:/crypto_testbench/DUT/ex/sha/newHashes
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 21:28:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:07 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 21:28:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:07 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 21:28:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:07 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 21:28:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:07 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 21:28:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:08 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 21:28:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:08 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 21:28:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:08 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 21:28:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:09 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 21:28:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:09 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 21:28:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:09 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 21:28:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:09 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 21:28:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:10 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 21:28:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:10 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 21:28:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:11 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 21:28:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:11 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 21:28:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:11 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 21:28:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:11 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:28:12 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:12 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 21:28:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:12 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 21:28:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 21:28:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:28:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:13 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 21:28:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:14 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:28:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:14 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 21:28:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:14 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 21:28:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:15 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 21:28:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:15 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 21:28:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:15 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 21:28:15 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:16 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 21:28:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:16 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 21:28:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:16 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 21:28:16 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:17 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 21:28:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:17 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 21:28:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:17 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 21:28:17 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:28:18 on May 25,2025, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 21:28:19 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 1803 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:29 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 21:30:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:29 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 21:30:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:29 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 21:30:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:30 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 21:30:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:30 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 21:30:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:30 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 21:30:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 21:30:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 21:30:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 21:30:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:32 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 21:30:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:32 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 21:30:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:32 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 21:30:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:33 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 21:30:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:33 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 21:30:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:33 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 21:30:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:34 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 21:30:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:34 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 21:30:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:34 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:30:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:35 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 21:30:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:35 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 21:30:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:36 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 21:30:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:36 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:30:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:36 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 21:30:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:37 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:30:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:37 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 21:30:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:37 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 21:30:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:38 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 21:30:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:38 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 21:30:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:38 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 21:30:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 21:30:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 21:30:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 21:30:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 21:30:40 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 21:30:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 21:30:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:30:41 on May 25,2025, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 21:30:41 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 1803 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:40 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 21:31:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 21:31:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 21:31:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 21:31:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 21:31:42 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:42 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 21:31:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:42 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 21:31:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:43 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 21:31:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:43 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 21:31:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:43 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 21:31:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:44 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 21:31:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:44 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 21:31:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:44 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 21:31:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 21:31:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 21:31:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:45 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 21:31:46 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 21:31:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:46 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:31:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 21:31:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 21:31:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:47 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 21:31:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:48 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:31:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:48 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 21:31:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:48 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:31:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:48 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 21:31:49 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:49 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 21:31:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:49 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 21:31:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:49 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 21:31:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:50 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 21:31:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:50 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 21:31:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:50 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 21:31:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:50 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 21:31:50 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:51 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 21:31:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:51 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 21:31:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:51 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 21:31:51 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:56 on May 25,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 21:31:56 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 3003 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:19 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 22:13:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:19 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 22:13:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:19 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 22:13:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:20 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 22:13:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:20 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 22:13:21 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:21 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 22:13:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:21 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 22:13:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:22 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 22:13:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:22 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 22:13:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:23 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 22:13:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:23 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 22:13:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:24 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 22:13:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:24 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 22:13:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:25 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 22:13:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:25 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 22:13:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:26 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 22:13:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:26 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 22:13:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:27 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:13:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:27 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 22:13:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:28 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 22:13:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:28 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 22:13:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:29 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:13:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:29 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 22:13:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:30 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 22:13:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:30 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 22:13:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:31 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 22:13:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:31 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 22:13:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:32 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 22:13:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:32 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 22:13:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:33 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 22:13:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:33 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 22:13:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:34 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 22:13:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:34 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 22:13:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 22:13:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 22:13:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:13:37 on May 25,2025, Elapsed time: 0:41:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 22:13:37 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# ** Error: (vsim-3033) ./shaUnit.sv(47): Instantiation of 'finalHash' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha File: ./shaUnit.sv
#         Searched libraries:
#             C:/EE 470/AES_ACCELERATOR/work
# Loading work.initHash
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:58 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 22:13:59 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:59 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 22:13:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:59 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 22:13:59 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:00 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 22:14:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:00 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 22:14:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:00 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 22:14:00 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:01 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 22:14:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:01 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 22:14:01 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:02 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 22:14:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:02 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 22:14:02 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:03 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 22:14:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:03 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 22:14:03 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:04 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 22:14:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:04 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 22:14:04 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:05 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 22:14:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:05 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 22:14:05 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:05 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 22:14:06 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:14:06 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 22:14:07 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:07 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 22:14:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:07 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 22:14:07 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:08 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:14:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:08 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 22:14:08 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:09 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 22:14:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:09 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 22:14:09 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:10 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 22:14:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:10 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 22:14:10 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:11 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 22:14:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:11 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 22:14:11 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:11 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 22:14:12 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:12 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 22:14:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:12 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 22:14:13 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:13 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 22:14:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:13 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 22:14:14 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:14 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 22:14:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:14 on May 25,2025
# vlog -reportprogress 300 ./finalHash 
# ** Error: (vlog-7) Failed to open design unit file "./finalHash" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:14:14 on May 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 42
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./finalHash""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:32 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 22:14:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:32 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 22:14:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:32 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 22:14:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:33 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 22:14:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:33 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 22:14:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:33 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 22:14:34 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:34 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 22:14:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:34 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 22:14:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:35 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 22:14:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:35 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 22:14:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:36 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 22:14:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:36 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 22:14:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:37 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 22:14:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:37 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 22:14:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:38 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 22:14:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:38 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 22:14:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:39 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 22:14:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:39 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:14:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:39 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 22:14:40 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:40 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 22:14:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:40 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 22:14:41 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:41 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:14:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:41 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 22:14:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:42 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 22:14:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:42 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 22:14:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:43 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 22:14:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:43 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 22:14:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:44 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 22:14:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:44 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 22:14:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:45 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 22:14:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:45 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 22:14:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:46 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 22:14:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:46 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 22:14:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:46 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 22:14:47 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:47 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 22:14:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:47 on May 25,2025
# vlog -reportprogress 300 ./finalHash.sv 
# -- Compiling module finalHash
# 
# Top level modules:
# 	finalHash
# End time: 22:14:48 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 22:13:37 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.finalHash
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# ** Error: (vsim-8378) ./shaUnit.sv(47): Port size (1) does not match connection size (128) for implicit .name connection port 'outFinal'. The port definition is at: ./finalHash.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /crypto_testbench/DUT/ex/sha/final_hash File: ./finalHash.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 47
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:19 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 22:15:19 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:20 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 22:15:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:20 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 22:15:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:20 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 22:15:20 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:21 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 22:15:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:21 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 22:15:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:21 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 22:15:21 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:22 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 22:15:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:22 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 22:15:22 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 22:15:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:23 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 22:15:23 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:24 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 22:15:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:24 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 22:15:24 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:25 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 22:15:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:25 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 22:15:25 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:26 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 22:15:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:26 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 22:15:26 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:27 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:15:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:27 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 22:15:27 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:27 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 22:15:28 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:28 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 22:15:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:28 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:15:28 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:29 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 22:15:29 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:29 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 22:15:30 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:30 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 22:15:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:30 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 22:15:30 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:31 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 22:15:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:31 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 22:15:31 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:32 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 22:15:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:32 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 22:15:32 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 22:15:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 22:15:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:34 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 22:15:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:34 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 22:15:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:34 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 22:15:35 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:35 on May 25,2025
# vlog -reportprogress 300 ./finalHash.sv 
# -- Compiling module finalHash
# 
# Top level modules:
# 	finalHash
# End time: 22:15:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 22:13:37 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.finalHash
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: SHA_ENCRYPTION.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 3003 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:33 on May 25,2025
# vlog -reportprogress 300 ./keyExpansion.sv 
# -- Compiling module keyExpansion
# -- Compiling module keyExp_testbench
# 
# Top level modules:
# 	keyExp_testbench
# End time: 22:20:33 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:34 on May 25,2025
# vlog -reportprogress 300 ./subWord.sv 
# -- Compiling module subWord
# -- Compiling module subword_testbench
# 
# Top level modules:
# 	subword_testbench
# End time: 22:20:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:34 on May 25,2025
# vlog -reportprogress 300 ./rcon.sv 
# -- Compiling module rcon
# 
# Top level modules:
# 	rcon
# End time: 22:20:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:34 on May 25,2025
# vlog -reportprogress 300 ./Sbox.sv 
# -- Compiling module Sbox
# -- Compiling module sbox_testbench
# 
# Top level modules:
# 	sbox_testbench
# End time: 22:20:34 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:35 on May 25,2025
# vlog -reportprogress 300 ./registerFile.sv 
# -- Compiling module registerFile
# -- Compiling module registerFile_testbench
# 
# Top level modules:
# 	registerFile_testbench
# End time: 22:20:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:35 on May 25,2025
# vlog -reportprogress 300 ./aesUnit.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# -- Compiling module aesUnit
# -- Compiling module aesUnit_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# 	aesUnit_testbench
# End time: 22:20:35 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:35 on May 25,2025
# vlog -reportprogress 300 ./subBytes.sv 
# -- Compiling module subBytes
# -- Compiling module subBytes_testbench
# 
# Top level modules:
# 	subBytes_testbench
# End time: 22:20:36 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:36 on May 25,2025
# vlog -reportprogress 300 ./mixColumns_sub.sv 
# -- Compiling module mixColumns_col
# -- Compiling module invMixColumns_col
# -- Compiling module xTimes2
# -- Compiling module xTimes3
# -- Compiling module xTimese
# -- Compiling module xTimese_testbench
# -- Compiling module xTimes9
# -- Compiling module xTimes9_testbench
# -- Compiling module xTimesd
# -- Compiling module xTimesb
# -- Compiling module xTimesd_testbench
# -- Compiling module xTimesb_testbench
# -- Compiling module mixColumns_col_testbench
# -- Compiling module invMixColumns_col_testbench
# 
# Top level modules:
# 	xTimese_testbench
# 	xTimes9_testbench
# 	xTimesd_testbench
# 	xTimesb_testbench
# 	mixColumns_col_testbench
# 	invMixColumns_col_testbench
# End time: 22:20:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:36 on May 25,2025
# vlog -reportprogress 300 ./shiftRows.sv 
# -- Compiling module shiftRows
# -- Compiling module shiftRows_testbench
# 
# Top level modules:
# 	shiftRows_testbench
# End time: 22:20:36 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:37 on May 25,2025
# vlog -reportprogress 300 ./sboxSb.sv 
# -- Compiling module sboxSb
# 
# Top level modules:
# 	sboxSb
# End time: 22:20:37 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:37 on May 25,2025
# vlog -reportprogress 300 ./invShiftRows.sv 
# -- Compiling module invShiftRows
# -- Compiling module invShiftRows_testbench
# 
# Top level modules:
# 	invShiftRows_testbench
# End time: 22:20:38 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:38 on May 25,2025
# vlog -reportprogress 300 ./aesEnc.sv 
# -- Compiling module aesEnc
# 
# Top level modules:
# 	aesEnc
# End time: 22:20:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:38 on May 25,2025
# vlog -reportprogress 300 ./aesDec.sv 
# -- Compiling module aesDec
# -- Compiling module aesDec_testbench
# 
# Top level modules:
# 	aesDec_testbench
# End time: 22:20:38 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:39 on May 25,2025
# vlog -reportprogress 300 ./sboxInvSb.sv 
# -- Compiling module sboxInvSb
# -- Compiling module invSub_testbench
# 
# Top level modules:
# 	invSub_testbench
# End time: 22:20:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:39 on May 25,2025
# vlog -reportprogress 300 ./crypto_accelerator.sv 
# -- Compiling module crypto_accelerator
# -- Compiling module crypto_testbench
# 
# Top level modules:
# 	crypto_testbench
# End time: 22:20:39 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:40 on May 25,2025
# vlog -reportprogress 300 ./EXEC.sv 
# -- Compiling module EXEC
# 
# Top level modules:
# 	EXEC
# End time: 22:20:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:40 on May 25,2025
# vlog -reportprogress 300 ./instrDec.sv 
# -- Compiling module instrDec
# 
# Top level modules:
# 	instrDec
# End time: 22:20:40 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:41 on May 25,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:20:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:41 on May 25,2025
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# End time: 22:20:41 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:42 on May 25,2025
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 22:20:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:42 on May 25,2025
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 22:20:42 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:43 on May 25,2025
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:20:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:43 on May 25,2025
# vlog -reportprogress 300 ./MALU.sv 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 22:20:43 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:44 on May 25,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 22:20:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:44 on May 25,2025
# vlog -reportprogress 300 ./shaUnit.sv 
# -- Compiling module shaUnit
# -- Compiling module shaUnit_testbench
# 
# Top level modules:
# 	shaUnit_testbench
# End time: 22:20:44 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:44 on May 25,2025
# vlog -reportprogress 300 ./sigma.sv 
# -- Compiling module sigma
# -- Compiling module sigma_testbench
# 
# Top level modules:
# 	sigma_testbench
# End time: 22:20:45 on May 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:45 on May 25,2025
# vlog -reportprogress 300 ./rho.sv 
# -- Compiling module rho
# 
# Top level modules:
# 	rho
# End time: 22:20:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:45 on May 25,2025
# vlog -reportprogress 300 ./Maj.sv 
# -- Compiling module Maj
# -- Compiling module Maj_testbench
# 
# Top level modules:
# 	Maj_testbench
# End time: 22:20:45 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:46 on May 25,2025
# vlog -reportprogress 300 ./shr.sv 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 22:20:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:46 on May 25,2025
# vlog -reportprogress 300 ./wordMem.sv 
# -- Compiling module wordMem
# 
# Top level modules:
# 	wordMem
# End time: 22:20:46 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:47 on May 25,2025
# vlog -reportprogress 300 ./wordConst.sv 
# -- Compiling module wordConst
# 
# Top level modules:
# 	wordConst
# End time: 22:20:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:47 on May 25,2025
# vlog -reportprogress 300 ./rotr.sv 
# -- Compiling module rotr
# 
# Top level modules:
# 	rotr
# End time: 22:20:47 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on May 25,2025
# vlog -reportprogress 300 ./initHash.sv 
# -- Compiling module initHash
# 
# Top level modules:
# 	initHash
# End time: 22:20:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:48 on May 25,2025
# vlog -reportprogress 300 ./Ch.sv 
# -- Compiling module Ch
# 
# Top level modules:
# 	Ch
# End time: 22:20:48 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on May 25,2025
# vlog -reportprogress 300 ./setHashes.sv 
# -- Compiling module setHashes
# 
# Top level modules:
# 	setHashes
# End time: 22:20:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:49 on May 25,2025
# vlog -reportprogress 300 ./finalHash.sv 
# -- Compiling module finalHash
# 
# Top level modules:
# 	finalHash
# End time: 22:20:49 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:20:50 on May 25,2025, Elapsed time: 0:07:13
# Errors: 2, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work crypto_testbench 
# Start time: 22:20:51 on May 25,2025
# Loading sv_std.std
# Loading work.crypto_testbench
# Loading work.crypto_accelerator
# Loading work.IF
# Loading work.programCounter
# Loading work.instructmem
# Loading work.instrDec
# Loading work.RF
# Loading work.controlLogic
# Loading work.registerFile
# Loading work.EXEC
# Loading work.ALU
# Loading work.aesUnit
# Loading work.aesEnc
# Loading work.subBytes
# Loading work.sboxSb
# Loading work.shiftRows
# Loading work.aesDec
# Loading work.invShiftRows
# Loading work.sboxInvSb
# Loading work.keyExpansion
# Loading work.subWord
# Loading work.Sbox
# Loading work.rcon
# Loading work.shaUnit
# Loading work.wordConst
# Loading work.wordMem
# Loading work.rho
# Loading work.rotr
# Loading work.shr
# Loading work.sigma
# Loading work.Ch
# Loading work.Maj
# Loading work.setHashes
# Loading work.finalHash
# Loading work.initHash
# Loading work.mixColumns_col
# Loading work.invMixColumns_col
# Loading work.xTimes2
# Loading work.xTimes3
# Loading work.xTimese
# Loading work.xTimes9
# Loading work.xTimesd
# Loading work.xTimesb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: allEncryption.arm
# ** Note: $stop    : ./crypto_accelerator.sv(67)
#    Time: 3003 ns  Iteration: 1  Instance: /crypto_testbench
# Break in Module crypto_testbench at ./crypto_accelerator.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/EE 470/AES_ACCELERATOR/crypto_wave.do}
# End time: 22:23:55 on May 25,2025, Elapsed time: 0:03:04
# Errors: 0, Warnings: 0
