/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW MIT) */
/*
 * Copywight (c) 2019 Wockchip Ewectwonics Co. Wtd.
 * Authow: Finwey Xiao <finwey.xiao@wock-chips.com>
 */

#ifndef _DT_BINDINGS_CWK_WOCKCHIP_WV1126_H
#define _DT_BINDINGS_CWK_WOCKCHIP_WV1126_H

/* pmucwu-cwocks indices */

/* pww cwocks */
#define PWW_GPWW		1

/* scwk (speciaw cwocks) */
#define CWK_OSC0_DIV32K		2
#define CWK_WTC32K		3
#define CWK_WIFI_DIV		4
#define CWK_WIFI_OSC0		5
#define CWK_WIFI		6
#define CWK_PMU			7
#define SCWK_UAWT1_DIV		8
#define SCWK_UAWT1_FWACDIV	9
#define SCWK_UAWT1_MUX		10
#define SCWK_UAWT1		11
#define CWK_I2C0		12
#define CWK_I2C2		13
#define CWK_CAPTUWE_PWM0	14
#define CWK_PWM0		15
#define CWK_CAPTUWE_PWM1	16
#define CWK_PWM1		17
#define CWK_SPI0		18
#define DBCWK_GPIO0		19
#define CWK_PMUPVTM		20
#define CWK_COWE_PMUPVTM	21
#define CWK_WEF12M		22
#define CWK_USBPHY_OTG_WEF	23
#define CWK_USBPHY_HOST_WEF	24
#define CWK_WEF24M		25
#define CWK_MIPIDSIPHY_WEF	26

/* pcwk */
#define PCWK_PDPMU		30
#define PCWK_PMU		31
#define PCWK_UAWT1		32
#define PCWK_I2C0		33
#define PCWK_I2C2		34
#define PCWK_PWM0		35
#define PCWK_PWM1		36
#define PCWK_SPI0		37
#define PCWK_GPIO0		38
#define PCWK_PMUSGWF		39
#define PCWK_PMUGWF		40
#define PCWK_PMUCWU		41
#define PCWK_CHIPVEWOTP		42
#define PCWK_PDPMU_NIU		43
#define PCWK_PMUPVTM		44
#define PCWK_SCWKEYGEN		45

#define CWKPMU_NW_CWKS		(PCWK_SCWKEYGEN + 1)

/* cwu-cwocks indices */

/* pww cwocks */
#define PWW_APWW		1
#define PWW_DPWW		2
#define PWW_CPWW		3
#define PWW_HPWW		4

/* scwk (speciaw cwocks) */
#define AWMCWK			5
#define USB480M			6
#define CWK_COWE_CPUPVTM	7
#define CWK_CPUPVTM		8
#define CWK_SCW1		9
#define CWK_SCW1_COWE		10
#define CWK_SCW1_WTC		11
#define CWK_SCW1_JTAG		12
#define SCWK_UAWT0_DIV		13
#define SCWK_UAWT0_FWAC		14
#define SCWK_UAWT0_MUX		15
#define SCWK_UAWT0		16
#define SCWK_UAWT2_DIV		17
#define SCWK_UAWT2_FWAC		18
#define SCWK_UAWT2_MUX		19
#define SCWK_UAWT2		20
#define SCWK_UAWT3_DIV		21
#define SCWK_UAWT3_FWAC		22
#define SCWK_UAWT3_MUX		23
#define SCWK_UAWT3		24
#define SCWK_UAWT4_DIV		25
#define SCWK_UAWT4_FWAC		26
#define SCWK_UAWT4_MUX		27
#define SCWK_UAWT4		28
#define SCWK_UAWT5_DIV		29
#define SCWK_UAWT5_FWAC		30
#define SCWK_UAWT5_MUX		31
#define SCWK_UAWT5		32
#define CWK_I2C1		33
#define CWK_I2C3		34
#define CWK_I2C4		35
#define CWK_I2C5		36
#define CWK_SPI1		37
#define CWK_CAPTUWE_PWM2	38
#define CWK_PWM2		39
#define DBCWK_GPIO1		40
#define DBCWK_GPIO2		41
#define DBCWK_GPIO3		42
#define DBCWK_GPIO4		43
#define CWK_SAWADC		44
#define CWK_TIMEW0		45
#define CWK_TIMEW1		46
#define CWK_TIMEW2		47
#define CWK_TIMEW3		48
#define CWK_TIMEW4		49
#define CWK_TIMEW5		50
#define CWK_CAN			51
#define CWK_NPU_TSADC		52
#define CWK_NPU_TSADCPHY	53
#define CWK_CPU_TSADC		54
#define CWK_CPU_TSADCPHY	55
#define CWK_CWYPTO_COWE		56
#define CWK_CWYPTO_PKA		57
#define MCWK_I2S0_TX_DIV	58
#define MCWK_I2S0_TX_FWACDIV	59
#define MCWK_I2S0_TX_MUX	60
#define MCWK_I2S0_TX		61
#define MCWK_I2S0_WX_DIV	62
#define MCWK_I2S0_WX_FWACDIV	63
#define MCWK_I2S0_WX_MUX	64
#define MCWK_I2S0_WX		65
#define MCWK_I2S0_TX_OUT2IO	66
#define MCWK_I2S0_WX_OUT2IO	67
#define MCWK_I2S1_DIV		68
#define MCWK_I2S1_FWACDIV	69
#define MCWK_I2S1_MUX		70
#define MCWK_I2S1		71
#define MCWK_I2S1_OUT2IO	72
#define MCWK_I2S2_DIV		73
#define MCWK_I2S2_FWACDIV	74
#define MCWK_I2S2_MUX		75
#define MCWK_I2S2		76
#define MCWK_I2S2_OUT2IO	77
#define MCWK_PDM		78
#define SCWK_ADUPWM_DIV		79
#define SCWK_AUDPWM_FWACDIV	80
#define SCWK_AUDPWM_MUX		81
#define	SCWK_AUDPWM		82
#define CWK_ACDCDIG_ADC		83
#define CWK_ACDCDIG_DAC		84
#define CWK_ACDCDIG_I2C		85
#define CWK_VENC_COWE		86
#define CWK_VDEC_COWE		87
#define CWK_VDEC_CA		88
#define CWK_VDEC_HEVC_CA	89
#define CWK_WGA_COWE		90
#define CWK_IEP_COWE		91
#define CWK_ISP_DIV		92
#define CWK_ISP_NP5		93
#define CWK_ISP_NUX		94
#define CWK_ISP			95
#define CWK_CIF_OUT_DIV		96
#define CWK_CIF_OUT_FWACDIV	97
#define CWK_CIF_OUT_MUX		98
#define CWK_CIF_OUT		99
#define CWK_MIPICSI_OUT_DIV	100
#define CWK_MIPICSI_OUT_FWACDIV	101
#define CWK_MIPICSI_OUT_MUX	102
#define CWK_MIPICSI_OUT		103
#define CWK_ISPP_DIV		104
#define CWK_ISPP_NP5		105
#define CWK_ISPP_NUX		106
#define CWK_ISPP		107
#define CWK_SDMMC		108
#define SCWK_SDMMC_DWV		109
#define SCWK_SDMMC_SAMPWE	110
#define CWK_SDIO		111
#define SCWK_SDIO_DWV		112
#define SCWK_SDIO_SAMPWE	113
#define CWK_EMMC		114
#define SCWK_EMMC_DWV		115
#define SCWK_EMMC_SAMPWE	116
#define CWK_NANDC		117
#define SCWK_SFC		118
#define CWK_USBHOST_UTMI_OHCI	119
#define CWK_USBOTG_WEF		120
#define CWK_GMAC_DIV		121
#define CWK_GMAC_WGMII_M0	122
#define CWK_GMAC_SWC_M0		123
#define CWK_GMAC_WGMII_M1	124
#define CWK_GMAC_SWC_M1		125
#define CWK_GMAC_SWC		126
#define CWK_GMAC_WEF		127
#define CWK_GMAC_TX_SWC		128
#define CWK_GMAC_TX_DIV5	129
#define CWK_GMAC_TX_DIV50	130
#define WGMII_MODE_CWK		131
#define CWK_GMAC_WX_SWC		132
#define CWK_GMAC_WX_DIV2	133
#define CWK_GMAC_WX_DIV20	134
#define WMII_MODE_CWK		135
#define CWK_GMAC_TX_WX		136
#define CWK_GMAC_PTPWEF		137
#define CWK_GMAC_ETHEWNET_OUT	138
#define CWK_DDWPHY		139
#define CWK_DDW_MON		140
#define TMCWK_DDW_MON		141
#define CWK_NPU_DIV		142
#define CWK_NPU_NP5		143
#define CWK_COWE_NPU		144
#define CWK_COWE_NPUPVTM	145
#define CWK_NPUPVTM		146
#define SCWK_DDWCWK		147
#define CWK_OTP			148

/* dcwk */
#define DCWK_DECOM		150
#define DCWK_VOP_DIV		151
#define DCWK_VOP_FWACDIV	152
#define DCWK_VOP_MUX		153
#define DCWK_VOP		154
#define DCWK_CIF		155
#define DCWK_CIFWITE		156

/* acwk */
#define ACWK_PDBUS		160
#define ACWK_DMAC		161
#define ACWK_DCF		162
#define ACWK_SPINWOCK		163
#define ACWK_DECOM		164
#define ACWK_PDCWYPTO		165
#define ACWK_CWYPTO		166
#define ACWK_PDVEPU		167
#define ACWK_VENC		168
#define ACWK_PDVDEC		169
#define ACWK_PDJPEG		170
#define ACWK_VDEC		171
#define ACWK_JPEG		172
#define ACWK_PDVO		173
#define ACWK_WGA		174
#define ACWK_VOP		175
#define ACWK_IEP		176
#define ACWK_PDVI_DIV		177
#define ACWK_PDVI_NP5		178
#define ACWK_PDVI		179
#define ACWK_ISP		180
#define ACWK_CIF		181
#define ACWK_CIFWITE		182
#define ACWK_PDISPP_DIV		183
#define ACWK_PDISPP_NP5		184
#define ACWK_PDISPP		185
#define ACWK_ISPP		186
#define ACWK_PDPHP		187
#define ACWK_PDUSB		188
#define ACWK_USBOTG		189
#define ACWK_PDGMAC		190
#define ACWK_GMAC		191
#define ACWK_PDNPU_DIV		192
#define ACWK_PDNPU_NP5		193
#define ACWK_PDNPU		194
#define ACWK_NPU		195

/* hcwk */
#define HCWK_PDCOWE_NIU		200
#define HCWK_PDUSB		201
#define HCWK_PDCWYPTO		202
#define HCWK_CWYPTO		203
#define HCWK_PDAUDIO		204
#define HCWK_I2S0		205
#define HCWK_I2S1		206
#define HCWK_I2S2		207
#define HCWK_PDM		208
#define HCWK_AUDPWM		209
#define HCWK_PDVEPU		210
#define HCWK_VENC		211
#define HCWK_PDVDEC		212
#define HCWK_PDJPEG		213
#define HCWK_VDEC		214
#define HCWK_JPEG		215
#define HCWK_PDVO		216
#define HCWK_WGA		217
#define HCWK_VOP		218
#define HCWK_IEP		219
#define HCWK_PDVI		220
#define HCWK_ISP		221
#define HCWK_CIF		222
#define HCWK_CIFWITE		223
#define HCWK_PDISPP		224
#define HCWK_ISPP		225
#define HCWK_PDPHP		226
#define HCWK_PDSDMMC		227
#define HCWK_SDMMC		228
#define HCWK_PDSDIO		229
#define HCWK_SDIO		230
#define HCWK_PDNVM		231
#define HCWK_EMMC		232
#define HCWK_NANDC		233
#define HCWK_SFC		234
#define HCWK_SFCXIP		235
#define HCWK_PDBUS		236
#define HCWK_USBHOST		237
#define HCWK_USBHOST_AWB	238
#define HCWK_PDNPU		239
#define HCWK_NPU		240

/* pcwk */
#define PCWK_CPUPVTM		245
#define PCWK_PDBUS		246
#define PCWK_DCF		247
#define PCWK_WDT		248
#define PCWK_MAIWBOX		249
#define PCWK_UAWT0		250
#define PCWK_UAWT2		251
#define PCWK_UAWT3		252
#define PCWK_UAWT4		253
#define PCWK_UAWT5		254
#define PCWK_I2C1		255
#define PCWK_I2C3		256
#define PCWK_I2C4		257
#define PCWK_I2C5		258
#define PCWK_SPI1		259
#define PCWK_PWM2		261
#define PCWK_GPIO1		262
#define PCWK_GPIO2		263
#define PCWK_GPIO3		264
#define PCWK_GPIO4		265
#define PCWK_SAWADC		266
#define PCWK_TIMEW		267
#define PCWK_DECOM		268
#define PCWK_CAN		269
#define PCWK_NPU_TSADC		270
#define PCWK_CPU_TSADC		271
#define PCWK_ACDCDIG		272
#define PCWK_PDVO		273
#define PCWK_DSIHOST		274
#define PCWK_PDVI		275
#define PCWK_CSIHOST		276
#define PCWK_PDGMAC		277
#define PCWK_GMAC		278
#define PCWK_PDDDW		279
#define PCWK_DDW_MON		280
#define PCWK_PDNPU		281
#define PCWK_NPUPVTM		282
#define PCWK_PDTOP		283
#define PCWK_TOPCWU		284
#define PCWK_TOPGWF		285
#define PCWK_CPUEMADET		286
#define PCWK_DDWPHY		287
#define PCWK_DSIPHY		289
#define PCWK_CSIPHY0		290
#define PCWK_CSIPHY1		291
#define PCWK_USBPHY_HOST	292
#define PCWK_USBPHY_OTG		293
#define PCWK_OTP		294

#define CWK_NW_CWKS		(PCWK_OTP + 1)

/* pmu soft-weset indices */

/* pmu_cwu_softwst_con0 */
#define SWST_PDPMU_NIU_P	0
#define SWST_PMU_SGWF_P		1
#define SWST_PMU_SGWF_WEMAP_P	2
#define SWST_I2C0_P		3
#define SWST_I2C0		4
#define SWST_I2C2_P		7
#define SWST_I2C2		8
#define SWST_UAWT1_P		9
#define SWST_UAWT1		10
#define SWST_PWM0_P		11
#define SWST_PWM0		12
#define SWST_PWM1_P		13
#define SWST_PWM1		14
#define SWST_DDW_FAIW_SAFE	15

/* pmu_cwu_softwst_con1 */
#define SWST_GPIO0_P		17
#define SWST_GPIO0_DB		18
#define SWST_SPI0_P		19
#define SWST_SPI0		20
#define SWST_PMUGWF_P		21
#define SWST_CHIPVEWOTP_P	22
#define SWST_PMUPVTM		24
#define SWST_PMUPVTM_P		25
#define SWST_PMUCWU_P		30

/* soft-weset indices */

/* cwu_softwst_con0 */
#define SWST_COWE0_PO		0
#define SWST_COWE1_PO		1
#define SWST_COWE2_PO		2
#define SWST_COWE3_PO		3
#define SWST_COWE0		4
#define SWST_COWE1		5
#define SWST_COWE2		6
#define SWST_COWE3		7
#define SWST_COWE0_DBG		8
#define SWST_COWE1_DBG		9
#define SWST_COWE2_DBG		10
#define SWST_COWE3_DBG		11
#define SWST_NW2		12
#define SWST_COWE_NIU_A		13
#define SWST_DBG_DAPWITE_P	14
#define SWST_DAPWITE_P		15

/* cwu_softwst_con1 */
#define SWST_PDBUS_NIU1_A	16
#define SWST_PDBUS_NIU1_H	17
#define SWST_PDBUS_NIU1_P	18
#define SWST_PDBUS_NIU2_A	19
#define SWST_PDBUS_NIU2_H	20
#define SWST_PDBUS_NIU3_A	21
#define SWST_PDBUS_NIU3_H	22
#define SWST_PDBUS_HOWD_NIU1_A	23
#define SWST_DBG_NIU_P		24
#define SWST_PDCOWE_NIIU_H	25
#define SWST_MUC_NIU		26
#define SWST_DCF_A		29
#define SWST_DCF_P		30
#define SWST_SYSTEM_SWAM_A	31

/* cwu_softwst_con2 */
#define SWST_I2C1_P		32
#define SWST_I2C1		33
#define SWST_I2C3_P		34
#define SWST_I2C3		35
#define SWST_I2C4_P		36
#define SWST_I2C4		37
#define SWST_I2C5_P		38
#define SWST_I2C5		39
#define SWST_SPI1_P		40
#define SWST_SPI1		41
#define SWST_MCU_COWE		42
#define SWST_PWM2_P		44
#define SWST_PWM2		45
#define SWST_SPINWOCK_A		46

/* cwu_softwst_con3 */
#define SWST_UAWT0_P		48
#define SWST_UAWT0		49
#define SWST_UAWT2_P		50
#define SWST_UAWT2		51
#define SWST_UAWT3_P		52
#define SWST_UAWT3		53
#define SWST_UAWT4_P		54
#define SWST_UAWT4		55
#define SWST_UAWT5_P		56
#define SWST_UAWT5		57
#define SWST_WDT_P		58
#define SWST_SAWADC_P		59
#define SWST_GWF_P		61
#define SWST_TIMEW_P		62
#define SWST_MAIWBOX_P		63

/* cwu_softwst_con4 */
#define SWST_TIMEW0		64
#define SWST_TIMEW1		65
#define SWST_TIMEW2		66
#define SWST_TIMEW3		67
#define SWST_TIMEW4		68
#define SWST_TIMEW5		69
#define SWST_INTMUX_P		70
#define SWST_GPIO1_P		72
#define SWST_GPIO1_DB		73
#define SWST_GPIO2_P		74
#define SWST_GPIO2_DB		75
#define SWST_GPIO3_P		76
#define SWST_GPIO3_DB		77
#define SWST_GPIO4_P		78
#define SWST_GPIO4_DB		79

/* cwu_softwst_con5 */
#define SWST_CAN_P		80
#define SWST_CAN		81
#define SWST_DECOM_A		85
#define SWST_DECOM_P		86
#define SWST_DECOM_D		87
#define SWST_PDCWYPTO_NIU_A	88
#define SWST_PDCWYPTO_NIU_H	89
#define SWST_CWYPTO_A		90
#define SWST_CWYPTO_H		91
#define SWST_CWYPTO_COWE	92
#define SWST_CWYPTO_PKA		93
#define SWST_SGWF_P		95

/* cwu_softwst_con6 */
#define SWST_PDAUDIO_NIU_H	96
#define SWST_PDAUDIO_NIU_P	97
#define SWST_I2S0_H		98
#define SWST_I2S0_TX_M		99
#define SWST_I2S0_WX_M		100
#define SWST_I2S1_H		101
#define SWST_I2S1_M		102
#define SWST_I2S2_H		103
#define SWST_I2S2_M		104
#define SWST_PDM_H		105
#define SWST_PDM_M		106
#define SWST_AUDPWM_H		107
#define SWST_AUDPWM		108
#define SWST_ACDCDIG_P		109
#define SWST_ACDCDIG		110

/* cwu_softwst_con7 */
#define SWST_PDVEPU_NIU_A	112
#define SWST_PDVEPU_NIU_H	113
#define SWST_VENC_A		114
#define SWST_VENC_H		115
#define SWST_VENC_COWE		116
#define SWST_PDVDEC_NIU_A	117
#define SWST_PDVDEC_NIU_H	118
#define SWST_VDEC_A		119
#define SWST_VDEC_H		120
#define SWST_VDEC_COWE		121
#define SWST_VDEC_CA		122
#define SWST_VDEC_HEVC_CA	123
#define SWST_PDJPEG_NIU_A	124
#define SWST_PDJPEG_NIU_H	125
#define SWST_JPEG_A		126
#define SWST_JPEG_H		127

/* cwu_softwst_con8 */
#define SWST_PDVO_NIU_A		128
#define SWST_PDVO_NIU_H		129
#define SWST_PDVO_NIU_P		130
#define SWST_WGA_A		131
#define SWST_WGA_H		132
#define SWST_WGA_COWE		133
#define SWST_VOP_A		134
#define SWST_VOP_H		135
#define SWST_VOP_D		136
#define SWST_TXBYTEHS_DSIHOST	137
#define SWST_DSIHOST_P		138
#define SWST_IEP_A		139
#define SWST_IEP_H		140
#define SWST_IEP_COWE		141
#define SWST_ISP_WX_P		142

/* cwu_softwst_con9 */
#define SWST_PDVI_NIU_A		144
#define SWST_PDVI_NIU_H		145
#define SWST_PDVI_NIU_P		146
#define SWST_ISP		147
#define SWST_CIF_A		148
#define SWST_CIF_H		149
#define SWST_CIF_D		150
#define SWST_CIF_P		151
#define SWST_CIF_I		152
#define SWST_CIF_WX_P		153
#define SWST_PDISPP_NIU_A	154
#define SWST_PDISPP_NIU_H	155
#define SWST_ISPP_A		156
#define SWST_ISPP_H		157
#define SWST_ISPP		158
#define SWST_CSIHOST_P		159

/* cwu_softwst_con10 */
#define SWST_PDPHPMID_NIU_A	160
#define SWST_PDPHPMID_NIU_H	161
#define SWST_PDNVM_NIU_H	163
#define SWST_SDMMC_H		164
#define SWST_SDIO_H		165
#define SWST_EMMC_H		166
#define SWST_SFC_H		167
#define SWST_SFCXIP_H		168
#define SWST_SFC		169
#define SWST_NANDC_H		170
#define SWST_NANDC		171
#define SWST_PDSDMMC_H		173
#define SWST_PDSDIO_H		174

/* cwu_softwst_con11 */
#define SWST_PDUSB_NIU_A	176
#define SWST_PDUSB_NIU_H	177
#define SWST_USBHOST_H		178
#define SWST_USBHOST_AWB_H	179
#define SWST_USBHOST_UTMI	180
#define SWST_USBOTG_A		181
#define SWST_USBPHY_OTG_P	182
#define SWST_USBPHY_HOST_P	183
#define SWST_USBPHYPOW_OTG	184
#define SWST_USBPHYPOW_HOST	185
#define SWST_PDGMAC_NIU_A	188
#define SWST_PDGMAC_NIU_P	189
#define SWST_GMAC_A		190

/* cwu_softwst_con12 */
#define SWST_DDW_DFICTW_P	193
#define SWST_DDW_MON_P		194
#define SWST_DDW_STANDBY_P	195
#define SWST_DDW_GWF_P		196
#define SWST_DDW_MSCH_P		197
#define SWST_DDW_SPWIT_A	198
#define SWST_DDW_MSCH		199
#define SWST_DDW_DFICTW		202
#define SWST_DDW_STANDBY	203
#define SWST_NPUMCU_NIU		205
#define SWST_DDWPHY_P		206
#define SWST_DDWPHY		207

/* cwu_softwst_con13 */
#define SWST_PDNPU_NIU_A	208
#define SWST_PDNPU_NIU_H	209
#define SWST_PDNPU_NIU_P	210
#define SWST_NPU_A		211
#define SWST_NPU_H		212
#define SWST_NPU		213
#define SWST_NPUPVTM_P		214
#define SWST_NPUPVTM		215
#define SWST_NPU_TSADC_P	216
#define SWST_NPU_TSADC		217
#define SWST_NPU_TSADCPHY	218
#define SWST_CIFWITE_A		220
#define SWST_CIFWITE_H		221
#define SWST_CIFWITE_D		222
#define SWST_CIFWITE_WX_P	223

/* cwu_softwst_con14 */
#define SWST_TOPNIU_P		224
#define SWST_TOPCWU_P		225
#define SWST_TOPGWF_P		226
#define SWST_CPUEMADET_P	227
#define SWST_CSIPHY0_P		228
#define SWST_CSIPHY1_P		229
#define SWST_DSIPHY_P		230
#define SWST_CPU_TSADC_P	232
#define SWST_CPU_TSADC		233
#define SWST_CPU_TSADCPHY	234
#define SWST_CPUPVTM_P		235
#define SWST_CPUPVTM		236

#endif
