<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc' is power-on initialization." projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:34:45.839+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:34:39.066+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:34:38.200+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set d_group [add_wave_group d(bus) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_size -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_dataout -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_datain -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_address -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_rsp_read -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_rsp_empty_n -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_req_write -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_req_full_n -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_req_din -into $d_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/LENGTH_d -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_d_group [add_wave_group d(bus) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_foo_top/d_size -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_dataout -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_datain -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_address -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_rsp_read -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_rsp_empty_n -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_req_write -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_req_full_n -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_req_din -into $tb_d_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;185000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 225 ns : File &quot;C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab6_2/solution1/sim/verilog/foo.autotb.v&quot; Line 255&#xD;&#xA;## quit" projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:35:56.279+0300" type="Warning"/>
        <logs message="WARNING: [COSIM 212-73] Bus port 'd' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.&#xD;&#xA;   Build using &quot;C:/Xilinx/Vivado/2019.1/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling apatb_foo.cpp&#xD;&#xA;   Compiling (apcc) lab6_2_test.c_pre.c.tb.c" projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:35:38.072+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:35:14.065+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:35:13.374+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:36:54.240+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab6_2" solutionName="solution1" date="2020-01-03T00:36:53.541+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
