--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ram_160_163.twx ram_160_163.ncd -o ram_160_163.twr
ram_160_163.pcf -ucf ram_160_163.ucf

Design file:              ram_160_163.ncd
Physical constraint file: ram_160_163.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.08 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
addr<0>           |    0.263(R)|      FAST  |    1.652(R)|      SLOW  |clk_BUFGP         |   0.000|
addr<1>           |    0.233(R)|      FAST  |    1.682(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in_160_163<0>|   -0.325(R)|      FAST  |    2.358(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in_160_163<1>|   -0.289(R)|      FAST  |    2.225(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in_160_163<2>|   -0.351(R)|      FAST  |    2.410(R)|      SLOW  |clk_BUFGP         |   0.000|
wr                |    0.148(R)|      FAST  |    1.789(R)|      SLOW  |clk_BUFGP         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
dataout_160_163<0>|         9.874(R)|      SLOW  |         3.381(R)|      FAST  |clk_BUFGP         |   0.000|
dataout_160_163<1>|         9.727(R)|      SLOW  |         3.427(R)|      FAST  |clk_BUFGP         |   0.000|
dataout_160_163<2>|         9.620(R)|      SLOW  |         3.463(R)|      FAST  |clk_BUFGP         |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
addr<0>        |dataout_160_163<0>|    7.028|
addr<0>        |dataout_160_163<1>|    6.848|
addr<0>        |dataout_160_163<2>|    6.934|
addr<1>        |dataout_160_163<0>|    6.841|
addr<1>        |dataout_160_163<1>|    7.185|
addr<1>        |dataout_160_163<2>|    7.313|
rd             |dataout_160_163<0>|    6.941|
rd             |dataout_160_163<1>|    6.707|
rd             |dataout_160_163<2>|    6.728|
---------------+------------------+---------+


Analysis completed Thu Nov 03 10:45:59 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



