0.7
2020.2
Nov 18 2020
09:47:47
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/AESL_axi_slave_control.v,1659836638,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol.autotb.v,1659836638,systemVerilog,,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/fifo_para.vh,apatb_cordiccart2pol_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol.v,1659836596,systemVerilog,,,,cordiccart2pol,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_Kvalues.v,1659836598,systemVerilog,,,,cordiccart2pol_Kvalues;cordiccart2pol_Kvalues_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_angles.v,1659836598,systemVerilog,,,,cordiccart2pol_angles;cordiccart2pol_angles_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_control_s_axi.v,1659836598,systemVerilog,,,,cordiccart2pol_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1.v,1659836597,systemVerilog,,,,cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1.v,1659836597,systemVerilog,,,,cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1.v,1659836597,systemVerilog,,,,cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1.v,1659836597,systemVerilog,,,,cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1.v,1659836597,systemVerilog,,,,cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_fpext_32ns_64_2_no_dsp_1.v,1659836597,systemVerilog,,,,cordiccart2pol_fpext_32ns_64_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/cordiccart2pol_fptrunc_64ns_32_2_no_dsp_1.v,1659836597,systemVerilog,,,,cordiccart2pol_fptrunc_64ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/csv_file_dump.sv,1659836638,systemVerilog,,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/dataflow_monitor.sv,1659836638,systemVerilog,,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/sample_manager.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/csv_file_dump.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_fifo_monitor.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_process_monitor.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_fifo_interface.sv,1659836638,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_fifo_monitor.sv,1659836638,systemVerilog,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_fifo_interface.sv,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/sample_agent.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/dump_file_agent.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_process_interface.sv,1659836638,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_process_monitor.sv,1659836638,systemVerilog,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_process_interface.sv,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/sample_agent.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/dump_file_agent.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/dump_file_agent.sv,1659836638,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/fifo_para.vh,1659836638,verilog,,,,,,,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_ap_dmul_5_max_dsp_64.v,1659836650,systemVerilog,,,,cordiccart2pol_ap_dmul_5_max_dsp_64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_ap_fadd_3_full_dsp_32.v,1659836657,systemVerilog,,,,cordiccart2pol_ap_fadd_3_full_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_ap_faddfsub_3_full_dsp_32.v,1659836654,systemVerilog,,,,cordiccart2pol_ap_faddfsub_3_full_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_ap_fcmp_0_no_dsp_32.v,1659836661,systemVerilog,,,,cordiccart2pol_ap_fcmp_0_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_ap_fmul_2_max_dsp_32.v,1659836664,systemVerilog,,,,cordiccart2pol_ap_fmul_2_max_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_ap_fpext_0_no_dsp_32.v,1659836668,systemVerilog,,,,cordiccart2pol_ap_fpext_0_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_ap_fptrunc_0_no_dsp_64.v,1659836671,systemVerilog,,,,cordiccart2pol_ap_fptrunc_0_no_dsp_64,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/nodf_module_interface.sv,1659836638,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/nodf_module_monitor.sv,1659836638,systemVerilog,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/nodf_module_interface.sv,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/sample_agent.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/dump_file_agent.sv;C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/sample_agent.sv,1659836638,systemVerilog,,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/sample_manager.sv,1659836638,systemVerilog,,,C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
