--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
/home/nikhilsamrat/fpgalink/smartxplorer_results/run1/top_level.ncd
/home/nikhilsamrat/fpgalink/smartxplorer_results/run1/top_level.pcf -xml
/home/nikhilsamrat/fpgalink/smartxplorer_results/run1/top_level.twx -v 3 -s 3
-n 3 -fastpaths -ucf board.ucf -o
/home/nikhilsamrat/fpgalink/smartxplorer_results/run1/top_level.twr

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18853 paths analyzed, 1577 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.405ns.
--------------------------------------------------------------------------------

Paths for end point swled_app/X_4_2 (SLICE_X13Y105.BX), 294 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:          swled_app/X_4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.457 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1 to swled_app/X_4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.AQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    SLICE_X10Y108.A5     net (fanout=12)       3.830   comm_fpga_fx2/state_FSM_FFd1
    SLICE_X10Y108.A      Tilo                  0.203   N93
                                                       comm_fpga_fx2/Mmux_f2hReady_out11
    SLICE_X23Y108.B6     net (fanout=16)       2.641   f2hReady
    SLICE_X23Y108.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW6_G
    SLICE_X23Y108.A5     net (fanout=1)        0.187   N149
    SLICE_X23Y108.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW61
    SLICE_X13Y106.D4     net (fanout=1)        2.273   N101
    SLICE_X13Y106.D      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_dpot
    SLICE_X13Y106.C6     net (fanout=1)        0.118   swled_app/X_4_dpot
    SLICE_X13Y106.C      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_rstpot
    SLICE_X13Y105.BX     net (fanout=2)        0.553   swled_app/X_4_rstpot
    SLICE_X13Y105.CLK    Tdick                 0.063   swled_app/X_4_2
                                                       swled_app/X_4_2
    -------------------------------------------------  ---------------------------
    Total                                     11.312ns (1.710ns logic, 9.602ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          swled_app/X_4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.457 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to swled_app/X_4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.DQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X10Y108.A6     net (fanout=13)       3.728   comm_fpga_fx2/state_FSM_FFd3
    SLICE_X10Y108.A      Tilo                  0.203   N93
                                                       comm_fpga_fx2/Mmux_f2hReady_out11
    SLICE_X23Y108.B6     net (fanout=16)       2.641   f2hReady
    SLICE_X23Y108.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW6_G
    SLICE_X23Y108.A5     net (fanout=1)        0.187   N149
    SLICE_X23Y108.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW61
    SLICE_X13Y106.D4     net (fanout=1)        2.273   N101
    SLICE_X13Y106.D      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_dpot
    SLICE_X13Y106.C6     net (fanout=1)        0.118   swled_app/X_4_dpot
    SLICE_X13Y106.C      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_rstpot
    SLICE_X13Y105.BX     net (fanout=2)        0.553   swled_app/X_4_rstpot
    SLICE_X13Y105.CLK    Tdick                 0.063   swled_app/X_4_2
                                                       swled_app/X_4_2
    -------------------------------------------------  ---------------------------
    Total                                     11.210ns (1.710ns logic, 9.500ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          swled_app/X_4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.201ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.457 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to swled_app/X_4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.BQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X10Y108.A4     net (fanout=14)       3.719   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X10Y108.A      Tilo                  0.203   N93
                                                       comm_fpga_fx2/Mmux_f2hReady_out11
    SLICE_X23Y108.B6     net (fanout=16)       2.641   f2hReady
    SLICE_X23Y108.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW6_G
    SLICE_X23Y108.A5     net (fanout=1)        0.187   N149
    SLICE_X23Y108.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW61
    SLICE_X13Y106.D4     net (fanout=1)        2.273   N101
    SLICE_X13Y106.D      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_dpot
    SLICE_X13Y106.C6     net (fanout=1)        0.118   swled_app/X_4_dpot
    SLICE_X13Y106.C      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_rstpot
    SLICE_X13Y105.BX     net (fanout=2)        0.553   swled_app/X_4_rstpot
    SLICE_X13Y105.CLK    Tdick                 0.063   swled_app/X_4_2
                                                       swled_app/X_4_2
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (1.710ns logic, 9.491ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point swled_app/X_4_1 (SLICE_X13Y105.AX), 294 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:          swled_app/X_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.299ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.457 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1 to swled_app/X_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.AQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    SLICE_X10Y108.A5     net (fanout=12)       3.830   comm_fpga_fx2/state_FSM_FFd1
    SLICE_X10Y108.A      Tilo                  0.203   N93
                                                       comm_fpga_fx2/Mmux_f2hReady_out11
    SLICE_X23Y108.B6     net (fanout=16)       2.641   f2hReady
    SLICE_X23Y108.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW6_G
    SLICE_X23Y108.A5     net (fanout=1)        0.187   N149
    SLICE_X23Y108.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW61
    SLICE_X13Y106.D4     net (fanout=1)        2.273   N101
    SLICE_X13Y106.D      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_dpot
    SLICE_X13Y106.C6     net (fanout=1)        0.118   swled_app/X_4_dpot
    SLICE_X13Y106.C      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_rstpot
    SLICE_X13Y105.AX     net (fanout=2)        0.540   swled_app/X_4_rstpot
    SLICE_X13Y105.CLK    Tdick                 0.063   swled_app/X_4_2
                                                       swled_app/X_4_1
    -------------------------------------------------  ---------------------------
    Total                                     11.299ns (1.710ns logic, 9.589ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          swled_app/X_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.457 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to swled_app/X_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.DQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X10Y108.A6     net (fanout=13)       3.728   comm_fpga_fx2/state_FSM_FFd3
    SLICE_X10Y108.A      Tilo                  0.203   N93
                                                       comm_fpga_fx2/Mmux_f2hReady_out11
    SLICE_X23Y108.B6     net (fanout=16)       2.641   f2hReady
    SLICE_X23Y108.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW6_G
    SLICE_X23Y108.A5     net (fanout=1)        0.187   N149
    SLICE_X23Y108.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW61
    SLICE_X13Y106.D4     net (fanout=1)        2.273   N101
    SLICE_X13Y106.D      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_dpot
    SLICE_X13Y106.C6     net (fanout=1)        0.118   swled_app/X_4_dpot
    SLICE_X13Y106.C      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_rstpot
    SLICE_X13Y105.AX     net (fanout=2)        0.540   swled_app/X_4_rstpot
    SLICE_X13Y105.CLK    Tdick                 0.063   swled_app/X_4_2
                                                       swled_app/X_4_1
    -------------------------------------------------  ---------------------------
    Total                                     11.197ns (1.710ns logic, 9.487ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          swled_app/X_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.188ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.457 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to swled_app/X_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.BQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X10Y108.A4     net (fanout=14)       3.719   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X10Y108.A      Tilo                  0.203   N93
                                                       comm_fpga_fx2/Mmux_f2hReady_out11
    SLICE_X23Y108.B6     net (fanout=16)       2.641   f2hReady
    SLICE_X23Y108.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW6_G
    SLICE_X23Y108.A5     net (fanout=1)        0.187   N149
    SLICE_X23Y108.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4_2
                                                       swled_app/_n1023_inv5_SW61
    SLICE_X13Y106.D4     net (fanout=1)        2.273   N101
    SLICE_X13Y106.D      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_dpot
    SLICE_X13Y106.C6     net (fanout=1)        0.118   swled_app/X_4_dpot
    SLICE_X13Y106.C      Tilo                  0.259   swled_app/X<4>
                                                       swled_app/X_4_rstpot
    SLICE_X13Y105.AX     net (fanout=2)        0.540   swled_app/X_4_rstpot
    SLICE_X13Y105.CLK    Tdick                 0.063   swled_app/X_4_2
                                                       swled_app/X_4_1
    -------------------------------------------------  ---------------------------
    Total                                     11.188ns (1.710ns logic, 9.478ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_8 (SLICE_X26Y120.B1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          comm_fpga_fx2/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.977ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to comm_fpga_fx2/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.BQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X7Y120.B5      net (fanout=14)       4.964   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X7Y120.B       Tilo                  0.259   comm_fpga_fx2/count<2>
                                                       comm_fpga_fx2/Mmux_count_next1_SW0
    SLICE_X26Y120.B1     net (fanout=16)       5.057   N21
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<10>
                                                       comm_fpga_fx2/Mmux_count_next16
                                                       comm_fpga_fx2/count_8
    -------------------------------------------------  ---------------------------
    Total                                     10.977ns (0.956ns logic, 10.021ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:          comm_fpga_fx2/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1 to comm_fpga_fx2/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.AQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    SLICE_X7Y120.B2      net (fanout=12)       1.666   comm_fpga_fx2/state_FSM_FFd1
    SLICE_X7Y120.B       Tilo                  0.259   comm_fpga_fx2/count<2>
                                                       comm_fpga_fx2/Mmux_count_next1_SW0
    SLICE_X26Y120.B1     net (fanout=16)       5.057   N21
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<10>
                                                       comm_fpga_fx2/Mmux_count_next16
                                                       comm_fpga_fx2/count_8
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (0.956ns logic, 6.723ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point swled_app/decrypt/N1_5 (SLICE_X2Y91.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_5 (FF)
  Destination:          swled_app/decrypt/N1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_5 to swled_app/decrypt/N1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.DQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_5
    SLICE_X3Y91.C6       net (fanout=8)        0.032   swled_app/decrypt/N1<5>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.108   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.282ns logic, 0.085ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_1 (FF)
  Destination:          swled_app/decrypt/N1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_1 to swled_app/decrypt/N1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.BQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_1
    SLICE_X3Y91.C4       net (fanout=10)       0.118   swled_app/decrypt/N1<1>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.108   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.282ns logic, 0.171ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_3 (FF)
  Destination:          swled_app/decrypt/N1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_3 to swled_app/decrypt/N1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.CQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_3
    SLICE_X3Y91.C3       net (fanout=8)        0.261   swled_app/decrypt/N1<3>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.108   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.282ns logic, 0.314ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point swled_app/decrypt/N1_3 (SLICE_X2Y91.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_5 (FF)
  Destination:          swled_app/decrypt/N1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_5 to swled_app/decrypt/N1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.DQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_5
    SLICE_X3Y91.C6       net (fanout=8)        0.032   swled_app/decrypt/N1<5>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.104   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.286ns logic, 0.085ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_1 (FF)
  Destination:          swled_app/decrypt/N1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_1 to swled_app/decrypt/N1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.BQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_1
    SLICE_X3Y91.C4       net (fanout=10)       0.118   swled_app/decrypt/N1<1>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.104   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.286ns logic, 0.171ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_3 (FF)
  Destination:          swled_app/decrypt/N1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_3 to swled_app/decrypt/N1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.CQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_3
    SLICE_X3Y91.C3       net (fanout=8)        0.261   swled_app/decrypt/N1<3>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.104   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.286ns logic, 0.314ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point swled_app/decrypt/N1_1 (SLICE_X2Y91.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_5 (FF)
  Destination:          swled_app/decrypt/N1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_5 to swled_app/decrypt/N1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.DQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_5
    SLICE_X3Y91.C6       net (fanout=8)        0.032   swled_app/decrypt/N1<5>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.102   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.288ns logic, 0.085ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_1 (FF)
  Destination:          swled_app/decrypt/N1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_1 to swled_app/decrypt/N1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.BQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_1
    SLICE_X3Y91.C4       net (fanout=10)       0.118   swled_app/decrypt/N1<1>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.102   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.288ns logic, 0.171ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/decrypt/N1_3 (FF)
  Destination:          swled_app/decrypt/N1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/decrypt/N1_3 to swled_app/decrypt/N1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.CQ       Tcko                  0.234   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_3
    SLICE_X3Y91.C3       net (fanout=8)        0.261   swled_app/decrypt/N1<3>
    SLICE_X3Y91.C        Tilo                  0.156   N60
                                                       swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CE       net (fanout=1)        0.053   swled_app/decrypt/_n0168_inv
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.102   swled_app/decrypt/N1<5>
                                                       swled_app/decrypt/N1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.288ns logic, 0.314ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: swled_app/decrypt/X<9>/CLK
  Logical resource: swled_app/decrypt/X_7/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: swled_app/decrypt/X<9>/CLK
  Logical resource: swled_app/decrypt/X_8/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.405|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18853 paths, 0 nets, and 2355 connections

Design statistics:
   Minimum period:  11.405ns{1}   (Maximum frequency:  87.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 21 16:39:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 450 MB



