`timescale 1ps/1ps


module vn_shade (
  input clk, reset,
  input valid_i,
  input ready_i,
  input [26:0] vn,

  output [26:0] vn_o,
  output reg valid_o,
  output wire ready_o

);

  // ------------------------------------------------------------------
  // Light vector — latched once per frame.
  //
  // Input framing (per frame): a 4-word light preamble (Lx, Ly, Lz plus
  // one hardware padding word that absorbs the light->normal transition),
  // followed by 3 words per vertex (nx, ny, nz). A word is consumed only
  // on a valid/ready handshake; a word held with ready_o low is
  // re-presented by the source and must not be consumed again.
  // ------------------------------------------------------------------
  reg [26:0] light_x, light_y, light_z;

  // ------------------------------------------------------------------
  // Normal vector — captured once per vertex during the NORMAL phase,
  // then replayed into the madd one component at a time. Capturing on
  // the handshake (not aliasing vn every cycle) is what keeps each
  // accepted word from contributing more than one product term.
  // ------------------------------------------------------------------
  reg [26:0] norm_x, norm_y, norm_z;

  // ------------------------------------------------------------------
  // Multiply-accumulate: 27x27 signed -> 54-bit, with accumulator.
  // The madd has clocked inputs and a clocked output, so the accumulated
  // sum reaches `result` a couple of cycles after the last product.
  // The MADD phase drives a zero-padded product sequence
  //     (0,0), (nx,Lx), (ny,Ly), (nz,Lz), (0,0), (0,0)
  // so the accumulated sum is exactly nx*Lx + ny*Ly + nz*Lz regardless
  // of the madd's internal alignment. The IP has clocked input registers,
  // an accumulator and a clocked output register (all with associated
  // clock enable), so the final zero slot guarantees the output register
  // has clocked the completed sum. SETTLE then waits for the result to
  // settle before the output is presented.
  // ------------------------------------------------------------------
  logic [53:0] madd_result;
  logic [26:0] dataa_0, datab_0;
  logic ena0, sclr0;
  madd madd0(
    .clock0(clk),
    .result(madd_result),
    .dataa_0(dataa_0),
    .datab_0(datab_0),
    .ena0(ena0),
    .sclr0(sclr0)
  );

  // Q13.14 -> Q12.14 intensity: one arithmetic shift, narrow to 27 bits.
  wire [53:0] madd_intermediate = madd_result >>> 14;
  assign vn_o = madd_intermediate[26:0];

  // ------------------------------------------------------------------
  // State machine
  // NOTE: declared before first use — xmvlog resolves user-defined types
  // in a single pass (a forward reference to state_e is an "undeclared
  // identifier" error there, even though slang/verilator accept it).
  // ------------------------------------------------------------------
  typedef enum logic [3:0] {
    ST_RESET,
    ST_LIGHT,   // accept 4 preamble words (Lx, Ly, Lz, pad); latch the light
    ST_NORMAL,  // accept 3 normal words (nx, ny, nz); capture
    ST_MADD0,   // clear the accumulator
    ST_MADD1,   // madd slot: (0, 0)     leading pad
    ST_MADD2,   // madd slot: (nx, Lx)
    ST_MADD3,   // madd slot: (ny, Ly)
    ST_MADD4,   // madd slot: (nz, Lz)
    ST_MADD5,   // madd slot: (0, 0)     trailing pad
    ST_MADD6,   // madd slot: (0, 0)     output-register capture slot
    ST_SETTLE,  // wait for the madd result to settle
    ST_OUTPUT   // hold valid_o until ready_i
  } state_e;

  state_e state, next_state;

  // A word is consumed on a valid/ready handshake.
  wire accept = valid_i && ready_o;

  // Back-pressure: high only while consuming input words (light preamble
  // or normal capture); low during madd/settle/output so the source holds
  // the next word.
  assign ready_o = (state == ST_LIGHT) || (state == ST_NORMAL);

  always_ff @(posedge clk) begin
    if (reset) state <= ST_RESET;
    else       state <= next_state;
  end

  reg [1:0] light_cnt;   // preamble word index, 0..3
  reg [1:0] norm_cnt;    // normal word index, 0..2
  reg [2:0] settle_cnt;  // settle counter, 0..3

  always_ff @(posedge clk) begin
    if (reset) begin
      light_cnt  <= 2'd0;
      norm_cnt   <= 2'd0;
      settle_cnt <= 2'd0;
    end else begin
      if (state == ST_LIGHT && accept) light_cnt <= light_cnt + 2'd1;
      else if (state != ST_LIGHT)      light_cnt <= 2'd0;

      if (state == ST_NORMAL && accept) norm_cnt <= norm_cnt + 2'd1;
      else if (state != ST_NORMAL)      norm_cnt <= 2'd0;

      if (state == ST_SETTLE) begin
        if (settle_cnt == 3'd3) settle_cnt <= 3'd0;
        else                    settle_cnt <= settle_cnt + 3'd1;
      end else begin
        settle_cnt <= 3'd0;
      end
    end
  end

  // Light latch: once per frame, one component per accepted preamble word.
  always_ff @(posedge clk) begin
    if (reset) begin
      light_x <= 27'd0;
      light_y <= 27'd0;
      light_z <= 27'd0;
    end else if (state == ST_LIGHT && accept) begin
      case (light_cnt)
        2'd0:    light_x <= vn;
        2'd1:    light_y <= vn;
        2'd2:    light_z <= vn;
        default: ; // pad word: absorbed, not latched
      endcase
    end
  end

  // Normal capture: once per vertex, one component per accepted normal word.
  always_ff @(posedge clk) begin
    if (reset) begin
      norm_x <= 27'd0;
      norm_y <= 27'd0;
      norm_z <= 27'd0;
    end else if (state == ST_NORMAL && accept) begin
      case (norm_cnt)
        2'd0:    norm_x <= vn;
        2'd1:    norm_y <= vn;
        2'd2:    norm_z <= vn;
        default: ;
      endcase
    end
  end

  // madd port drive — set one cycle ahead (from next_state) so each slot
  // value is present during its MADD state.
  always_ff @(posedge clk) begin
    if (reset) begin
      dataa_0 <= 27'd0;
      datab_0 <= 27'd0;
      ena0    <= 1'b0;
      sclr0   <= 1'b0;
    end else begin
      dataa_0 <= 27'd0;
      datab_0 <= 27'd0;
      ena0    <= 1'b0;
      sclr0   <= 1'b0;
      case (next_state)
        ST_MADD0: begin
          // The IP's synchronous clear is gated by ena: with ena=0 the
          // clear never fires and the accumulator carries between
          // vertices. Enable it for the clear slot — the (0,0) product
          // presented here is 0, so enabling the adder is harmless.
          ena0  <= 1'b1;
          sclr0 <= 1'b1;
        end
        ST_MADD1: ena0 <= 1'b1;
        ST_MADD2: begin
          ena0    <= 1'b1;
          dataa_0 <= norm_x;
          datab_0 <= light_x;
        end
        ST_MADD3: begin
          ena0    <= 1'b1;
          dataa_0 <= norm_y;
          datab_0 <= light_y;
        end
        ST_MADD4: begin
          ena0    <= 1'b1;
          dataa_0 <= norm_z;
          datab_0 <= light_z;
        end
        ST_MADD5: ena0 <= 1'b1;
        ST_MADD6: ena0 <= 1'b1; // (0,0) product; lets the result register
                                // clock the completed sum
        default:  ;
      endcase
    end
  end

  always_comb begin
    next_state = state;
    case (state)
      ST_RESET:  next_state = ST_LIGHT;
      ST_LIGHT:  if (accept && light_cnt == 2'd3) next_state = ST_NORMAL;
      ST_NORMAL: if (accept && norm_cnt  == 2'd2) next_state = ST_MADD0;
      ST_MADD0:  next_state = ST_MADD1;
      ST_MADD1:  next_state = ST_MADD2;
      ST_MADD2:  next_state = ST_MADD3;
      ST_MADD3:  next_state = ST_MADD4;
      ST_MADD4:  next_state = ST_MADD5;
      ST_MADD5:  next_state = ST_MADD6;
      ST_MADD6:  next_state = ST_SETTLE;
      ST_SETTLE: if (settle_cnt == 3'd3) next_state = ST_OUTPUT;
      ST_OUTPUT: if (ready_i) next_state = ST_NORMAL;
      default:   next_state = ST_RESET;
    endcase
  end

  // valid_o is high throughout ST_OUTPUT (asserted from the first OUTPUT
  // cycle via next_state, held while the downstream is not ready) and is
  // deasserted at the exit edge, so each vertex presents exactly one
  // valid/ready handshake. A hold without the !ready_i term would extend
  // the presentation into the following ST_NORMAL cycle and double-capture.
  always_ff @(posedge clk) begin
    if (reset)                                  valid_o <= 1'b0;
    else if (state == ST_OUTPUT && !ready_i)    valid_o <= 1'b1; // hold
    else if (next_state == ST_OUTPUT)           valid_o <= 1'b1; // first cycle
    else                                        valid_o <= 1'b0;
  end

endmodule
