library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity main is
    Port ( CLK_50MHz : in STD_LOGIC;
           Switch    : in STD_LOGIC_VECTOR ( 3 downto 0 );
           LED       : out STD_LOGIC_VECTOR ( 7 downto 0 );
           Enc1_A    : in STD_LOGIC;
           Enc1_B    : in STD_LOGIC;
           Enc2_A    : in STD_LOGIC;
           Enc2_B    : in STD_LOGIC;
           BTN_NORTH : inout STD_LOGIC; -- increase PWM duty cycle
           BTN_SOUTH : inout STD_LOGIC; -- decrease PWM duty cycle
           BTN_EAST  : inout STD_LOGIC; -- increase PWM frequency
           BTN_WEST  : inout STD_LOGIC; -- decrease PWM frequency
           Dir       : out STD_LOGIC;
           Break     : out STD_LOGIC;
           PWM       : out STD_LOGIC );
end main;


architecture Behavioral of main is
    signal set_point  : INTEGER := 0;
    signal point      : INTEGER := 0;
    signal resolution : INTEGER := 10_000;
    signal duty_cycle : INTEGER := 0;
begin


button_proc: process ( CLK_50MHz )
    variable button_counter   : INTEGER := 0;
    constant button_prescaler : INTEGER := 1_000_000; -- TODO change it to sth reasonable
begin
    if ( CLK_50MHz = '1' and CLK_50MHz'event ) then
        button_counter := button_counter + 1;
        if button_counter = button_prescaler then
            button_counter := 0;
            if BTN_WEST = '1' and resolution > 2_500 then
                resolution <= resolution - 10;
            end if;
            if BTN_EAST = '1' and resolution < 10_000 then
                resolution <= resolution + 10;
            end if;
        end if;
    end if;
end process button_proc;


dir_break_proc: process ( CLK_50MHz )
begin
    if ( CLK_50MHz = '1' and CLK_50MHz'event ) then
        Break <= Switch(0);
    end if;
end process dir_break_proc;


PWM_proc: process ( CLK_50MHz )
    variable counter_PWM : INTEGER := 0;
begin
    if ( CLK_50MHz = '1' and CLK_50MHz'event ) then
        counter_PWM := counter_PWM + 1;
        if counter_PWM > duty_cycle * resolution / 128 then
            PWM <= '0';
        end if;
        if counter_PWM = resolution then
            counter_PWM := 0;
            PWM <= '1';
        end if;
    end if;
end process PWM_proc;


enkoder_proc: process ( CLK_50MHz )
begin
    if ( CLK_50MHZ = '1' and CLK_50MHZ'event ) then
        Old_Enc1_A <= Enc1_A;
        Old_Enc2_A <= Enc2_A;
        Old_Enc1_B <= Enc1_B;
        Old_Enc2_B <= Enc2_B;
        if (((Enc1_A xor Old_Enc1_A)or(Enc1_B xor Old_Enc1_B))='1' and (Old_Enc1_A xor Enc1_B)='1') then
            set_point <= set_point - 1;
        elsif (((Enc1_A xor Old_Enc1_A)or(Enc1_B xor Old_Enc1_B))='1' and (Old_Enc1_A xor Enc1_B)='0') then
            set_point <= set_point + 1;
        end if;
        if (((Enc2_A xor Old_Enc2_A)or(Enc2_B xor Old_Enc2_B))='1' and (Old_Enc2_A xor Enc2_B)='0') then
            point <= point + 1;
        elsif (((Enc2_A xor Old_Enc2_A)or(Enc2_B xor Old_Enc2_B))='1' and (Old_Enc2_A xor Enc2_B)='1') then
            point <= point - 1;
        end if;
    end if;
end process enkoder_proc;


direction_proc: process ( CLK_50MHz )
begin
    if set_point > point then
        Dir <= '1';
    else
        Dir <= '0';
    end if;
end process direction_proc;


P_controller_proc: process ( CLK_50MHz )
    variable k : INTEGER := 16;
begin
    duty_cycle := ( set_point - point ) / k;
    if duty_cycle < 0 then
        duty_cycle <= -duty_cycle;
    end if;
    if duty_cycle > 128 then
        duty_cycle <= 128;
    end if;
end P_controller_proc;


end Behavioral;
