Library ieee;
use ieee.std_logic_1164.all;
Entity my_2x4Decoder is
port( A0,A1,E : in std_logic;
D : out std_logic_vector(7 downto 0));
end my_2x4Decoder;

Architecture a_my_2x4Decoder of my_2x4Decoder is
begin

D <=   "0001" WHEN  A0 = '0' and A1='0' and E = '1'
	else "0010" WHEN  A0 = '0' and A1='1' and E = '1'
	else "0100" WHEN  A0 = '1' and A1='0' and E = '1'
	else "1000" WHEN  A0 = '1' and A1='1' and E = '1'
	else "0000";  
end a_my_2x4Decoder;




