--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml appsfpga.twx appsfpga.ncd -o appsfpga.twr appsfpga.pcf

Design file:              appsfpga.ncd
Physical constraint file: appsfpga.pcf
Device,package,speed:     xc5vlx50,ff1153,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 210 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs0_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs1_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs2_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs3_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs4_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs5_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs6_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_dqs7_flops_to_clk2x_mem_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint COMP "bidir<0>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<10>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<11>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<12>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<13>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<14>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<15>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<1>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<2>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<3>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<4>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<5>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<6>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<7>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<8>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "bidir<9>" OFFSET = IN 8.2 ns 
   BEFORE COMP "clk_usb"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl0" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl1" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ctl2" OFFSET = IN 10.33 ns BEFORE 
   COMP "clk_usb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns en_dqs<0>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y111.AQ                   IODELAY_X0Y222.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns en_dqs<1>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y110.AQ                   IODELAY_X0Y220.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns en_dqs<2>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y109.AQ                   IODELAY_X0Y218.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<3>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y111.DQ                  IODELAY_X2Y222.DATAIN                 0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.300ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns en_dqs<4>
Report:    0.300ns delay meets   0.600ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X51Y110.DQ                  IODELAY_X2Y220.DATAIN                 0.300  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<5>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y109.DQ                  IODELAY_X2Y218.DATAIN                 0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.295ns.
--------------------------------------------------------------------------------
Slack:                  0.305ns en_dqs<6>
Report:    0.295ns delay meets   0.600ns timing constraint by 0.305ns
From                              To                                Delay(ns)
SLICE_X51Y91.DQ                   IODELAY_X2Y182.DATAIN                 0.295  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.300ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns en_dqs<7>
Report:    0.300ns delay meets   0.600ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X51Y90.DQ                   IODELAY_X2Y180.DATAIN                 0.300  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y180.DATAOUT            ILOGIC_X2Y180.SR                      0.803  
IODELAY_X2Y180.DATAOUT            ILOGIC_X2Y180.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y182.DATAOUT            ILOGIC_X2Y182.SR                      0.803  
IODELAY_X2Y182.DATAOUT            ILOGIC_X2Y182.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X2Y218.DATAOUT            ILOGIC_X2Y218.SR                      0.805  
IODELAY_X2Y218.DATAOUT            ILOGIC_X2Y218.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y220.DATAOUT            ILOGIC_X2Y220.SR                      0.803  
IODELAY_X2Y220.DATAOUT            ILOGIC_X2Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X2Y222.DATAOUT            ILOGIC_X2Y222.SR                      0.803  
IODELAY_X2Y222.DATAOUT            ILOGIC_X2Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.SR                      0.805  
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.SR                      0.803  
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/
u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.SR                      0.803  
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.443ns.
--------------------------------------------------------------------------------
Slack:                  11.557ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
Report:    0.443ns delay meets  12.000ns timing constraint by 11.557ns
From                              To                                Delay(ns)
SLICE_X43Y39.AQ                   SLICE_X40Y37.AX                       0.443  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.608ns.
--------------------------------------------------------------------------------
Slack:                  11.392ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>
Report:    0.608ns delay meets  12.000ns timing constraint by 11.392ns
From                              To                                Delay(ns)
SLICE_X43Y39.BQ                   SLICE_X40Y37.BX                       0.608  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.634ns.
--------------------------------------------------------------------------------
Slack:                  11.366ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
Report:    0.634ns delay meets  12.000ns timing constraint by 11.366ns
From                              To                                Delay(ns)
SLICE_X43Y39.CQ                   SLICE_X40Y37.CX                       0.634  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.447ns.
--------------------------------------------------------------------------------
Slack:                  11.553ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>
Report:    0.447ns delay meets  12.000ns timing constraint by 11.553ns
From                              To                                Delay(ns)
SLICE_X43Y39.DQ                   SLICE_X40Y37.DX                       0.447  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.816ns.
--------------------------------------------------------------------------------
Slack:                  11.184ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>
Report:    0.816ns delay meets  12.000ns timing constraint by 11.184ns
From                              To                                Delay(ns)
SLICE_X42Y39.AQ                   SLICE_X42Y38.BX                       0.816  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.489ns.
--------------------------------------------------------------------------------
Slack:                  11.511ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>
Report:    0.489ns delay meets  12.000ns timing constraint by 11.511ns
From                              To                                Delay(ns)
SLICE_X42Y39.BQ                   SLICE_X42Y38.CX                       0.489  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  11.659ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>
Report:    0.341ns delay meets  12.000ns timing constraint by 11.659ns
From                              To                                Delay(ns)
SLICE_X35Y46.AQ                   SLICE_X34Y46.AX                       0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.329ns.
--------------------------------------------------------------------------------
Slack:                  11.671ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>
Report:    0.329ns delay meets  12.000ns timing constraint by 11.671ns
From                              To                                Delay(ns)
SLICE_X35Y46.BQ                   SLICE_X34Y46.BX                       0.329  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.314ns.
--------------------------------------------------------------------------------
Slack:                  11.686ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
Report:    0.314ns delay meets  12.000ns timing constraint by 11.686ns
From                              To                                Delay(ns)
SLICE_X35Y46.CQ                   SLICE_X34Y46.CX                       0.314  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.326ns.
--------------------------------------------------------------------------------
Slack:                  11.674ns rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>
Report:    0.326ns delay meets  12.000ns timing constraint by 11.674ns
From                              To                                Delay(ns)
SLICE_X35Y46.DQ                   SLICE_X34Y46.DX                       0.326  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<4>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>"         MAXDELAY = 12 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.465ns.
--------------------------------------------------------------------------------
Slack:                  11.535ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<8>
Report:    0.465ns delay meets  12.000ns timing constraint by 11.535ns
From                              To                                Delay(ns)
SLICE_X22Y62.AQ                   SLICE_X19Y64.AX                       0.465  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>"         MAXDELAY = 12 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.473ns.
--------------------------------------------------------------------------------
Slack:                  11.527ns rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>
Report:    0.473ns delay meets  12.000ns timing constraint by 11.527ns
From                              To                                Delay(ns)
SLICE_X22Y62.BQ                   SLICE_X19Y64.BX                       0.473  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_i = PERIOD TIMEGRP "clk_i" 20 ns HIGH 50% 
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i = PERIOD TIMEGRP "clk_i" 20 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Logical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y4.CLKOUT3
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF" TS_clk_i / 3 PHASE 1.66666667 ns       
  HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF" TS_clk_i / 3 PHASE 1.66666667 ns
        HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y173.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y172.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y188.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 416 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.715ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48 (SLICE_X30Y68.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.342ns (3.022 - 3.364)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.CQ     Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X48Y95.A3      net (fanout=16)       2.183   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X48Y95.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<48>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_rise1
    SLICE_X30Y68.A3      net (fanout=4)        2.304   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<48>
    SLICE_X30Y68.CLK     Tas                   0.026   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<51>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_48_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48
    -------------------------------------------------  ---------------------------
    Total                                      5.078ns (0.591ns logic, 4.487ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24 (SLICE_X28Y90.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    21.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24 (FF)
  Requirement:          26.666ns
  Data Path Delay:      4.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (3.049 - 3.397)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X47Y118.A1     net (fanout=16)       2.383   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X47Y118.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<24>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/rd_data_fall1
    SLICE_X28Y90.A3      net (fanout=4)        2.064   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<24>
    SLICE_X28Y90.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<91>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_24_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (0.551ns logic, 4.447ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3 (SLICE_X16Y103.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    21.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3 (FF)
  Requirement:          26.666ns
  Data Path Delay:      5.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.203ns (3.194 - 3.397)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X47Y118.A1     net (fanout=16)       2.383   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X47Y118.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<24>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/rd_data_fall1
    SLICE_X16Y103.DX     net (fanout=4)        2.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<24>
    SLICE_X16Y103.CLK    Tdick                -0.005   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (0.539ns logic, 4.602ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_10 (SLICE_X8Y92.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.406 - 3.159)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.BQ     Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X9Y103.A5      net (fanout=16)       1.160   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X9Y103.A       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<10>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_rise1
    SLICE_X8Y92.CX       net (fanout=3)        0.642   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<10>
    SLICE_X8Y92.CLK      Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_10
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (0.271ns logic, 1.802ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_35 (SLICE_X38Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.084ns (1.297 - 1.213)
  Source Clock:         mem_clk0 rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.AQ     Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X43Y100.A5     net (fanout=16)       0.867   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X43Y100.A      Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<35>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/rd_data_fall1
    SLICE_X38Y98.DX      net (fanout=3)        0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<35>
    SLICE_X38Y98.CLK     Tckdi       (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<35>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_35
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.301ns logic, 1.317ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14 (SLICE_X19Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.072ns (0.533 - 0.461)
  Source Clock:         mem_clk0 rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.BQ     Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X8Y106.A6      net (fanout=16)       0.841   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X8Y106.A       Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<14>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_fall1
    SLICE_X19Y104.CX     net (fanout=3)        0.507   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<14>
    SLICE_X19Y104.CLK    Tckdi       (-Th)     0.218   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.283ns logic, 1.348ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.683ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29 (SLICE_X44Y87.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    22.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29 (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (1.192 - 1.353)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X44Y87.B2      net (fanout=16)       2.901   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X44Y87.CLK     Tas                   0.003   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_29_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.453ns logic, 2.901ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (SLICE_X44Y87.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    23.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (1.192 - 1.353)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X44Y87.C3      net (fanout=16)       2.723   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X44Y87.CLK     Tas                   0.009   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_30_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (0.459ns logic, 2.723ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_28 (SLICE_X44Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    23.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_28 (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.013ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (1.192 - 1.353)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X44Y87.A3      net (fanout=16)       2.556   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X44Y87.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_28_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_28
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (0.457ns logic, 2.556ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_46 (SLICE_X34Y76.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.488 - 0.451)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux
    SLICE_X34Y76.C6      net (fanout=16)       0.453   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<5>
    SLICE_X34Y76.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<47>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_46_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_46
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.219ns logic, 0.453ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_47 (SLICE_X34Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.488 - 0.451)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux
    SLICE_X34Y76.D6      net (fanout=16)       0.454   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<5>
    SLICE_X34Y76.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<47>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_47_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_47
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.219ns logic, 0.454ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50 (SLICE_X30Y68.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.004ns (0.157 - 0.161)
  Source Clock:         mem_clk2x rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X30Y68.C6      net (fanout=16)       0.475   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X30Y68.CLK     Tah         (-Th)     0.195   i_appscore/MEMORY_IO_INST/rd_data_fifo_out<51>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_50_mux00001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.219ns logic, 0.475ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" 
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 300 paths analyzed, 300 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.434ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102 (SLICE_X46Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102 (FF)
  Requirement:          26.666ns
  Data Path Delay:      6.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (3.204 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y105.A5     net (fanout=158)      2.021   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y105.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X46Y103.SR     net (fanout=16)       2.931   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X46Y103.CLK    Tsrck                 0.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.112ns logic, 4.952ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103 (SLICE_X46Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103 (FF)
  Requirement:          26.666ns
  Data Path Delay:      6.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (3.204 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y105.A5     net (fanout=158)      2.021   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y105.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X46Y103.SR     net (fanout=16)       2.931   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X46Y103.CLK    Tsrck                 0.547   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.112ns logic, 4.952ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101 (SLICE_X46Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    20.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101 (FF)
  Requirement:          26.666ns
  Data Path Delay:      6.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (3.204 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X27Y105.A5     net (fanout=158)      2.021   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X27Y105.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<101>11
    SLICE_X46Y103.SR     net (fanout=16)       2.931   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X46Y103.CLK    Tsrck                 0.545   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<39>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (1.110ns logic, 4.952ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270 (SLICE_X41Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.251ns (3.301 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 falling at -1.667ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X41Y91.A6      net (fanout=158)      0.484   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X41Y91.CLK     Tah         (-Th)     0.192   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270_rstpot1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.241ns logic, 0.484ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123 (SLICE_X44Y94.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.313ns (3.363 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X44Y94.C6      net (fanout=158)      1.088   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X44Y94.CLK     Tah         (-Th)     0.217   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<59>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<123>11
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.216ns logic, 1.088ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (SLICE_X44Y92.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.331ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.301ns (3.351 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X44Y92.A4      net (fanout=158)      1.117   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X44Y92.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall<63>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001<125>11
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125
    -------------------------------------------------  ---------------------------
    Total                                      1.331ns (0.214ns logic, 1.117ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" 
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.526ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y19.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    21.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      5.162ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (3.210 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X28Y91.BQ             Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3            net (fanout=158)      2.226   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y19.ENARDENL       net (fanout=2)        1.893   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y19.REGCLKARDRCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             5.162ns (1.043ns logic, 4.119ns route)
                                                              (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    21.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      5.162ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (3.218 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X28Y91.BQ             Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3            net (fanout=158)      2.226   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y19.ENARDENL       net (fanout=2)        1.893   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y19.REGCLKARDRCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             5.162ns (1.043ns logic, 4.119ns route)
                                                              (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    21.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      5.162ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (3.229 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y91.BQ         Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3        net (fanout=158)      2.226   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A         Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y19.ENARDENL   net (fanout=2)        1.893   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y19.CLKARDCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         5.162ns (1.043ns logic, 4.119ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y21.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    22.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      4.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (3.333 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X28Y91.BQ             Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3            net (fanout=158)      2.226   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y21.ENARDENL       net (fanout=2)        1.121   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y21.REGCLKARDRCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             4.390ns (1.043ns logic, 3.347ns route)
                                                              (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      4.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (3.351 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X28Y91.BQ             Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3            net (fanout=158)      2.226   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A             Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y21.ENARDENL       net (fanout=2)        1.121   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y21.REGCLKARDRCLKL Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             4.390ns (1.043ns logic, 3.347ns route)
                                                              (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          26.666ns
  Data Path Delay:      4.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (3.355 - 3.279)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y91.BQ         Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3        net (fanout=158)      2.226   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A         Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y21.ENARDENL   net (fanout=2)        1.121   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y21.CLKARDCLKU Trcck_RDEN            0.478   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         4.390ns (1.043ns logic, 3.347ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y21.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.566ns (3.616 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y91.BQ         Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3        net (fanout=158)      2.048   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y21.ENARDENL   net (fanout=2)        1.032   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y21.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.205ns (0.125ns logic, 3.080ns route)
                                                          (3.9% logic, 96.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.557ns (3.607 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y91.BQ         Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3        net (fanout=158)      2.048   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y21.ENARDENL   net (fanout=2)        1.032   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y21.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.205ns (0.125ns logic, 3.080ns route)
                                                          (3.9% logic, 96.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.552ns (3.602 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X28Y91.BQ             Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3            net (fanout=158)      2.048   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A             Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y21.ENARDENL       net (fanout=2)        1.032   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y21.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.205ns (0.125ns logic, 3.080ns route)
                                                              (3.9% logic, 96.1% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y19.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.425ns (3.475 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y91.BQ         Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3        net (fanout=158)      2.048   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y19.ENARDENL   net (fanout=2)        1.742   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y19.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.915ns (0.125ns logic, 3.790ns route)
                                                          (3.2% logic, 96.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y19.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.421ns (3.471 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y91.BQ         Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3        net (fanout=158)      2.048   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A         Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y19.ENARDENL   net (fanout=2)        1.742   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y19.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.915ns (0.125ns logic, 3.790ns route)
                                                          (3.2% logic, 96.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAMB36_X1Y19.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.409ns (3.459 - 3.050)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x90 rising at -5.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X28Y91.BQ             Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X25Y106.A3            net (fanout=158)      2.048   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X25Y106.A             Tilo                  0.087   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X1Y19.ENARDENL       net (fanout=2)        1.742   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X1Y19.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
                                                              i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.915ns (0.125ns logic, 3.790ns route)
                                                              (3.2% logic, 96.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.063ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X51Y111.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    22.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.507ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.183 - 3.444)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y109.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly
    SLICE_X24Y110.A2     net (fanout=1)        1.324   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
    SLICE_X24Y110.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.637   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.546ns logic, 2.961ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.236ns (3.183 - 3.419)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly
    SLICE_X24Y110.A3     net (fanout=1)        0.613   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<16>
    SLICE_X24Y110.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.637   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.546ns logic, 2.250ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.751ns (Levels of Logic = 1)
  Clock Path Skew:      -0.236ns (3.183 - 3.419)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.CQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly
    SLICE_X24Y110.A5     net (fanout=1)        0.568   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<18>
    SLICE_X24Y110.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    SLICE_X51Y111.DX     net (fanout=1)        1.637   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<3>
    SLICE_X51Y111.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.546ns logic, 2.205ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (SLICE_X51Y91.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    23.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (3.129 - 3.342)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y112.CQ     Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly
    SLICE_X28Y107.A2     net (fanout=1)        0.958   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<30>
    SLICE_X28Y107.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos_not0001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    SLICE_X51Y91.DX      net (fanout=1)        1.575   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<6>
    SLICE_X51Y91.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.567ns logic, 2.533ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (3.129 - 3.342)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y112.DQ     Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly
    SLICE_X28Y107.A3     net (fanout=1)        0.801   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
    SLICE_X28Y107.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos_not0001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    SLICE_X51Y91.DX      net (fanout=1)        1.575   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<6>
    SLICE_X51Y91.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.567ns logic, 2.376ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.129 - 3.344)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y107.AQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly
    SLICE_X28Y107.A4     net (fanout=1)        0.521   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<32>
    SLICE_X28Y107.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos_not0001
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    SLICE_X51Y91.DX      net (fanout=1)        1.575   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<6>
    SLICE_X51Y91.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.546ns logic, 2.096ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (SLICE_X51Y109.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    23.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.173 - 3.429)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y113.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X28Y113.B2     net (fanout=1)        1.227   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<25>
    SLICE_X28Y113.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    SLICE_X51Y109.DX     net (fanout=1)        1.200   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
    SLICE_X51Y109.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.546ns logic, 2.427ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.852ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.173 - 3.429)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y113.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly
    SLICE_X28Y113.B4     net (fanout=1)        1.106   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
    SLICE_X28Y113.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    SLICE_X51Y109.DX     net (fanout=1)        1.200   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
    SLICE_X51Y109.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.546ns logic, 2.306ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    23.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          26.666ns
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.173 - 3.429)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y113.CQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly
    SLICE_X28Y113.B3     net (fanout=1)        1.048   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<26>
    SLICE_X28Y113.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    SLICE_X51Y109.DX     net (fanout=1)        1.200   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out<5>
    SLICE_X51Y109.CLK    Tdick                 0.002   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.546ns logic, 2.248ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (SLICE_X0Y111.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.252ns (3.499 - 3.247)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly
    SLICE_X0Y111.A6      net (fanout=1)        0.599   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<4>
    SLICE_X0Y111.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.195ns logic, 0.599ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.284ns (3.488 - 3.204)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y109.BQ     Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X0Y109.A5      net (fanout=1)        0.633   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X0Y109.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.195ns logic, 0.633ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (SLICE_X0Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.289ns (3.499 - 3.210)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y111.DQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X0Y111.A5      net (fanout=1)        0.630   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
    SLICE_X0Y111.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.214ns logic, 0.630ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.937ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X16Y74.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.231ns (3.079 - 3.310)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X16Y74.A2      net (fanout=1)        0.954   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X16Y74.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.457ns logic, 0.954ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X16Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.252ns (3.079 - 3.331)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.AQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X16Y74.A6      net (fanout=1)        0.909   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X16Y74.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.457ns logic, 0.909ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X16Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.231ns (3.079 - 3.310)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.CQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X16Y74.A4      net (fanout=1)        0.694   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X16Y74.CLK     Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.457ns logic, 0.694ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X16Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.231ns (3.310 - 3.079)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X16Y74.A5      net (fanout=1)        0.518   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X16Y74.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.195ns logic, 0.518ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X16Y74.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.231ns (3.310 - 3.079)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.BQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X16Y74.A3      net (fanout=1)        0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X16Y74.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.195ns logic, 0.557ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X16Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.231ns (3.310 - 3.079)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X16Y74.A4      net (fanout=1)        0.638   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X16Y74.CLK     Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.195ns logic, 0.638ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         
TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.976ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y91.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.239ns (3.184 - 3.423)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X0Y91.A2       net (fanout=1)        0.964   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X0Y91.CLK      Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.478ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y91.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    24.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.239ns (3.184 - 3.423)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X0Y91.A3       net (fanout=1)        0.772   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X0Y91.CLK      Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.478ns logic, 0.772ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y91.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    25.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          26.666ns
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Clock Path Skew:      -0.239ns (3.184 - 3.423)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X0Y91.A5       net (fanout=1)        0.568   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X0Y91.CLK      Tas                   0.007   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.478ns logic, 0.568ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF * 4;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.239ns (3.423 - 3.184)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.AQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X0Y91.A6       net (fanout=1)        0.426   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X0Y91.CLK      Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.195ns logic, 0.426ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y91.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.239ns (3.423 - 3.184)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X0Y91.A4       net (fanout=1)        0.490   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X0Y91.CLK      Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X0Y91.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.239ns (3.423 - 3.184)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X0Y91.A5       net (fanout=1)        0.523   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X0Y91.CLK      Tah         (-Th)     0.219   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.214ns logic, 0.523ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         3.067 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.225ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y238.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y238.CE1    net (fanout=8)        0.986   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y238.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (1.098ns logic, 0.986ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y238.CE1    net (fanout=8)        0.986   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y238.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (1.074ns logic, 0.986ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y239.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y239.CE1    net (fanout=8)        0.986   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y239.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (1.098ns logic, 0.986ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      2.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y222.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y239.CE1    net (fanout=8)        0.986   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y239.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (1.074ns logic, 0.986ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y202.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      1.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling at 5.625ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y218.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y202.CE1    net (fanout=8)        0.879   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X2Y202.CLK    Tice1ck               0.581   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (1.098ns logic, 0.879ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.067ns
  Data Path Delay:      1.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling at 1.875ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y218.Q1     Tickq                 0.517   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y202.CE1    net (fanout=8)        0.879   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X2Y202.CLKB   Tice1ck               0.557   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.074ns logic, 0.879ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         3.067 ns;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y184.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y180.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y184.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X2Y184.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y180.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y184.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X2Y184.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X2Y224.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X2Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X2Y224.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising at 3.750ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLKB   Tickce1     (-Th)    -0.261   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling at 5.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.343   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLK    Tickce1     (-Th)    -0.287   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5042 paths analyzed, 439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.894ns.
--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_0 (SLICE_X24Y22.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.748ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.141 - 0.146)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X25Y24.B5      net (fanout=5)        6.192   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X25Y24.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X25Y24.A5      net (fanout=2)        0.236   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      7.748ns (0.885ns logic, 6.863ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_0 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_0 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    SLICE_X25Y22.A1      net (fanout=2)        0.873   i_appsfpga_io/pll_delay_cnt<0>
    SLICE_X25Y22.A       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y24.A3      net (fanout=1)        0.591   i_appsfpga_io/N0
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.885ns logic, 1.899ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_3 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_3 to i_appsfpga_io/pll_delay_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.DQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_3
    SLICE_X25Y22.A2      net (fanout=2)        0.600   i_appsfpga_io/pll_delay_cnt<3>
    SLICE_X25Y22.A       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y24.A3      net (fanout=1)        0.591   i_appsfpga_io/N0
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.885ns logic, 1.626ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_1 (SLICE_X24Y22.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.748ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.141 - 0.146)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X25Y24.B5      net (fanout=5)        6.192   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X25Y24.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X25Y24.A5      net (fanout=2)        0.236   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      7.748ns (0.885ns logic, 6.863ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_0 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_0 to i_appsfpga_io/pll_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    SLICE_X25Y22.A1      net (fanout=2)        0.873   i_appsfpga_io/pll_delay_cnt<0>
    SLICE_X25Y22.A       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y24.A3      net (fanout=1)        0.591   i_appsfpga_io/N0
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.885ns logic, 1.899ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_3 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_3 to i_appsfpga_io/pll_delay_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.DQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_3
    SLICE_X25Y22.A2      net (fanout=2)        0.600   i_appsfpga_io/pll_delay_cnt<3>
    SLICE_X25Y22.A       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y24.A3      net (fanout=1)        0.591   i_appsfpga_io/N0
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.885ns logic, 1.626ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/pll_delay_cnt_2 (SLICE_X24Y22.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_9 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.748ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.141 - 0.146)
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_9 to i_appsfpga_io/pll_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.BQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<9>
                                                       i_appsfpga_io/pll_delay_cnt_9
    SLICE_X25Y24.B5      net (fanout=5)        6.192   i_appsfpga_io/pll_delay_cnt<9>
    SLICE_X25Y24.B       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_locked_rstz_gq1_or00001
    SLICE_X25Y24.A5      net (fanout=2)        0.236   i_appsfpga_io/pll_locked_rstz_gq1_or0000
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      7.748ns (0.885ns logic, 6.863ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_0 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_0 to i_appsfpga_io/pll_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_0
    SLICE_X25Y22.A1      net (fanout=2)        0.873   i_appsfpga_io/pll_delay_cnt<0>
    SLICE_X25Y22.A       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y24.A3      net (fanout=1)        0.591   i_appsfpga_io/N0
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.885ns logic, 1.899ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/pll_delay_cnt_3 (FF)
  Destination:          i_appsfpga_io/pll_delay_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/pll_delay_cnt_3 to i_appsfpga_io/pll_delay_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.DQ      Tcko                  0.471   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_3
    SLICE_X25Y22.A2      net (fanout=2)        0.600   i_appsfpga_io/pll_delay_cnt<3>
    SLICE_X25Y22.A       Tilo                  0.094   i_appsfpga_io/N0
                                                       i_appsfpga_io/pll_delay_cnt_not0001_SW0
    SLICE_X25Y24.A3      net (fanout=1)        0.591   i_appsfpga_io/N0
    SLICE_X25Y24.A       Tilo                  0.094   i_appsfpga_io/pll_locked_rst_bq
                                                       i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CE      net (fanout=3)        0.435   i_appsfpga_io/pll_delay_cnt_not0001
    SLICE_X24Y22.CLK     Tceck                 0.226   i_appsfpga_io/pll_delay_cnt<3>
                                                       i_appsfpga_io/pll_delay_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.885ns logic, 1.626ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwr_float_capture2q (SLICE_X35Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwr_float_capture1q (FF)
  Destination:          pwr_float_capture2q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pwr_float_capture1q to pwr_float_capture2q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y72.AQ      Tcko                  0.414   pwr_float_capture3q
                                                       pwr_float_capture1q
    SLICE_X35Y72.BX      net (fanout=2)        0.292   pwr_float_capture1q
    SLICE_X35Y72.CLK     Tckdi       (-Th)     0.231   pwr_float_capture3q
                                                       pwr_float_capture2q
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point debounced_dip_sw_iq_7 (SLICE_X26Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dip_sw_capture2q_7 (FF)
  Destination:          debounced_dip_sw_iq_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.183 - 0.168)
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dip_sw_capture2q_7 to debounced_dip_sw_iq_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y61.AQ      Tcko                  0.414   dip_sw_capture2q<7>
                                                       dip_sw_capture2q_7
    SLICE_X26Y60.A6      net (fanout=2)        0.274   dip_sw_capture2q<7>
    SLICE_X26Y60.CLK     Tah         (-Th)     0.197   debounced_dip_sw_iq<7>
                                                       debounced_dip_sw_iq_7_rstpot
                                                       debounced_dip_sw_iq_7
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.217ns logic, 0.274ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point debounced_logic_rstz (SLICE_X15Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounced_logic_rstz (FF)
  Destination:          debounced_logic_rstz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_IBUFG rising at 20.000ns
  Destination Clock:    clk_i_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounced_logic_rstz to debounced_logic_rstz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y62.DQ      Tcko                  0.414   debounced_logic_rstz
                                                       debounced_logic_rstz
    SLICE_X15Y62.D6      net (fanout=2)        0.264   debounced_logic_rstz
    SLICE_X15Y62.CLK     Tah         (-Th)     0.195   debounced_logic_rstz
                                                       debounced_logic_rstz_mux00001
                                                       debounced_logic_rstz
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.219ns logic, 0.264ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i_flops = PERIOD TIMEGRP "clk_i_flops" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Logical resource: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Logical resource: i_appsfpga_io/i_pll_mem/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y4.CLKOUT3
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_usb = PERIOD TIMEGRP "clk_usb_flops" 20.83 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_usb = PERIOD TIMEGRP "clk_usb_flops" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: i_appscore/USB_IO_INST/ifclk_bufg
--------------------------------------------------------------------------------
Slack: 10.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: i_appscore/USB_IO_INST/ifclk_bufg
--------------------------------------------------------------------------------
Slack: 19.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appscore/USB_IO_INST/i_bufg_ifclk/I0
  Logical resource: i_appscore/USB_IO_INST/i_bufg_ifclk/I0
  Location pin: BUFGCTRL_X0Y21.I0
  Clock network: apps_testpt_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs0_flops = PERIOD TIMEGRP "dqs0_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs0_flops = PERIOD TIMEGRP "dqs0_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y222.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y222.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y236.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs1_flops = PERIOD TIMEGRP "dqs1_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs1_flops = PERIOD TIMEGRP "dqs1_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y220.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y220.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y211.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs2_flops = PERIOD TIMEGRP "dqs2_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs2_flops = PERIOD TIMEGRP "dqs2_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X0Y218.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X0Y218.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X0Y206.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs3_flops = PERIOD TIMEGRP "dqs3_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs3_flops = PERIOD TIMEGRP "dqs3_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y222.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y222.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y239.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs4_flops = PERIOD TIMEGRP "dqs4_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs4_flops = PERIOD TIMEGRP "dqs4_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y220.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y220.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y227.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs5_flops = PERIOD TIMEGRP "dqs5_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs5_flops = PERIOD TIMEGRP "dqs5_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y218.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y218.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y201.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs6_flops = PERIOD TIMEGRP "dqs6_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs6_flops = PERIOD TIMEGRP "dqs6_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y182.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y182.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y193.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dqs7_flops = PERIOD TIMEGRP "dqs7_flops" 3.75 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.380ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dqs7_flops = PERIOD TIMEGRP "dqs7_flops" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.370ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce/SR
  Location pin: ILOGIC_X2Y180.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce/CK
  Location pin: ILOGIC_X2Y180.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>
--------------------------------------------------------------------------------
Slack: 3.170ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 0.290ns (Tickpwl)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1/CLK
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq/CK
  Location pin: ILOGIC_X2Y173.CLK
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pad_to_pad = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP 
"PADS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.951ns.
--------------------------------------------------------------------------------

Paths for end point clk_r_o (AE18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.049ns (requirement - data path)
  Source:               clk_i (PAD)
  Destination:          clk_r_o (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 4)

  Maximum Data Path: clk_i to clk_r_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    AE18.O               net (fanout=3)        2.777   clk_r_o_OBUF
    AE18.PAD             Tioop                 2.658   clk_r_o
                                                       clk_r_o_OBUF
                                                       clk_r_o
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (4.035ns logic, 4.916ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.311ns (requirement - data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      5.689ns (Levels of Logic = 2)

  Maximum Data Path: ctl1 to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    F29.T                net (fanout=35)       2.271   apps_testpt_6_OBUF
    F29.PAD              Tiotp                 2.538   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (3.418ns logic, 2.271ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.312ns (requirement - data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<3> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      5.688ns (Levels of Logic = 2)

  Maximum Data Path: ctl1 to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    G30.T                net (fanout=35)       2.263   apps_testpt_6_OBUF
    G30.PAD              Tiotp                 2.545   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (3.425ns logic, 2.263ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_pad_to_pad = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   4.867ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<15> (PAD)
  Data Path Delay:      4.867ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    M30.T                net (fanout=35)       1.742   apps_testpt_6_OBUF
    M30.PAD              Tiotp                 2.278   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (3.125ns logic, 1.742ns route)
                                                       (64.2% logic, 35.8% route)
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   4.879ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<10> (PAD)
  Data Path Delay:      4.879ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    L30.T                net (fanout=35)       1.742   apps_testpt_6_OBUF
    L30.PAD              Tiotp                 2.290   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (3.137ns logic, 1.742ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   5.104ns (data path)
  Source:               ctl1 (PAD)
  Destination:          bidir<5> (PAD)
  Data Path Delay:      5.104ns (Levels of Logic = 2)

  Minimum Data Path: ctl1 to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    G31.T                net (fanout=35)       1.953   apps_testpt_6_OBUF
    G31.PAD              Tiotp                 2.304   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (3.151ns logic, 1.953ns route)
                                                       (61.7% logic, 38.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs0_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs1_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs2_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs3_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs4_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs5_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs6_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_dqs7_flops_to_clk2x_mem_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs0_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.833ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y111.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y222.DATAIN  net (fanout=1)        0.531   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y222.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y222.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.692ns (2.161ns logic, 0.531ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs0_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.623ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y111.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y222.DATAIN  net (fanout=1)        0.488   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y222.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y222.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.764ns (2.276ns logic, 0.488ns route)
                                                         (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs1_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.824ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.522   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.683ns (2.161ns logic, 0.522ns route)
                                                         (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs1_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.615ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.480   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs2_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.833ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y109.AQ        Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y218.DATAIN  net (fanout=1)        0.531   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y218.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y218.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.692ns (2.161ns logic, 0.531ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs2_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.623ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y109.AQ        Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y218.DATAIN  net (fanout=1)        0.488   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y218.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y218.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.764ns (2.276ns logic, 0.488ns route)
                                                         (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs3_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y111.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X2Y222.DATAIN  net (fanout=1)        0.295   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X2Y222.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y222.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.435ns (2.140ns logic, 0.295ns route)
                                                         (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs3_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y222.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.388ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y111.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X2Y222.DATAIN  net (fanout=1)        0.272   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X2Y222.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y222.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y222.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.529ns (2.257ns logic, 0.272ns route)
                                                         (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs4_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.581ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y110.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X2Y220.DATAIN  net (fanout=1)        0.300   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X2Y220.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y220.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.440ns (2.140ns logic, 0.300ns route)
                                                         (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs4_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.392ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y110.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X2Y220.DATAIN  net (fanout=1)        0.276   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X2Y220.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y220.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y220.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.533ns (2.257ns logic, 0.276ns route)
                                                         (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs5_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y109.DQ       Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X2Y218.DATAIN  net (fanout=1)        0.295   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X2Y218.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y218.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.435ns (2.140ns logic, 0.295ns route)
                                                         (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs5_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y218.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.388ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y109.DQ       Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X2Y218.DATAIN  net (fanout=1)        0.272   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X2Y218.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y218.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y218.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.529ns (2.257ns logic, 0.272ns route)
                                                         (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs6_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y182.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y91.DQ        Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X2Y182.DATAIN  net (fanout=1)        0.295   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X2Y182.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y182.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y182.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.435ns (2.140ns logic, 0.295ns route)
                                                         (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs6_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y182.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.388ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y91.DQ        Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X2Y182.DATAIN  net (fanout=1)        0.272   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X2Y182.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y182.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y182.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.529ns (2.257ns logic, 0.272ns route)
                                                         (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk2x_mem_to_dqs7_flops_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y180.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.581ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y90.DQ        Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X2Y180.DATAIN  net (fanout=1)        0.300   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X2Y180.DATAOUT Tioddo_DATAIN         1.338   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y180.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y180.CLK      Tidockd               0.352   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.440ns (2.140ns logic, 0.300ns route)
                                                         (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk2x_mem_to_dqs7_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y180.DDLY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.392ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x rising
  Destination Clock:    i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y90.DQ        Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X2Y180.DATAIN  net (fanout=1)        0.276   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X2Y180.DATAOUT Tioddo_DATAIN         1.728   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X2Y180.DDLY     net (fanout=2)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X2Y180.CLK      Tiockdd     (-Th)    -0.115   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.533ns (2.257ns logic, 0.276ns route)
                                                         (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk_usb_to_TPT_ifclk_bufg_path" TIG;

 287 paths analyzed, 287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.CLKARDCLKL), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.638ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Data Path Delay:      9.638ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y16.CLKARDCLKL net (fanout=97)       1.868   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.638ns (1.387ns logic, 8.251ns route)
                                                          (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.CLKARDCLKU), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.634ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Data Path Delay:      9.634ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y16.CLKARDCLKU net (fanout=97)       1.864   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.634ns (1.387ns logic, 8.247ns route)
                                                          (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y18.CLKARDCLKU), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.624ns (data path)
  Source:               clk_usb (PAD)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Data Path Delay:      9.624ns (Levels of Logic = 4)

  Maximum Data Path: clk_usb to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y18.CLKARDCLKU net (fanout=97)       1.854   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.624ns (1.387ns logic, 8.237ns route)
                                                          (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ffs_to_ddr2_ck_n_path" TIG;

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ddr2_ck_n<1> (K18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.405ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 (FF)
  Destination:          ddr2_ck_n<1> (PAD)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x falling at 3.333ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 to ddr2_ck_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y156.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.PAD              Tioop                 1.798   ddr2_ck_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_obuf_ck_i/N
                                                       ddr2_ck_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (2.405ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.405ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 (FF)
  Destination:          ddr2_ck_n<1> (PAD)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x rising at 0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9 to ddr2_ck_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y156.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N9
    K18.PAD              Tioop                 1.798   ddr2_ck_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_obuf_ck_i/N
                                                       ddr2_ck_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (2.405ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_ck_n<0> (L19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.400ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 (FF)
  Destination:          ddr2_ck_n<0> (PAD)
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x falling at 3.333ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 to ddr2_ck_n<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y158.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.PAD              Tioop                 1.793   ddr2_ck_n<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_obuf_ck_i/N
                                                       ddr2_ck_n<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (2.400ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.400ns (data path)
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 (FF)
  Destination:          ddr2_ck_n<0> (PAD)
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         mem_clk2x rising at 0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8 to ddr2_ck_n<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y158.OQ     Tockq                 0.607   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.O                net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N8
    L19.PAD              Tioop                 1.793   ddr2_ck_n<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_obuf_ck_i/N
                                                       ddr2_ck_n<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (2.400ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1114 paths analyzed, 216 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.407ns.
--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X36Y32.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.266ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y40.D2      net (fanout=2)        1.222   i_icon/U0/U_ICON/iSYNC
    SLICE_X28Y40.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y32.B2      net (fanout=8)        1.799   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X37Y31.A3      net (fanout=35)       1.583   CONTROL1<5>
    SLICE_X37Y31.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<12>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/LUT_OUT
    SLICE_X36Y32.AI      net (fanout=1)        0.595   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<12>
    SLICE_X36Y32.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (1.067ns logic, 5.199ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.BQ      Tcko                  0.471   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X28Y32.D2      net (fanout=3)        0.786   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X28Y32.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X27Y32.B5      net (fanout=8)        0.847   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X37Y31.A3      net (fanout=35)       1.583   CONTROL1<5>
    SLICE_X37Y31.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<12>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/LUT_OUT
    SLICE_X36Y32.AI      net (fanout=1)        0.595   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<12>
    SLICE_X36Y32.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (1.088ns logic, 3.811ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.BQ      Tcko                  0.450   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X27Y30.D2      net (fanout=5)        0.756   i_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X27Y30.D       Tilo                  0.094   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X27Y32.B3      net (fanout=2)        0.594   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X37Y31.A3      net (fanout=35)       1.583   CONTROL1<5>
    SLICE_X37Y31.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<12>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/LUT_OUT
    SLICE_X36Y32.AI      net (fanout=1)        0.595   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<12>
    SLICE_X36Y32.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (1.067ns logic, 3.528ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X32Y32.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.185ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y40.D2      net (fanout=2)        1.222   i_icon/U0/U_ICON/iSYNC
    SLICE_X28Y40.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y32.B2      net (fanout=8)        1.799   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X35Y32.A1      net (fanout=35)       1.839   CONTROL1<5>
    SLICE_X35Y32.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/LUT_OUT
    SLICE_X32Y32.AI      net (fanout=1)        0.258   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
    SLICE_X32Y32.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (1.067ns logic, 5.118ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.BQ      Tcko                  0.471   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X28Y32.D2      net (fanout=3)        0.786   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X28Y32.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X27Y32.B5      net (fanout=8)        0.847   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X35Y32.A1      net (fanout=35)       1.839   CONTROL1<5>
    SLICE_X35Y32.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/LUT_OUT
    SLICE_X32Y32.AI      net (fanout=1)        0.258   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
    SLICE_X32Y32.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (1.088ns logic, 3.730ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.BQ      Tcko                  0.450   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X27Y30.D2      net (fanout=5)        0.756   i_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X27Y30.D       Tilo                  0.094   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X27Y32.B3      net (fanout=2)        0.594   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X35Y32.A1      net (fanout=35)       1.839   CONTROL1<5>
    SLICE_X35Y32.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/LUT_OUT
    SLICE_X32Y32.AI      net (fanout=1)        0.258   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<13>
    SLICE_X32Y32.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.067ns logic, 3.447ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X36Y31.AI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.940ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_SYNC/U_SYNC to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.AQ      Tcko                  0.450   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y40.D2      net (fanout=2)        1.222   i_icon/U0/U_ICON/iSYNC
    SLICE_X28Y40.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y32.B2      net (fanout=8)        1.799   i_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X34Y30.A3      net (fanout=35)       1.437   CONTROL1<5>
    SLICE_X34Y30.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X36Y31.AI      net (fanout=1)        0.415   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X36Y31.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.067ns logic, 4.873ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.BQ      Tcko                  0.471   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X28Y32.D2      net (fanout=3)        0.786   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X28Y32.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X27Y32.B5      net (fanout=8)        0.847   i_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X34Y30.A3      net (fanout=35)       1.437   CONTROL1<5>
    SLICE_X34Y30.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X36Y31.AI      net (fanout=1)        0.415   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X36Y31.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (1.088ns logic, 3.485ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.BQ      Tcko                  0.450   i_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X27Y30.D2      net (fanout=5)        0.756   i_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X27Y30.D       Tilo                  0.094   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
                                                       i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X27Y32.B3      net (fanout=2)        0.594   i_icon/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X27Y32.B       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X34Y30.A3      net (fanout=35)       1.437   CONTROL1<5>
    SLICE_X34Y30.A       Tilo                  0.094   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT
    SLICE_X36Y31.AI      net (fanout=1)        0.415   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<11>
    SLICE_X36Y31.CLK     Tds                   0.335   i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/out_temp
                                                       i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.067ns logic, 3.202ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_vio_sys/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT (SLICE_X29Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_sys/U0/I_VIO/reset_f_edge/U_DOUT1 (FF)
  Destination:          i_vio_sys/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_sys/U0/I_VIO/reset_f_edge/U_DOUT1 to i_vio_sys/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y28.CQ      Tcko                  0.433   i_vio_sys/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       i_vio_sys/U0/I_VIO/reset_f_edge/U_DOUT1
    SLICE_X29Y28.DX      net (fanout=1)        0.146   i_vio_sys/U0/I_VIO/reset_f_edge/iDOUT<1>
    SLICE_X29Y28.CLK     Tckdi       (-Th)     0.219   i_vio_sys/U0/I_VIO/RESET
                                                       i_vio_sys/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.214ns logic, 0.146ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG (SLICE_X25Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG to i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.AQ      Tcko                  0.414   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<23>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG
    SLICE_X25Y37.BX      net (fanout=1)        0.282   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<20>
    SLICE_X25Y37.CLK     Tckdi       (-Th)     0.231   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<23>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG (SLICE_X27Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG to i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.AQ      Tcko                  0.414   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG
    SLICE_X27Y32.BX      net (fanout=1)        0.282   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<16>
    SLICE_X27Y32.CLK     Tckdi       (-Th)     0.231   i_vio_mem/U0/I_VIO/OUTPUT_SHIFT<19>
                                                       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X20Y37.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X20Y37.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp/CLK
  Logical resource: i_vio_mem/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.045ns.
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X28Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y43.D4      net (fanout=3)        0.710   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y43.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X28Y33.CE      net (fanout=3)        1.424   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X28Y33.CLK     Tceck                 0.226   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.770ns logic, 2.134ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X28Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y43.D4      net (fanout=3)        0.710   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y43.D       Tilo                  0.094   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X28Y33.CE      net (fanout=3)        1.424   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X28Y33.CLK     Tceck                 0.226   i_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.770ns logic, 2.134ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X27Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y43.A2      net (fanout=3)        0.986   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X26Y43.A       Tilo                  0.094   CONTROL0<1>
                                                       i_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X27Y41.SR      net (fanout=3)        0.606   i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X27Y41.CLK     Tsrck                 0.545   i_icon/U0/U_ICON/iSYNC
                                                       i_icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (1.089ns logic, 1.592ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X27Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y43.D4      net (fanout=3)        0.653   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y43.D       Tilo                  0.087   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X27Y33.CE      net (fanout=3)        0.754   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y33.CLK     Tckce       (-Th)    -0.046   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.547ns logic, 1.407ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X27Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y43.D4      net (fanout=3)        0.653   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y43.D       Tilo                  0.087   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X27Y33.CE      net (fanout=3)        0.754   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y33.CLK     Tckce       (-Th)    -0.046   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.547ns logic, 1.407ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X27Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y43.D4      net (fanout=3)        0.653   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X27Y43.D       Tilo                  0.087   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       i_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X27Y33.CE      net (fanout=3)        0.754   i_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y33.CLK     Tckce       (-Th)    -0.046   i_icon/U0/U_ICON/iCORE_ID<3>
                                                       i_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.547ns logic, 1.407ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.006ns.
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y48.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.141ns

  Clock Uncertainty:          0.141ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.450   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y48.D4      net (fanout=3)        0.387   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X26Y48.CLK     Tas                   0.028   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.478ns logic, 0.387ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point i_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y48.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         i_icon/U0/iUPDATE_OUT rising
  Destination Clock:    i_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.DQ      Tcko                  0.414   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y48.D4      net (fanout=3)        0.356   i_icon/U0/U_ICON/iDATA_CMD
    SLICE_X26Y48.CLK     Tah         (-Th)     0.195   i_icon/U0/U_ICON/iDATA_CMD
                                                       i_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       i_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.219ns logic, 0.356ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/mem_preload_done_1q (SLICE_X22Y42.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.008ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/mem_preload_done_3q (FF)
  Destination:          i_appscore/MEMORY_IO_INST/mem_preload_done_1q (FF)
  Data Path Delay:      1.258ns (Levels of Logic = 0)
  Clock Path Skew:      -0.316ns (4.579 - 4.895)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/mem_preload_done_3q to i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y51.DQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X22Y42.AX      net (fanout=1)        0.816   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X22Y42.CLK     Tdick                -0.008   i_appscore/MEMORY_IO_INST/mem_preload_done_2q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.442ns logic, 0.816ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X42Y38.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.554ns (data path - clock path skew + uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.338ns (4.606 - 4.944)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 15.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y39.CQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X42Y38.DX      net (fanout=1)        0.330   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
    SLICE_X42Y38.CLK     Tdick                 0.002   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.452ns logic, 0.330ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TSfalse_path" TIG;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X42Y38.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.290ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.355ns (4.953 - 4.598)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 10.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y39.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X42Y38.DX      net (fanout=1)        0.304   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
    SLICE_X42Y38.CLK     Tckdi       (-Th)     0.219   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.195ns logic, 0.304ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/mem_preload_done_1q (SLICE_X22Y42.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.129ns (datapath - clock path skew - uncertainty)
  Source:               i_appscore/MEMORY_IO_INST/mem_preload_done_3q (FF)
  Destination:          i_appscore/MEMORY_IO_INST/mem_preload_done_1q (FF)
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.372ns (4.924 - 4.552)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    clk_g rising at 10.000ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/mem_preload_done_3q to i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y51.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X22Y42.AX      net (fanout=1)        0.750   i_appscore/MEMORY_IO_INST/mem_preload_done_3q
    SLICE_X22Y42.CLK     Tckdi       (-Th)     0.229   i_appscore/MEMORY_IO_INST/mem_preload_done_2q
                                                       i_appscore/MEMORY_IO_INST/mem_preload_done_1q
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.185ns logic, 0.750ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF" TS_clk_i / 4 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF" TS_clk_i / 4 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X1Y11.REGCLKBWRRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X1Y7.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF" TS_clk_i / 8 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF" TS_clk_i / 8 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF" TS_clk_i / 1.5 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF" TS_clk_i / 1.5 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X2Y180.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y181.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y183.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF" TS_clk_i / 3 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.550ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF" TS_clk_i / 3 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y167.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_1_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y161.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X2Y181.SR
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF = PERIOD TIMEGRP      
   "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF" TS_clk_i / 4 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF" TS_clk_i / 4 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y22.I0
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X22Y72.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X22Y72.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9963 paths analyzed, 2123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.854ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_96 (SLICE_X30Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_96 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 0)
  Clock Path Skew:      -0.239ns (1.188 - 1.427)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOL7 Trcko_DOB_NC          2.180   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X30Y38.AX      net (fanout=1)        2.277   i_appscore/mem_rd_ab_fifo_out<96>
    SLICE_X30Y38.CLK     Tdick                -0.008   i_appscore/mem_dmd_dout_b<51>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_96
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (2.172ns logic, 2.277ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_97 (SLICE_X30Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_97 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 0)
  Clock Path Skew:      -0.249ns (1.188 - 1.437)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP to i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU7 Trcko_DOB_NC          2.180   i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                       i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X30Y38.BX      net (fanout=1)        2.249   i_appscore/mem_rd_ab_fifo_out<97>
    SLICE_X30Y38.CLK     Tdick                -0.011   i_appscore/mem_dmd_dout_b<51>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_97
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (2.169ns logic, 2.249ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (OLOGIC_X0Y11.D3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appsfpga_io/init_active_gq_int (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.378 - 1.305)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appsfpga_io/init_active_gq_int to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.471   init_active_gq
                                                       i_appsfpga_io/init_active_gq_int
    SLICE_X8Y15.D2       net (fanout=165)      2.782   init_active_gq
    SLICE_X8Y15.D        Tilo                  0.094   i_appsfpga_io/temp_dout_a<28>
                                                       i_appsfpga_io/temp_dout_a<28>1
    OLOGIC_X0Y11.D3      net (fanout=1)        1.044   i_appsfpga_io/temp_dout_a<28>
    OLOGIC_X0Y11.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (0.857ns logic, 3.826ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/muxed_out_dout_a_q_28 (FF)
  Destination:          i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.378 - 1.349)
  Source Clock:         clk_g rising at 0.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/muxed_out_dout_a_q_28 to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.450   appcore_dout_a_q<31>
                                                       i_appscore/muxed_out_dout_a_q_28
    SLICE_X8Y15.D5       net (fanout=1)        1.208   appcore_dout_a_q<28>
    SLICE_X8Y15.D        Tilo                  0.094   i_appsfpga_io/temp_dout_a<28>
                                                       i_appsfpga_io/temp_dout_a<28>1
    OLOGIC_X0Y11.D3      net (fanout=1)        1.044   i_appsfpga_io/temp_dout_a<28>
    OLOGIC_X0Y11.CLKDIV  Tosdck_D              0.292   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.836ns logic, 2.252ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/muxed_out_dout_b_q_63 (SLICE_X42Y35.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_111 (FF)
  Destination:          i_appscore/muxed_out_dout_b_q_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.178 - 0.141)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_111 to i_appscore/muxed_out_dout_b_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.DQ      Tcko                  0.414   i_appscore/mem_dmd_dout_b<63>
                                                       i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_ab_111
    SLICE_X42Y35.CX      net (fanout=1)        0.154   i_appscore/mem_dmd_dout_b<63>
    SLICE_X42Y35.CLK     Tckdi       (-Th)     0.218   apps_testpt_9_OBUF
                                                       i_appscore/muxed_out_dout_b_q_63
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.196ns logic, 0.154ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8 (SLICE_X25Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_8 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.157 - 0.145)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_8 to i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.AQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<10>
                                                       i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_8
    SLICE_X25Y57.BX      net (fanout=3)        0.166   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<8>
    SLICE_X25Y57.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<10>
                                                       i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.202ns logic, 0.166ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10 (SLICE_X25Y57.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_10 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.157 - 0.145)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    clk_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_10 to i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.CQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<10>
                                                       i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_10
    SLICE_X25Y57.DX      net (fanout=3)        0.163   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<10>
    SLICE_X25Y57.CLK     Tckdi       (-Th)     0.219   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<10>
                                                       i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.214ns logic, 0.163ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT0_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X1Y11.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X1Y11.REGCLKBWRRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------
Slack: 2.778ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X1Y7.CLKBWRCLKL
  Clock network: clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0" TS_clk_i_flops / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_PLL_clk_CLKOUT1_BUF_0" TS_clk_i_flops / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12172 paths analyzed, 4122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.891ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25 (SLICE_X29Y102.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.352ns (3.127 - 3.479)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y116.DQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X46Y116.B2     net (fanout=1)        0.778   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg3b_out_rise
    SLICE_X46Y116.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/rd_data_rise1
    SLICE_X29Y102.BX     net (fanout=4)        2.488   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
    SLICE_X29Y102.CLK    Tdick                -0.011   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.533ns logic, 3.266ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Clock Path Skew:      -0.352ns (3.127 - 3.479)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y116.BQ     Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X46Y116.B5     net (fanout=1)        0.388   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/stg2a_out_rise
    SLICE_X46Y116.B      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/rd_data_rise1
    SLICE_X29Y102.BX     net (fanout=4)        2.488   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<25>
    SLICE_X29Y102.CLK    Tdick                -0.011   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<27>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.533ns logic, 2.876ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (SLICE_X22Y100.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (3.208 - 3.514)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.CQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X6Y113.A1      net (fanout=1)        1.047   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_fall
    SLICE_X6Y113.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X22Y100.CX     net (fanout=3)        1.865   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X22Y100.CLK    Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (0.569ns logic, 2.912ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (3.208 - 3.514)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.AQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X6Y113.A4      net (fanout=1)        0.684   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg2a_out_fall
    SLICE_X6Y113.A       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X22Y100.CX     net (fanout=3)        1.865   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X22Y100.CLK    Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.569ns logic, 2.549ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1 (SLICE_X19Y103.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.342ns (3.196 - 3.538)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y119.DQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X5Y119.B1      net (fanout=1)        0.863   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_rise
    SLICE_X5Y119.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_rise1
    SLICE_X19Y103.BX     net (fanout=4)        1.982   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
    SLICE_X19Y103.CLK    Tdick                -0.011   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (0.554ns logic, 2.845ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1 (FF)
  Requirement:          6.667ns
  Data Path Delay:      3.203ns (Levels of Logic = 1)
  Clock Path Skew:      -0.342ns (3.196 - 3.538)
  Source Clock:         mem_clk2x rising at 6.666ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y119.BQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_rise
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X5Y119.B4      net (fanout=1)        0.667   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg2a_out_rise
    SLICE_X5Y119.B       Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_rise1
    SLICE_X19Y103.BX     net (fanout=4)        1.982   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
    SLICE_X19Y103.CLK    Tdick                -0.011   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.554ns logic, 2.649ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_1 (SLICE_X20Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Clock Path Skew:      0.238ns (3.432 - 3.194)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y100.BQ     Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1
    SLICE_X20Y100.BX     net (fanout=1)        0.423   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<1>
    SLICE_X20Y100.CLK    Tckdi       (-Th)     0.242   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.172ns logic, 0.423ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2 (SLICE_X20Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.238ns (3.432 - 3.194)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y100.CQ     Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2
    SLICE_X20Y100.CX     net (fanout=1)        0.443   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<2>
    SLICE_X20Y100.CLK    Tckdi       (-Th)     0.230   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.184ns logic, 0.443ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid (SLICE_X5Y91.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 0)
  Clock Path Skew:      0.235ns (3.419 - 3.184)
  Source Clock:         mem_clk2x rising at 13.333ns
  Destination Clock:    mem_clk0 rising at 13.333ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    SLICE_X5Y91.AX       net (fanout=2)        0.437   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
    SLICE_X5Y91.CLK      Tckdi       (-Th)     0.229   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.204ns logic, 0.437ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT0_BUF_0" TS_clk_i_flops / 1.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X2Y180.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y181.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X2Y183.C
  Clock network: mem_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15533 paths analyzed, 4837 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.197ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_pattern_id_14 (SLICE_X20Y66.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_8 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_14 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.522ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (4.551 - 4.893)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_8 to i_appscore/MEMORY_IO_INST/rd_pattern_id_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.DQ      Tcko                  0.471   i_appscore/num_patterns<8>
                                                       i_appscore/USB_REG_INST/num_patterns_1_8
    SLICE_X22Y64.A5      net (fanout=3)        0.684   i_appscore/num_patterns<8>
    SLICE_X22Y64.DMUX    Topad                 0.735   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<4>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_14
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.995ns logic, 1.527ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_14 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.487ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.376ns (4.551 - 4.927)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_1 to i_appscore/MEMORY_IO_INST/rd_pattern_id_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.AQ      Tcko                  0.450   num_patterns<1>
                                                       i_appscore/USB_REG_INST/num_patterns_1_1
    SLICE_X22Y63.A5      net (fanout=4)        0.566   num_patterns<1>
    SLICE_X22Y63.COUT    Topcya                0.509   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<0>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.DMUX    Tcind                 0.330   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_14
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (2.078ns logic, 1.409ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_7 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_14 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.507ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (4.551 - 4.893)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_7 to i_appscore/MEMORY_IO_INST/rd_pattern_id_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.CQ      Tcko                  0.471   i_appscore/num_patterns<8>
                                                       i_appscore/USB_REG_INST/num_patterns_1_7
    SLICE_X22Y63.D4      net (fanout=3)        0.682   i_appscore/num_patterns<7>
    SLICE_X22Y63.COUT    Topcyd                0.392   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.DMUX    Tcind                 0.330   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.547   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_14
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.982ns logic, 1.525ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_pattern_id_13 (SLICE_X20Y66.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_8 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_13 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.519ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (4.551 - 4.893)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_8 to i_appscore/MEMORY_IO_INST/rd_pattern_id_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.DQ      Tcko                  0.471   i_appscore/num_patterns<8>
                                                       i_appscore/USB_REG_INST/num_patterns_1_8
    SLICE_X22Y64.A5      net (fanout=3)        0.684   i_appscore/num_patterns<8>
    SLICE_X22Y64.DMUX    Topad                 0.735   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<4>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.544   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_13
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (1.992ns logic, 1.527ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_13 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.484ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.376ns (4.551 - 4.927)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_1 to i_appscore/MEMORY_IO_INST/rd_pattern_id_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.AQ      Tcko                  0.450   num_patterns<1>
                                                       i_appscore/USB_REG_INST/num_patterns_1_1
    SLICE_X22Y63.A5      net (fanout=4)        0.566   num_patterns<1>
    SLICE_X22Y63.COUT    Topcya                0.509   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<0>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.DMUX    Tcind                 0.330   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.544   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_13
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (2.075ns logic, 1.409ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_7 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_13 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (4.551 - 4.893)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_7 to i_appscore/MEMORY_IO_INST/rd_pattern_id_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.CQ      Tcko                  0.471   i_appscore/num_patterns<8>
                                                       i_appscore/USB_REG_INST/num_patterns_1_7
    SLICE_X22Y63.D4      net (fanout=3)        0.682   i_appscore/num_patterns<7>
    SLICE_X22Y63.COUT    Topcyd                0.392   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.DMUX    Tcind                 0.330   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.544   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_13
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.979ns logic, 1.525ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/rd_pattern_id_12 (SLICE_X20Y66.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_8 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_12 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.516ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (4.551 - 4.893)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_8 to i_appscore/MEMORY_IO_INST/rd_pattern_id_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.DQ      Tcko                  0.471   i_appscore/num_patterns<8>
                                                       i_appscore/USB_REG_INST/num_patterns_1_8
    SLICE_X22Y64.A5      net (fanout=3)        0.684   i_appscore/num_patterns<8>
    SLICE_X22Y64.DMUX    Topad                 0.735   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<4>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.541   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_12
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.989ns logic, 1.527ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_12 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.481ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.376ns (4.551 - 4.927)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_1 to i_appscore/MEMORY_IO_INST/rd_pattern_id_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.AQ      Tcko                  0.450   num_patterns<1>
                                                       i_appscore/USB_REG_INST/num_patterns_1_1
    SLICE_X22Y63.A5      net (fanout=4)        0.566   num_patterns<1>
    SLICE_X22Y63.COUT    Topcya                0.509   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<0>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.DMUX    Tcind                 0.330   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.541   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_12
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (2.072ns logic, 1.409ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_REG_INST/num_patterns_1_7 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/rd_pattern_id_12 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.501ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.342ns (4.551 - 4.893)
  Source Clock:         clk_g rising at 5.000ns
  Destination Clock:    mem_clk2x rising at 6.666ns
  Clock Uncertainty:    0.434ns

  Clock Uncertainty:          0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.207ns

  Maximum Data Path: i_appscore/USB_REG_INST/num_patterns_1_7 to i_appscore/MEMORY_IO_INST/rd_pattern_id_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.CQ      Tcko                  0.471   i_appscore/num_patterns<8>
                                                       i_appscore/USB_REG_INST/num_patterns_1_7
    SLICE_X22Y63.D4      net (fanout=3)        0.682   i_appscore/num_patterns<7>
    SLICE_X22Y63.COUT    Topcyd                0.392   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_lut<3>
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.CIN     net (fanout=1)        0.000   i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<3>
    SLICE_X22Y64.DMUX    Tcind                 0.330   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
                                                       i_appscore/MEMORY_IO_INST/Mcompar_rd_pattern_id_cmp_ge0000_cy<7>
    SLICE_X19Y64.A5      net (fanout=1)        0.386   i_appscore/MEMORY_IO_INST/rd_pattern_id_cmp_ge0000
    SLICE_X19Y64.AMUX    Tilo                  0.242   i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<10>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_or00001
    SLICE_X20Y66.SR      net (fanout=4)        0.457   i_appscore/MEMORY_IO_INST/rd_pattern_id_or0000
    SLICE_X20Y66.CLK     Tsrck                 0.541   i_appscore/MEMORY_IO_INST/rd_pattern_id<14>
                                                       i_appscore/MEMORY_IO_INST/rd_pattern_id_12
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.976ns logic, 1.525ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X30Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.264 - 3.009)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.CQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6
    SLICE_X30Y74.CX      net (fanout=1)        0.453   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<6>
    SLICE_X30Y74.CLK     Tckdi       (-Th)     0.218   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.196ns logic, 0.453ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0 (SLICE_X48Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 0)
  Clock Path Skew:      0.245ns (3.386 - 3.141)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y82.CQ      Tcko                  0.433   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r<0>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0
    SLICE_X48Y81.AX      net (fanout=1)        0.444   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r<0>
    SLICE_X48Y81.CLK     Tckdi       (-Th)     0.236   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.197ns logic, 0.444ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (SLICE_X30Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.264 - 3.009)
  Source Clock:         mem_clk0 rising at 0.000ns
  Destination Clock:    mem_clk2x rising at 0.000ns
  Clock Uncertainty:    0.295ns

  Clock Uncertainty:          0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4
    SLICE_X30Y74.AX      net (fanout=1)        0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel<4>
    SLICE_X30Y74.CLK     Tckdi       (-Th)     0.229   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.185ns logic, 0.471ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT1_BUF_0" TS_clk_i_flops / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y167.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.116ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_1_OBUF/REV
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n/REV
  Location pin: OLOGIC_X2Y161.REV
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X2Y181.SR
  Clock network: i_appscore/MEMORY_IO_INST/rst0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE         
1.66666667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 643 paths analyzed, 625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.812ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X40Y100.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.223 - 1.253)
  Source Clock:         mem_clk2x90 falling at 4.999ns
  Destination Clock:    mem_clk2x90 rising at 8.332ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y97.DQ      Tcko                  0.445   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1
    SLICE_X36Y100.D6     net (fanout=2)        0.476   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
    SLICE_X36Y100.D      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0
    SLICE_X40Y100.BI     net (fanout=1)        0.555   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
    SLICE_X40Y100.CLK    Tds                   0.335   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.874ns logic, 1.031ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (SLICE_X40Y100.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.223 - 1.253)
  Source Clock:         mem_clk2x90 falling at 4.999ns
  Destination Clock:    mem_clk2x90 rising at 8.332ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y97.CQ      Tcko                  0.445   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    SLICE_X36Y100.A6     net (fanout=1)        0.451   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
    SLICE_X36Y100.A      Tilo                  0.094   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot1_INV_0
    SLICE_X40Y100.AI     net (fanout=1)        0.409   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot
    SLICE_X40Y100.CLK    Tds                   0.335   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n<1>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.874ns logic, 0.860ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm (OLOGIC_X0Y225.OCE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.592 - 0.547)
  Source Clock:         mem_clk2x90 falling at 4.999ns
  Destination Clock:    mem_clk2x90 rising at 8.332ns
  Clock Uncertainty:    0.168ns

  Clock Uncertainty:          0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.181ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y108.AQ      Tcko                  0.445   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_ce_r
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce
    OLOGIC_X0Y225.OCE    net (fanout=1)        0.961   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_ce_r
    OLOGIC_X0Y225.CLK    Tooceck               0.223   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_out
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.668ns logic, 0.961ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE
        1.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_12 (SLICE_X32Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_11 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (1.304 - 1.161)
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_11 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y97.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_11
    SLICE_X32Y100.AX     net (fanout=1)        0.293   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<11>
    SLICE_X32Y100.CLK    Tckdi       (-Th)     0.236   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.178ns logic, 0.293ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5 (SLICE_X33Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_4 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_4 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y96.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_4
    SLICE_X33Y96.BX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<4>
    SLICE_X33Y96.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_9 (SLICE_X33Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_8 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk2x90 rising at 1.666ns
  Destination Clock:    mem_clk2x90 rising at 1.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_8 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y97.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_8
    SLICE_X33Y97.BX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<8>
    SLICE_X33Y97.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst90_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT2_BUF_0" TS_clk_i_flops / 3 PHASE
        1.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y173.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y172.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/dq_out/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X2Y188.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/rst90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP    
     "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X24Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_17 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.BQ      Tcko                  0.471   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X24Y78.CX      net (fanout=1)        0.814   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X24Y78.CLK     Tdick                -0.005   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X22Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y72.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X22Y72.CX      net (fanout=1)        0.821   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X22Y72.CLK     Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X22Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 0.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_5 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.BQ      Tcko                  0.450   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X22Y73.CX      net (fanout=1)        0.821   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X22Y73.CLK     Tdick                 0.004   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X22Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.173 - 0.129)
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_11 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y73.DQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X22Y75.AX      net (fanout=1)        0.318   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X22Y75.CLK     Tckdi       (-Th)     0.229   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.185ns logic, 0.318ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X23Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_8 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y73.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X23Y73.BX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X23Y73.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X27Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_clk200 rising at 5.000ns
  Destination Clock:    mem_clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y85.AQ      Tcko                  0.414   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X27Y85.BX      net (fanout=1)        0.282   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X27Y85.CLK     Tckdi       (-Th)     0.231   i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0 = PERIOD TIMEGRP
        "i_appsfpga_io_i_pll_mem_CLKOUT3_BUF_0" TS_clk_i_flops / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Logical resource: i_appsfpga_io/i_pll_mem/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y22.I0
  Clock network: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X22Y72.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r<3>/SR
  Logical resource: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0/SR
  Location pin: SLICE_X22Y72.SR
  Clock network: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0 = PERIOD 
TIMEGRP         "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0" TS_clk_usb 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/arst_usb (SLICE_X15Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination:          i_appscore/USB_IO_INST/arst_usb (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.050ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (0.505 - 0.547)
  Source Clock:         i_appscore/USB_IO_INST/clk_u rising at 0.000ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/arst_usb_1q to i_appscore/USB_IO_INST/arst_usb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y79.AQ      Tcko                  0.450   i_appscore/USB_IO_INST/arst_usb_1q
                                                       i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X15Y78.BX      net (fanout=1)        0.611   i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X15Y78.CLK     Tdick                -0.011   i_appscore/USB_IO_INST/arst_usb
                                                       i_appscore/USB_IO_INST/arst_usb
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.439ns logic, 0.611ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0" TS_clk_usb HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/arst_usb (SLICE_X15Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination:          i_appscore/USB_IO_INST/arst_usb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.542 - 0.509)
  Source Clock:         i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_u rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/arst_usb_1q to i_appscore/USB_IO_INST/arst_usb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y79.AQ      Tcko                  0.414   i_appscore/USB_IO_INST/arst_usb_1q
                                                       i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X15Y78.BX      net (fanout=1)        0.562   i_appscore/USB_IO_INST/arst_usb_1q
    SLICE_X15Y78.CLK     Tckdi       (-Th)     0.231   i_appscore/USB_IO_INST/arst_usb
                                                       i_appscore/USB_IO_INST/arst_usb
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.183ns logic, 0.562ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT0_BUF_0" TS_clk_usb HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUFG_INST/I0
  Logical resource: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 19.776ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Logical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Location pin: SLICE_X15Y78.SR
  Clock network: apps_testpt_1_OBUF
--------------------------------------------------------------------------------
Slack: 19.776ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Logical resource: i_appscore/USB_IO_INST/arst_usb/SR
  Location pin: SLICE_X15Y78.SR
  Clock network: apps_testpt_1_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0 = PERIOD 
TIMEGRP         "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0" TS_clk_usb 
PHASE         10.415 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5057 paths analyzed, 855 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.650ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y20.ENAU), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_fifo_wren (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      5.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.358 - 1.310)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_fifo_wren to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y57.AQ          Tcko                  0.450   i_appscore/USB_IO_INST/mem_fifo_wren
                                                          i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X13Y81.D4         net (fanout=2)        1.898   i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X13Y81.D          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y20.ENAU       net (fanout=52)       2.659   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y20.CLKARDCLKU Trcck_ENA             0.414   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         5.515ns (0.958ns logic, 4.557ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      4.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (1.358 - 1.363)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y81.AQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y81.D5         net (fanout=2)        0.418   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y81.D          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y20.ENAU       net (fanout=52)       2.659   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y20.CLKARDCLKU Trcck_ENA             0.414   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         4.035ns (0.958ns logic, 3.077ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y20.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_fifo_wren (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      5.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (1.361 - 1.310)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_fifo_wren to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y57.AQ          Tcko                  0.450   i_appscore/USB_IO_INST/mem_fifo_wren
                                                          i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X13Y81.D4         net (fanout=2)        1.898   i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X13Y81.D          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y20.ENARDENL   net (fanout=52)       2.659   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y20.CLKARDCLKL Trcck_ENA             0.414   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         5.515ns (0.958ns logic, 4.557ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      4.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (1.361 - 1.363)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y81.AQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y81.D5         net (fanout=2)        0.418   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y81.D          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y20.ENARDENL   net (fanout=52)       2.659   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y20.CLKARDCLKL Trcck_ENA             0.414   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         4.035ns (0.958ns logic, 3.077ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y20.WEAU0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_fifo_wren (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      5.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.358 - 1.310)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_fifo_wren to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y57.AQ          Tcko                  0.450   i_appscore/USB_IO_INST/mem_fifo_wren
                                                          i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X13Y81.D4         net (fanout=2)        1.898   i_appscore/USB_IO_INST/mem_fifo_wren
    SLICE_X13Y81.D          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y20.WEAU0      net (fanout=52)       2.326   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y20.CLKARDCLKU Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         5.392ns (1.168ns logic, 4.224ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.830ns
  Data Path Delay:      3.912ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (1.358 - 1.363)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.282ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y81.AQ         Tcko                  0.450   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y81.D5         net (fanout=2)        0.418   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y81.D          Tilo                  0.094   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y20.WEAU0      net (fanout=52)       2.326   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y20.CLKARDCLKU Trcck_WEA             0.624   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.912ns (1.168ns logic, 2.744ns route)
                                                          (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0" TS_clk_usb PHASE
        10.415 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/dmd_single_data_2q_8 (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.729 - 0.548)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/dmd_single_data_2q_8 to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y83.AQ          Tcko                  0.433   i_appscore/USB_IO_INST/dmd_single_data_2q<11>
                                                          i_appscore/USB_IO_INST/dmd_single_data_2q_8
    RAMB36_X0Y16.DIADIL0    net (fanout=1)        0.441   i_appscore/USB_IO_INST/dmd_single_data_2q<8>
    RAMB36_X0Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.286   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.588ns (0.147ns logic, 0.441ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y16.DIADIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/dmd_single_data_2q_9 (FF)
  Destination:          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.725 - 0.548)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/dmd_single_data_2q_9 to i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y83.BQ          Tcko                  0.433   i_appscore/USB_IO_INST/dmd_single_data_2q<11>
                                                          i_appscore/USB_IO_INST/dmd_single_data_2q_9
    RAMB36_X0Y16.DIADIU0    net (fanout=1)        0.443   i_appscore/USB_IO_INST/dmd_single_data_2q<9>
    RAMB36_X0Y16.CLKARDCLKU Trckd_DIA   (-Th)     0.286   i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.590ns (0.147ns logic, 0.443ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (SLICE_X0Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Destination:          i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.597 - 0.558)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 31.245ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 to i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.BQ       Tcko                  0.414   i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    SLICE_X0Y63.BX       net (fanout=1)        0.284   i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>
    SLICE_X0Y63.CLK      Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<3>
                                                       i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.172ns logic, 0.284ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0 = PERIOD TIMEGRP
        "i_appscore_USB_IO_INST_i_pll_usb_CLKOUT1_BUF_0" TS_clk_usb PHASE
        10.415 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y18.CLKARDCLKL
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y18.CLKARDCLKU
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------
Slack: 18.608ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y16.CLKARDCLKL
  Clock network: i_appscore/USB_IO_INST/clk_180_u
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.921ns.
--------------------------------------------------------------------------------

Paths for end point dclk_dp_o (Y4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.079ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y61.CLK     net (fanout=91)       1.707   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (1.641ns logic, 6.879ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path: i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d to dclk_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y61.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Y4.O                 net (fanout=1)        0.000   i_appsfpga_io/clk_io_d/dout
    Y4.PAD               Tioop                 1.515   dclk_dp_o
                                                       i_appsfpga_io/clk_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dclk_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_dp_o (Y4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.002ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Delay:     4.335ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y61.CLK     net (fanout=91)       0.102   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.547ns logic, 2.788ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d to dclk_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y61.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d
    Y4.O                 net (fanout=1)        0.000   i_appsfpga_io/clk_io_d/dout
    Y4.PAD               Tioop                 1.388   dclk_dp_o
                                                       i_appsfpga_io/clk_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dclk_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.946ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.983ns.
--------------------------------------------------------------------------------

Paths for end point dclk_cp_o (AB31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.017ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.584ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y61.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.584ns (1.641ns logic, 6.943ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d to dclk_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y61.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    AB31.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_c/dout
    AB31.PAD             Tioop                 1.513   dclk_cp_o
                                                       i_appsfpga_io/clk_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dclk_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_cp_o (AB31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.005ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y61.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d to dclk_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y61.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d
    AB31.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_c/dout
    AB31.PAD             Tioop                 1.387   dclk_cp_o
                                                       i_appsfpga_io/clk_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dclk_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.965ns.
--------------------------------------------------------------------------------

Paths for end point dclk_bp_o (AG8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.035ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Delay:     8.572ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y21.CLK     net (fanout=91)       1.759   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (1.641ns logic, 6.931ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d to dclk_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y21.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    AG8.O                net (fanout=1)        0.000   i_appsfpga_io/clk_io_b/dout
    AG8.PAD              Tioop                 1.507   dclk_bp_o
                                                       i_appsfpga_io/clk_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dclk_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (2.114ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_bp_o (AG8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.000ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y21.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d to dclk_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y21.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d
    AG8.O                net (fanout=1)        0.000   i_appsfpga_io/clk_io_b/dout
    AG8.PAD              Tioop                 1.382   dclk_bp_o
                                                       i_appsfpga_io/clk_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dclk_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (1.940ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.070ns.
--------------------------------------------------------------------------------

Paths for end point dclk_ap_o (AK29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.930ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Clock Path Delay:     8.636ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y21.CLK     net (fanout=91)       1.823   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.636ns (1.641ns logic, 6.995ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d to dclk_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Toscko_OQ             0.607   i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    AK29.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_a/dout
    AK29.PAD             Tioop                 1.548   dclk_ap_o
                                                       i_appsfpga_io/clk_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dclk_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (2.155ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dclk_ap_o (AK29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.038ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dclk_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 1)
  Clock Path Delay:     4.342ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y21.CLK     net (fanout=91)       0.109   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.547ns logic, 2.795ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d to dclk_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Toscko_OQ             0.558   i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d
    AK29.O               net (fanout=1)        0.000   i_appsfpga_io/clk_io_a/dout
    AK29.PAD             Tioop                 1.417   dclk_ap_o
                                                       i_appsfpga_io/clk_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dclk_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (1.975ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.920ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_dp_o (AA6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.080ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.118ns (Levels of Logic = 1)
  Clock Path Delay:     8.523ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y63.CLK     net (fanout=91)       1.710   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (1.641ns logic, 6.882ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d to dvalid_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y63.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    AA6.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_d/dout
    AA6.PAD              Tioop                 1.511   dvalid_dp_o
                                                       i_appsfpga_io/dvalid_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (2.118ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_dp_o (AA6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.000ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_dp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y63.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d to dvalid_dp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y63.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d
    AA6.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_d/dout
    AA6.PAD              Tioop                 1.385   dvalid_dp_o
                                                       i_appsfpga_io/dvalid_io_d/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_dp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (1.943ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.958ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_cp_o (Y28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.042ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.092ns (Levels of Logic = 1)
  Clock Path Delay:     8.587ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y63.CLK     net (fanout=91)       1.774   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.587ns (1.641ns logic, 6.946ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d to dvalid_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y63.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Y28.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_c/dout
    Y28.PAD              Tioop                 1.485   dvalid_cp_o
                                                       i_appsfpga_io/dvalid_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (2.092ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_cp_o (Y28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.981ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_cp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y63.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d to dvalid_cp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y63.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d
    Y28.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_c/dout
    Y28.PAD              Tioop                 1.363   dvalid_cp_o
                                                       i_appsfpga_io/dvalid_io_c/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_cp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.921ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.945ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_bp_o (AD9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.055ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     8.575ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y23.CLK     net (fanout=91)       1.762   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.575ns (1.641ns logic, 6.934ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d to dvalid_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y23.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    AD9.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_b/dout
    AD9.PAD              Tioop                 1.484   dvalid_bp_o
                                                       i_appsfpga_io/dvalid_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (2.091ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_bp_o (AD9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.980ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_bp_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y23.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d to dvalid_bp_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y23.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d
    AD9.O                net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_b/dout
    AD9.PAD              Tioop                 1.362   dvalid_bp_o
                                                       i_appsfpga_io/dvalid_io_b/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_bp_o
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.920ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.039ns.
--------------------------------------------------------------------------------

Paths for end point dvalid_ap_o (AK26.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.961ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Clock Path Delay:     8.639ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y23.CLK     net (fanout=91)       1.826   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.639ns (1.641ns logic, 6.998ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d to dvalid_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y23.OQ      Toscko_OQ             0.607   i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    AK26.O               net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_a/dout
    AK26.PAD             Tioop                 1.514   dvalid_ap_o
                                                       i_appsfpga_io/dvalid_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (2.121ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dvalid_ap_o (AK26.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.010ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d (FF)
  Destination:          dvalid_ap_o (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y23.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d to dvalid_ap_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y23.OQ      Toscko_OQ             0.558   i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d
    AK26.O               net (fanout=1)        0.000   i_appsfpga_io/dvalid_io_a/dout
    AK26.PAD             Tioop                 1.388   dvalid_ap_o
                                                       i_appsfpga_io/dvalid_io_a/obuftds_inst_dvalid/OBUFDS
                                                       dvalid_ap_o
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.946ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.947ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<15> (AF6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.053ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Clock Path Delay:     8.536ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y45.CLK     net (fanout=91)       1.723   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (1.641ns logic, 6.895ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y45.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    AF6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_d_io/dout
    AF6.PAD              Tioop                 1.525   dout_dp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (2.132ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<15> (AF6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.012ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y45.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y45.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d
    AF6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_d_io/dout
    AF6.PAD              Tioop                 1.397   dout_dp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.955ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.017ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<15> (AF29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.983ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Delay:     8.600ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y45.CLK     net (fanout=91)       1.787   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.600ns (1.641ns logic, 6.959ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y45.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    AF29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_c_io/dout
    AF29.PAD             Tioop                 1.531   dout_cp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (2.138ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<15> (AF29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.022ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y45.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y45.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d
    AF29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_c_io/dout
    AF29.PAD             Tioop                 1.403   dout_cp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.961ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.968ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<15> (AG11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.032ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Clock Path Delay:     8.588ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y5.CLK      net (fanout=91)       1.775   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.588ns (1.641ns logic, 6.947ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y5.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    AG11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_b_io/dout
    AG11.PAD             Tioop                 1.494   dout_bp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (2.101ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<15> (AG11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.990ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.929ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y5.CLK      net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y5.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d
    AG11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_b_io/dout
    AG11.PAD             Tioop                 1.371   dout_bp_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (1.929ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.002ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<15> (AC25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.998ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Delay:     8.652ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y5.CLK      net (fanout=91)       1.839   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.652ns (1.641ns logic, 7.011ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    AC25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_a_io/dout
    AC25.PAD             Tioop                 1.464   dout_ap_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (2.071ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<15> (AC25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.967ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<15> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y5.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y5.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d
    AC25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[15].data_a_io/dout
    AC25.PAD             Tioop                 1.345   dout_ap_o<15>
                                                       i_appsfpga_io/dat_gen_loop[15].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (1.903ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.965ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<14> (AH4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.035ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Delay:     8.534ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y47.CLK     net (fanout=91)       1.721   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (1.641ns logic, 6.893ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y47.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    AH4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_d_io/dout
    AH4.PAD              Tioop                 1.545   dout_dp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (2.152ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<14> (AH4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.029ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y47.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y47.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d
    AH4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_d_io/dout
    AH4.PAD              Tioop                 1.414   dout_dp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (1.972ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.016ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<14> (AJ31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.984ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 1)
  Clock Path Delay:     8.598ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y47.CLK     net (fanout=91)       1.785   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.598ns (1.641ns logic, 6.957ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y47.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    AJ31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_c_io/dout
    AJ31.PAD             Tioop                 1.532   dout_cp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (2.139ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<14> (AJ31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.022ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y47.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y47.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d
    AJ31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_c_io/dout
    AJ31.PAD             Tioop                 1.403   dout_cp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.961ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.982ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<14> (AK9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.018ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Delay:     8.586ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y7.CLK      net (fanout=91)       1.773   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.586ns (1.641ns logic, 6.945ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y7.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    AK9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_b_io/dout
    AK9.PAD              Tioop                 1.510   dout_bp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (2.117ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<14> (AK9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.002ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y7.CLK      net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y7.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d
    AK9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_b_io/dout
    AK9.PAD              Tioop                 1.384   dout_bp_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.942ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.013ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<14> (AE27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.987ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Clock Path Delay:     8.650ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y7.CLK      net (fanout=91)       1.837   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.650ns (1.641ns logic, 7.009ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    AE27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_a_io/dout
    AE27.PAD             Tioop                 1.477   dout_ap_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (2.084ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<14> (AE27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.978ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<14> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y7.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y7.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d
    AE27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[14].data_a_io/dout
    AE27.PAD             Tioop                 1.356   dout_ap_o<14>
                                                       i_appsfpga_io/dat_gen_loop[14].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (1.914ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.959ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<13> (AF5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Clock Path Delay:     8.532ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y49.CLK     net (fanout=91)       1.719   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.532ns (1.641ns logic, 6.891ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y49.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    AF5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_d_io/dout
    AF5.PAD              Tioop                 1.541   dout_dp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (2.148ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<13> (AF5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.026ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y49.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y49.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d
    AF5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_d_io/dout
    AF5.PAD              Tioop                 1.411   dout_dp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (1.969ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.987ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<13> (AE29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.013ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Delay:     8.596ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y49.CLK     net (fanout=91)       1.783   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (1.641ns logic, 6.955ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    AE29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_c_io/dout
    AE29.PAD             Tioop                 1.505   dout_cp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (2.112ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<13> (AE29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.999ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.938ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y49.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d
    AE29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_c_io/dout
    AE29.PAD             Tioop                 1.380   dout_cp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.938ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.959ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<13> (AF10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Clock Path Delay:     8.584ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y9.CLK      net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.584ns (1.641ns logic, 6.943ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y9.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    AF10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_b_io/dout
    AF10.PAD             Tioop                 1.489   dout_bp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (2.096ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<13> (AF10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.984ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y9.CLK      net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y9.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d
    AF10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_b_io/dout
    AF10.PAD             Tioop                 1.366   dout_bp_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.924ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.007ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<13> (AF25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.993ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Delay:     8.648ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y9.CLK      net (fanout=91)       1.835   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.648ns (1.641ns logic, 7.007ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y9.OQ       Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    AF25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_a_io/dout
    AF25.PAD             Tioop                 1.473   dout_ap_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (2.080ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<13> (AF25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.975ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<13> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y9.CLK      net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y9.OQ       Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d
    AF25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[13].data_a_io/dout
    AF25.PAD             Tioop                 1.353   dout_ap_o<13>
                                                       i_appsfpga_io/dat_gen_loop[13].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.911ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.940ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<12> (AE4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.060ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Delay:     8.530ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y51.CLK     net (fanout=91)       1.717   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (1.641ns logic, 6.889ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y51.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    AE4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_d_io/dout
    AE4.PAD              Tioop                 1.524   dout_dp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (2.131ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<12> (AE4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.012ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y51.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y51.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d
    AE4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_d_io/dout
    AE4.PAD              Tioop                 1.397   dout_dp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.955ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.995ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<12> (AF31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.005ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.594ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y51.CLK     net (fanout=91)       1.781   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (1.641ns logic, 6.953ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    AF31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_c_io/dout
    AF31.PAD             Tioop                 1.515   dout_cp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<12> (AF31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.008ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y51.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d
    AF31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_c_io/dout
    AF31.PAD             Tioop                 1.389   dout_cp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (1.947ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.974ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<12> (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.026ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.582ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y11.CLK     net (fanout=91)       1.769   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.582ns (1.641ns logic, 6.941ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y11.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    AH9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_b_io/dout
    AH9.PAD              Tioop                 1.506   dout_bp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<12> (AH9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.999ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y11.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y11.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d
    AH9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_b_io/dout
    AH9.PAD              Tioop                 1.381   dout_bp_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.024ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<12> (AG27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.976ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     8.646ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y11.CLK     net (fanout=91)       1.833   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.646ns (1.641ns logic, 7.005ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y11.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    AG27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_a_io/dout
    AG27.PAD             Tioop                 1.492   dout_ap_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (2.099ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<12> (AG27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.991ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<12> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y11.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y11.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d
    AG27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[12].data_a_io/dout
    AG27.PAD             Tioop                 1.369   dout_ap_o<12>
                                                       i_appsfpga_io/dat_gen_loop[12].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.932ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<11> (AD5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.068ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.125ns (Levels of Logic = 1)
  Clock Path Delay:     8.528ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y53.CLK     net (fanout=91)       1.715   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (1.641ns logic, 6.887ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y53.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    AD5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_d_io/dout
    AD5.PAD              Tioop                 1.518   dout_dp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (2.125ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<11> (AD5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.006ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y53.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y53.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d
    AD5.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_d_io/dout
    AD5.PAD              Tioop                 1.391   dout_dp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.949ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.980ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<11> (AD30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.020ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.592ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y53.CLK     net (fanout=91)       1.779   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.592ns (1.641ns logic, 6.951ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y53.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    AD30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_c_io/dout
    AD30.PAD             Tioop                 1.502   dout_cp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<11> (AD30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.997ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y53.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y53.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d
    AD30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_c_io/dout
    AD30.PAD             Tioop                 1.378   dout_cp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.952ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<11> (AE9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.048ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Clock Path Delay:     8.580ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y13.CLK     net (fanout=91)       1.767   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (1.641ns logic, 6.939ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y13.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    AE9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_b_io/dout
    AE9.PAD              Tioop                 1.486   dout_bp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (2.093ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<11> (AE9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.982ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y13.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y13.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d
    AE9.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_b_io/dout
    AE9.PAD              Tioop                 1.364   dout_bp_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.922ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.023ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<11> (AF24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.977ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Clock Path Delay:     8.644ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y13.CLK     net (fanout=91)       1.831   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.644ns (1.641ns logic, 7.003ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y13.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    AF24.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_a_io/dout
    AF24.PAD             Tioop                 1.493   dout_ap_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (2.100ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<11> (AF24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.991ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<11> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y13.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y13.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d
    AF24.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[11].data_a_io/dout
    AF24.PAD             Tioop                 1.369   dout_ap_o<11>
                                                       i_appsfpga_io/dat_gen_loop[11].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.934ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<10> (AC4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.066ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Clock Path Delay:     8.526ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y55.CLK     net (fanout=91)       1.713   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.526ns (1.641ns logic, 6.885ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y55.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    AC4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_d_io/dout
    AC4.PAD              Tioop                 1.522   dout_dp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (2.129ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<10> (AC4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.010ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y55.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y55.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d
    AC4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_d_io/dout
    AC4.PAD              Tioop                 1.395   dout_dp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.953ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.981ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<10> (AD31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.019ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.589ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y55.CLK     net (fanout=91)       1.776   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.589ns (1.641ns logic, 6.948ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y55.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    AD31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_c_io/dout
    AD31.PAD             Tioop                 1.506   dout_cp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<10> (AD31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.000ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y55.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y55.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d
    AD31.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_c_io/dout
    AD31.PAD             Tioop                 1.381   dout_cp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.002ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<10> (AK6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.998ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 1)
  Clock Path Delay:     8.578ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y15.CLK     net (fanout=91)       1.765   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.578ns (1.641ns logic, 6.937ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y15.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    AK6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_b_io/dout
    AK6.PAD              Tioop                 1.538   dout_bp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (2.145ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<10> (AK6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.027ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y15.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y15.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d
    AK6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_b_io/dout
    AK6.PAD              Tioop                 1.409   dout_bp_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (1.967ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.032ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<10> (AJ25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.968ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Delay:     8.641ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y15.CLK     net (fanout=91)       1.828   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.641ns (1.641ns logic, 7.000ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y15.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    AJ25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_a_io/dout
    AJ25.PAD             Tioop                 1.505   dout_ap_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (2.112ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<10> (AJ25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.002ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<10> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.938ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y15.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y15.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d
    AJ25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[10].data_a_io/dout
    AJ25.PAD             Tioop                 1.380   dout_ap_o<10>
                                                       i_appsfpga_io/dat_gen_loop[10].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.938ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.929ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<9> (AB6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.071ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Delay:     8.523ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y57.CLK     net (fanout=91)       1.710   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (1.641ns logic, 6.882ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y57.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    AB6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_d_io/dout
    AB6.PAD              Tioop                 1.520   dout_dp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (2.127ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<9> (AB6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.008ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y57.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y57.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d
    AB6.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_d_io/dout
    AB6.PAD              Tioop                 1.393   dout_dp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (1.951ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.999ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<9> (AA29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.001ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Delay:     8.587ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y57.CLK     net (fanout=91)       1.774   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.587ns (1.641ns logic, 6.946ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y57.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    AA29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_c_io/dout
    AA29.PAD             Tioop                 1.526   dout_cp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (2.133ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<9> (AA29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y57.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y57.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d
    AA29.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_c_io/dout
    AA29.PAD             Tioop                 1.398   dout_cp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.956ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.937ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<9> (AC10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.063ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Delay:     8.575ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y17.CLK     net (fanout=91)       1.762   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.575ns (1.641ns logic, 6.934ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y17.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    AC10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_b_io/dout
    AC10.PAD             Tioop                 1.476   dout_bp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (2.083ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<9> (AC10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.973ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y17.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y17.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d
    AC10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_b_io/dout
    AC10.PAD             Tioop                 1.355   dout_bp_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.913ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.022ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<9> (AH27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.978ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 1)
  Clock Path Delay:     8.639ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y17.CLK     net (fanout=91)       1.826   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.639ns (1.641ns logic, 6.998ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y17.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    AH27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_a_io/dout
    AH27.PAD             Tioop                 1.497   dout_ap_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<9> (AH27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.995ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<9> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y17.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y17.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d
    AH27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[9].data_a_io/dout
    AH27.PAD             Tioop                 1.373   dout_ap_o<9>
                                                       i_appsfpga_io/dat_gen_loop[9].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<9>
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (1.931ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.930ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<8> (AA4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Delay:     8.520ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y59.CLK     net (fanout=91)       1.707   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (1.641ns logic, 6.879ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y59.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    AA4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_d_io/dout
    AA4.PAD              Tioop                 1.524   dout_dp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (2.131ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<8> (AA4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.010ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Clock Path Delay:     4.335ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y59.CLK     net (fanout=91)       0.102   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.547ns logic, 2.788ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y59.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d
    AA4.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_d_io/dout
    AA4.PAD              Tioop                 1.396   dout_dp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.954ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.980ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<8> (AC30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.020ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Delay:     8.584ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y59.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.584ns (1.641ns logic, 6.943ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y59.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    AC30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_c_io/dout
    AC30.PAD             Tioop                 1.510   dout_cp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (2.117ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<8> (AC30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.002ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y59.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y59.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d
    AC30.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_c_io/dout
    AC30.PAD             Tioop                 1.384   dout_cp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.942ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.950ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<8> (AE8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.050ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     8.572ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y19.CLK     net (fanout=91)       1.759   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (1.641ns logic, 6.931ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y19.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    AE8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_b_io/dout
    AE8.PAD              Tioop                 1.492   dout_bp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (2.099ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<8> (AE8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.987ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y19.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y19.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d
    AE8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_b_io/dout
    AE8.PAD              Tioop                 1.369   dout_bp_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.927ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.037ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<8> (AK28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.963ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Clock Path Delay:     8.636ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y19.CLK     net (fanout=91)       1.823   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.636ns (1.641ns logic, 6.995ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    AK28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_a_io/dout
    AK28.PAD             Tioop                 1.515   dout_ap_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (2.122ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<8> (AK28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.010ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<8> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Clock Path Delay:     4.342ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y19.CLK     net (fanout=91)       0.109   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.547ns logic, 2.795ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d
    AK28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[8].data_a_io/dout
    AK28.PAD             Tioop                 1.389   dout_ap_o<8>
                                                       i_appsfpga_io/dat_gen_loop[8].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (1.947ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.914ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<7> (Y6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.086ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.526ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y65.CLK     net (fanout=91)       1.713   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.526ns (1.641ns logic, 6.885ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y65.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Y6.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_d_io/dout
    Y6.PAD               Tioop                 1.502   dout_dp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<7> (Y6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.993ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y65.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y65.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d
    Y6.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_d_io/dout
    Y6.PAD               Tioop                 1.378   dout_dp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.965ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<7> (W29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.035ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Clock Path Delay:     8.589ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y65.CLK     net (fanout=91)       1.776   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.589ns (1.641ns logic, 6.948ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y65.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    W29.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_c_io/dout
    W29.PAD              Tioop                 1.490   dout_cp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (2.097ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<7> (W29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.987ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y65.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y65.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d
    W29.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_c_io/dout
    W29.PAD              Tioop                 1.368   dout_cp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (1.926ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.977ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<7> (AG7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.023ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.578ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y25.CLK     net (fanout=91)       1.765   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.578ns (1.641ns logic, 6.937ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    AG7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_b_io/dout
    AG7.PAD              Tioop                 1.513   dout_bp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<7> (AG7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.005ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y25.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d
    AG7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_b_io/dout
    AG7.PAD              Tioop                 1.387   dout_bp_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.030ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<7> (AE28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.970ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.641ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y25.CLK     net (fanout=91)       1.828   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.641ns (1.641ns logic, 7.000ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y25.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    AE28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_a_io/dout
    AE28.PAD             Tioop                 1.503   dout_ap_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<7> (AE28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.000ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<7> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y25.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y25.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d
    AE28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[7].data_a_io/dout
    AE28.PAD             Tioop                 1.378   dout_ap_o<7>
                                                       i_appsfpga_io/dat_gen_loop[7].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.917ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<6> (Y7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.083ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.528ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y67.CLK     net (fanout=91)       1.715   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (1.641ns logic, 6.887ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y67.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Y7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_d_io/dout
    Y7.PAD               Tioop                 1.503   dout_dp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<6> (Y7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.993ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y67.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y67.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d
    Y7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_d_io/dout
    Y7.PAD               Tioop                 1.378   dout_dp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.990ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<6> (W31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.010ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)
  Clock Path Delay:     8.592ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y67.CLK     net (fanout=91)       1.779   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.592ns (1.641ns logic, 6.951ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y67.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    W31.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_c_io/dout
    W31.PAD              Tioop                 1.512   dout_cp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (2.119ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<6> (W31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.005ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y67.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y67.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d
    W31.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_c_io/dout
    W31.PAD              Tioop                 1.386   dout_cp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.944ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.970ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<6> (AE7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.030ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Clock Path Delay:     8.580ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y27.CLK     net (fanout=91)       1.767   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (1.641ns logic, 6.939ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    AE7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_b_io/dout
    AE7.PAD              Tioop                 1.504   dout_bp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (2.111ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<6> (AE7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.997ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y27.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d
    AE7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_b_io/dout
    AE7.PAD              Tioop                 1.379   dout_bp_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.937ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.032ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<6> (AG28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.968ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     8.644ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y27.CLK     net (fanout=91)       1.831   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.644ns (1.641ns logic, 7.003ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y27.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    AG28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_a_io/dout
    AG28.PAD             Tioop                 1.502   dout_ap_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (2.109ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<6> (AG28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.999ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<6> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y27.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y27.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d
    AG28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[6].data_a_io/dout
    AG28.PAD             Tioop                 1.377   dout_ap_o<6>
                                                       i_appsfpga_io/dat_gen_loop[6].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (1.935ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.929ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<5> (W5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.071ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Delay:     8.530ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y69.CLK     net (fanout=91)       1.717   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (1.641ns logic, 6.889ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y69.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    W5.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_d_io/dout
    W5.PAD               Tioop                 1.513   dout_dp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (2.120ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<5> (W5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.002ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y69.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y69.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d
    W5.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_d_io/dout
    W5.PAD               Tioop                 1.387   dout_dp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.945ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.962ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<5> (V28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.038ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.089ns (Levels of Logic = 1)
  Clock Path Delay:     8.594ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y69.CLK     net (fanout=91)       1.781   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (1.641ns logic, 6.953ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y69.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    V28.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_c_io/dout
    V28.PAD              Tioop                 1.482   dout_cp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (2.089ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<5> (V28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.980ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y69.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y69.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d
    V28.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_c_io/dout
    V28.PAD              Tioop                 1.361   dout_cp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.919ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.994ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<5> (AJ7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.006ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Delay:     8.582ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y29.CLK     net (fanout=91)       1.769   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.582ns (1.641ns logic, 6.941ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    AJ7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_b_io/dout
    AJ7.PAD              Tioop                 1.526   dout_bp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (2.133ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<5> (AJ7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y29.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d
    AJ7.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_b_io/dout
    AJ7.PAD              Tioop                 1.398   dout_bp_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.956ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.008ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<5> (AB28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.992ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Delay:     8.646ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y29.CLK     net (fanout=91)       1.833   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.646ns (1.641ns logic, 7.005ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y29.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    AB28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_a_io/dout
    AB28.PAD             Tioop                 1.476   dout_ap_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (2.083ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<5> (AB28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.977ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<5> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y29.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y29.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d
    AB28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[5].data_a_io/dout
    AB28.PAD             Tioop                 1.355   dout_ap_o<5>
                                                       i_appsfpga_io/dat_gen_loop[5].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.913ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.921ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<4> (W7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.079ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Clock Path Delay:     8.532ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y71.CLK     net (fanout=91)       1.719   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.532ns (1.641ns logic, 6.891ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y71.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    W7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_d_io/dout
    W7.PAD               Tioop                 1.503   dout_dp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (2.110ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<4> (W7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.993ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y71.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y71.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d
    W7.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_d_io/dout
    W7.PAD               Tioop                 1.378   dout_dp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.936ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.988ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<4> (V30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.012ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     8.596ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y71.CLK     net (fanout=91)       1.783   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (1.641ns logic, 6.955ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y71.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    V30.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_c_io/dout
    V30.PAD              Tioop                 1.506   dout_cp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (2.113ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<4> (V30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.000ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y71.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y71.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d
    V30.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_c_io/dout
    V30.PAD              Tioop                 1.381   dout_cp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.939ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.960ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<4> (AC8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.040ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Clock Path Delay:     8.584ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y31.CLK     net (fanout=91)       1.771   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.584ns (1.641ns logic, 6.943ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    AC8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_b_io/dout
    AC8.PAD              Tioop                 1.490   dout_bp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (2.097ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<4> (AC8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.985ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y31.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d
    AC8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_b_io/dout
    AC8.PAD              Tioop                 1.367   dout_bp_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.925ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.018ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<4> (AC28.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.982ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Delay:     8.648ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y31.CLK     net (fanout=91)       1.835   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.648ns (1.641ns logic, 7.007ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y31.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    AC28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_a_io/dout
    AC28.PAD             Tioop                 1.484   dout_ap_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (2.091ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<4> (AC28.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.984ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<4> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y31.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y31.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d
    AC28.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[4].data_a_io/dout
    AC28.PAD             Tioop                 1.362   dout_ap_o<4>
                                                       i_appsfpga_io/dat_gen_loop[4].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.920ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.920ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<3> (V9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.080ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Clock Path Delay:     8.534ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y73.CLK     net (fanout=91)       1.721   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (1.641ns logic, 6.893ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y73.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    V9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_d_io/dout
    V9.PAD               Tioop                 1.500   dout_dp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (2.107ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<3> (V9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.991ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y73.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y73.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d
    V9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_d_io/dout
    V9.PAD               Tioop                 1.376   dout_dp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.934ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.953ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<3> (Y27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.047ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Delay:     8.598ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y73.CLK     net (fanout=91)       1.785   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.598ns (1.641ns logic, 6.957ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y73.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Y27.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_c_io/dout
    Y27.PAD              Tioop                 1.469   dout_cp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (2.076ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<3> (Y27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.968ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y73.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y73.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d
    Y27.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_c_io/dout
    Y27.PAD              Tioop                 1.349   dout_cp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (1.907ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.961ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<3> (AB8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.039ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Clock Path Delay:     8.586ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y33.CLK     net (fanout=91)       1.773   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.586ns (1.641ns logic, 6.945ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y33.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    AB8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_b_io/dout
    AB8.PAD              Tioop                 1.489   dout_bp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (2.096ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<3> (AB8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.985ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Delay:     4.339ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y33.CLK     net (fanout=91)       0.106   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.547ns logic, 2.792ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y33.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d
    AB8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_b_io/dout
    AB8.PAD              Tioop                 1.367   dout_bp_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.925ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.997ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<3> (AB25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.003ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Delay:     8.650ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y33.CLK     net (fanout=91)       1.837   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.650ns (1.641ns logic, 7.009ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y33.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    AB25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_a_io/dout
    AB25.PAD             Tioop                 1.461   dout_ap_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (2.068ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<3> (AB25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.964ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<3> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y33.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y33.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d
    AB25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[3].data_a_io/dout
    AB25.PAD             Tioop                 1.342   dout_ap_o<3>
                                                       i_appsfpga_io/dat_gen_loop[3].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (1.900ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.901ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<2> (W10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.099ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Delay:     8.536ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y75.CLK     net (fanout=91)       1.723   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (1.641ns logic, 6.895ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y75.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    W10.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_d_io/dout
    W10.PAD              Tioop                 1.479   dout_dp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (2.086ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<2> (W10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.972ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y75.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y75.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d
    W10.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_d_io/dout
    W10.PAD              Tioop                 1.357   dout_dp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (1.915ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.953ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<2> (V25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.047ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Clock Path Delay:     8.600ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y75.CLK     net (fanout=91)       1.787   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.600ns (1.641ns logic, 6.959ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    V25.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_c_io/dout
    V25.PAD              Tioop                 1.467   dout_cp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (2.074ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<2> (V25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.967ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y75.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y75.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d
    V25.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_c_io/dout
    V25.PAD              Tioop                 1.348   dout_cp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.948ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<2> (AB11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.052ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 1)
  Clock Path Delay:     8.588ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y35.CLK     net (fanout=91)       1.775   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.588ns (1.641ns logic, 6.947ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y35.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    AB11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_b_io/dout
    AB11.PAD             Tioop                 1.474   dout_bp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (2.081ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<2> (AB11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.973ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y35.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y35.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d
    AB11.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_b_io/dout
    AB11.PAD             Tioop                 1.354   dout_bp_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (1.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.006ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<2> (Y24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.994ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Delay:     8.652ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y35.CLK     net (fanout=91)       1.839   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.652ns (1.641ns logic, 7.011ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y35.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Y24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_a_io/dout
    Y24.PAD              Tioop                 1.468   dout_ap_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (2.075ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<2> (Y24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.970ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<2> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y35.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y35.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d
    Y24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[2].data_a_io/dout
    Y24.PAD              Tioop                 1.348   dout_ap_o<2>
                                                       i_appsfpga_io/dat_gen_loop[2].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.907ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<1> (W9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.093ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Clock Path Delay:     8.538ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y77.CLK     net (fanout=91)       1.725   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.538ns (1.641ns logic, 6.897ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y77.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    W9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_d_io/dout
    W9.PAD               Tioop                 1.483   dout_dp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (2.090ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<1> (W9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.976ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     4.336ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y77.CLK     net (fanout=91)       0.103   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.547ns logic, 2.789ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y77.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d
    W9.O                 net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_d_io/dout
    W9.PAD               Tioop                 1.361   dout_dp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.919ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.952ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<1> (Y26.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.048ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Delay:     8.601ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y77.CLK     net (fanout=91)       1.788   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.601ns (1.641ns logic, 6.960ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y77.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Y26.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_c_io/dout
    Y26.PAD              Tioop                 1.465   dout_cp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (2.072ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<1> (Y26.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.965ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y77.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y77.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d
    Y26.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_c_io/dout
    Y26.PAD              Tioop                 1.346   dout_cp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (1.904ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.963ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<1> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.037ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Delay:     8.590ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y37.CLK     net (fanout=91)       1.777   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.590ns (1.641ns logic, 6.949ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y37.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    AA8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_b_io/dout
    AA8.PAD              Tioop                 1.487   dout_bp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (2.094ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<1> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.984ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y37.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y37.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d
    AA8.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_b_io/dout
    AA8.PAD              Tioop                 1.365   dout_bp_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.923ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.012ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<1> (AB27.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.988ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Delay:     8.653ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y37.CLK     net (fanout=91)       1.840   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.653ns (1.641ns logic, 7.012ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y37.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    AB27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_a_io/dout
    AB27.PAD             Tioop                 1.473   dout_ap_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (2.080ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<1> (AB27.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.975ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<1> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y37.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y37.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d
    AB27.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[1].data_a_io/dout
    AB27.PAD             Tioop                 1.353   dout_ap_o<1>
                                                       i_appsfpga_io/dat_gen_loop[1].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.911ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.893ns.
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<0> (Y11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.107ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Delay:     8.539ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y79.CLK     net (fanout=91)       1.726   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (1.641ns logic, 6.898ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y79.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Y11.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_d_io/dout
    Y11.PAD              Tioop                 1.468   dout_dp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (2.075ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_dp_o<0> (Y11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.964ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_dp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Delay:     4.337ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y79.CLK     net (fanout=91)       0.104   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (1.547ns logic, 2.790ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d to dout_dp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y79.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d
    Y11.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_d_io/dout
    Y11.PAD              Tioop                 1.348   dout_dp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_d_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_dp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.906ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.944ns.
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<0> (W24.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.056ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 1)
  Clock Path Delay:     8.602ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y79.CLK     net (fanout=91)       1.789   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.602ns (1.641ns logic, 6.961ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y79.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    W24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_c_io/dout
    W24.PAD              Tioop                 1.456   dout_cp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (2.063ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_cp_o<0> (W24.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.957ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_cp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y79.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d to dout_cp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y79.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d
    W24.O                net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_c_io/dout
    W24.PAD              Tioop                 1.338   dout_cp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_c_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_cp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (1.896ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.957ns.
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<0> (AA10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Delay:     8.591ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y39.CLK     net (fanout=91)       1.778   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (1.641ns logic, 6.950ns route)
                                                       (19.1% logic, 80.9% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y39.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    AA10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_b_io/dout
    AA10.PAD             Tioop                 1.480   dout_bp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (2.087ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_bp_o<0> (AA10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.977ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_bp_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Clock Path Delay:     4.340ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X2Y39.CLK     net (fanout=91)       0.107   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.547ns logic, 2.793ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d to dout_bp_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y39.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d
    AA10.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_b_io/dout
    AA10.PAD             Tioop                 1.358   dout_bp_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_b_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_bp_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (1.916ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.005ns.
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<0> (AA25.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.995ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Delay:     8.654ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Maximum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.877   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.304   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.250   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.835   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.250   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        1.574   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.014   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.459   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.250   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y39.CLK     net (fanout=91)       1.841   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      8.654ns (1.641ns logic, 7.013ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Data Path: i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y39.OQ      Toscko_OQ             0.607   i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    AA25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_a_io/dout
    AA25.PAD             Tioop                 1.465   dout_ap_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (2.072ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
--------------------------------------------------------------------------------

Paths for end point dout_ap_o<0> (AA25.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.968ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d (FF)
  Destination:          dout_ap_o<0> (PAD)
  Source Clock:         i_appsfpga_io/clk2x rising at 0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.343ns (Levels of Logic = 5)
  Clock Uncertainty:    0.279ns

  Clock Uncertainty:          0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.153ns

  Minimum Clock Path: clk_i to i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG21.I               Tiopi                 0.844   clk_i
                                                       clk_i
                                                       clk_i_IBUFG
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.200   clk_i_IBUFG1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.230   clk_i_IBUFG_BUFG
                                                       clk_i_IBUFG_BUFG
    BUFGCTRL_X0Y9.I0     net (fanout=22)       0.050   clk_i_IBUFG
    BUFGCTRL_X0Y9.O      Tbgcko_O              0.230   i_appsfpga_io/i_BUFG_0
                                                       i_appsfpga_io/i_BUFG_0
    PLL_ADV_X0Y1.CLKIN1  net (fanout=3)        0.094   clk_r_o_OBUF
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK           0.013   i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
                                                       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST
    BUFGCTRL_X0Y7.I0     net (fanout=1)        1.342   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF
    BUFGCTRL_X0Y7.O      Tbgcko_O              0.230   i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
                                                       i_appsfpga_io/i_PLL_clk/CLKOUT1_BUFG_INST
    OLOGIC_X0Y39.CLK     net (fanout=91)       0.110   i_appsfpga_io/clk2x
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.547ns logic, 2.796ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Data Path: i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d to dout_ap_o<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y39.OQ      Toscko_OQ             0.558   i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d
    AA25.O               net (fanout=1)        0.000   i_appsfpga_io/dat_gen_loop[0].data_a_io/dout
    AA25.PAD             Tioop                 1.346   dout_ap_o<0>
                                                       i_appsfpga_io/dat_gen_loop[0].data_a_io/obuftds_inst_dvalid/OBUFDS
                                                       dout_ap_o<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (1.904ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.679ns.
--------------------------------------------------------------------------------

Paths for end point bidir<0> (H29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.321ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<0> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL0 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H29.O                net (fanout=1)        2.699   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<0>
    H29.PAD              Tioop                 2.526   bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/OBUFT
                                                       bidir<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (4.706ns logic, 2.699ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<0> (H29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.284ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<0> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.180ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL0 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H29.O                net (fanout=1)        2.483   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<0>
    H29.PAD              Tioop                 2.317   bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/OBUFT
                                                       bidir<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.180ns (2.697ns logic, 2.483ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<0>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.713ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_0 (SLICE_X4Y73.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.913ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.383ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y73.A5       net (fanout=3)        2.450   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y73.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<0>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (0.933ns logic, 2.450ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_0 (SLICE_X4Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.324ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.972ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y72.AX       net (fanout=3)        2.058   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y72.CLK      Tdick                -0.012   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.914ns logic, 2.058ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_8 (SLICE_X10Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.590ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.709ns (Levels of Logic = 1)
  Clock Path Delay:     5.986ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<0> to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.926   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X10Y87.AX      net (fanout=3)        1.795   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X10Y87.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_8
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.914ns logic, 1.795ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (1.314ns logic, 4.672ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<0>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_8 (SLICE_X10Y87.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.275ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.302ns (Levels of Logic = 1)
  Clock Path Delay:     9.464ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X10Y87.AX      net (fanout=3)        1.652   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X10Y87.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_8
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.650ns logic, 1.652ns route)
                                                       (28.2% logic, 71.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       1.694   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.464ns (1.387ns logic, 8.077ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_0 (SLICE_X4Y72.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.993ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.543ns (Levels of Logic = 1)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y72.AX       net (fanout=3)        1.893   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y72.CLK      Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (0.650ns logic, 1.893ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_0 (SLICE_X4Y73.A5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.620ns (data path - clock path + uncertainty)
  Source:               bidir<0> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Delay:     9.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<0> to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H29.I                Tiopi                 0.886   bidir<0>
                                                       bidir<0>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[0].IOBUF_inst/IBUF
    SLICE_X4Y73.A5       net (fanout=3)        2.254   i_appscore/USB_IO_INST/gpif_from_port<0>
    SLICE_X4Y73.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<0>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_0
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.667ns logic, 2.254ns route)
                                                       (22.8% logic, 77.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       1.658   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.428ns (1.387ns logic, 8.041ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.733ns.
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.267ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<10> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL10Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L30.O                net (fanout=1)        2.785   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<10>
    L30.PAD              Tioop                 2.494   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (4.674ns logic, 2.785ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<10> (L30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.336ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<10> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.232ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL10Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L30.O                net (fanout=1)        2.562   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<10>
    L30.PAD              Tioop                 2.290   bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/OBUFT
                                                       bidir<10>
    -------------------------------------------------  ---------------------------
    Total                                      5.232ns (2.670ns logic, 2.562ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<10>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.565ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X1Y79.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.765ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.533ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<10> to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.894   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X1Y79.C3       net (fanout=2)        1.610   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X1Y79.CLK      Tas                   0.029   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (0.923ns logic, 1.610ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_2 (SLICE_X1Y88.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.406ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      1.894ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<10> to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.894   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X1Y88.CX       net (fanout=2)        0.996   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X1Y88.CLK      Tdick                 0.004   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.898ns logic, 0.996ns route)
                                                       (47.4% logic, 52.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<10>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_2 (SLICE_X1Y88.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -18.042ns (data path - clock path + uncertainty)
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.557ns (Levels of Logic = 1)
  Clock Path Delay:     9.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<10> to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.859   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X1Y88.CX       net (fanout=2)        0.916   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X1Y88.CLK      Tckdi       (-Th)     0.218   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.641ns logic, 0.916ns route)
                                                       (41.2% logic, 58.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       1.716   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.387ns logic, 8.099ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X1Y79.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.412ns (data path - clock path + uncertainty)
  Source:               bidir<10> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.146ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<10> to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L30.I                Tiopi                 0.859   bidir<10>
                                                       bidir<10>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[10].IOBUF_inst/IBUF
    SLICE_X1Y79.C3       net (fanout=2)        1.482   i_appscore/USB_IO_INST/gpif_from_port<10>
    SLICE_X1Y79.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (0.664ns logic, 1.482ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.843ns.
--------------------------------------------------------------------------------

Paths for end point bidir<11> (F31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.157ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<11> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL11Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F31.O                net (fanout=1)        2.859   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<11>
    F31.PAD              Tioop                 2.530   bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/OBUFT
                                                       bidir<11>
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (4.710ns logic, 2.859ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<11> (F31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.436ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<11> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.332ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL11Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F31.O                net (fanout=1)        2.631   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<11>
    F31.PAD              Tioop                 2.321   bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/OBUFT
                                                       bidir<11>
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (2.701ns logic, 2.631ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<11>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.480ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_3 (SLICE_X1Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.680ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<11> to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.930   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X1Y88.DX       net (fanout=2)        1.688   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X1Y88.CLK      Tdick                 0.002   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.932ns logic, 1.688ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X1Y79.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.815ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<11> to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.930   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X1Y79.D6       net (fanout=2)        1.525   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X1Y79.CLK      Tas                   0.028   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.958ns logic, 1.525ns route)
                                                       (38.6% logic, 61.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<11>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_11 (SLICE_X1Y79.D6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.460ns (data path - clock path + uncertainty)
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.098ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<11> to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.890   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X1Y79.D6       net (fanout=2)        1.403   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X1Y79.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<11>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_11
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.695ns logic, 1.403ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_3 (SLICE_X1Y88.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.375ns (data path - clock path + uncertainty)
  Source:               bidir<11> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.224ns (Levels of Logic = 1)
  Clock Path Delay:     9.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<11> to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F31.I                Tiopi                 0.890   bidir<11>
                                                       bidir<11>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[11].IOBUF_inst/IBUF
    SLICE_X1Y88.DX       net (fanout=2)        1.553   i_appscore/USB_IO_INST/gpif_from_port<11>
    SLICE_X1Y88.CLK      Tckdi       (-Th)     0.219   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (0.671ns logic, 1.553ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       1.716   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.387ns logic, 8.099ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.584ns.
--------------------------------------------------------------------------------

Paths for end point bidir<12> (L29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.416ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<12> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.310ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL12Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L29.O                net (fanout=1)        2.597   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<12>
    L29.PAD              Tioop                 2.533   bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/OBUFT
                                                       bidir<12>
    -------------------------------------------------  ---------------------------
    Total                                      7.310ns (4.713ns logic, 2.597ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<12> (L29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.196ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<12> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.092ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL12Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    L29.O                net (fanout=1)        2.389   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<12>
    L29.PAD              Tioop                 2.323   bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/OBUFT
                                                       bidir<12>
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (2.703ns logic, 2.389ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<12>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.967ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X0Y79.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.167ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.131ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<12> to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.933   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X0Y79.A1       net (fanout=2)        2.191   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X0Y79.CLK      Tas                   0.007   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.940ns logic, 2.191ns route)
                                                       (30.0% logic, 70.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X0Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.895ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<12> to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.933   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X0Y87.AX       net (fanout=2)        1.484   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X0Y87.CLK      Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.921ns logic, 1.484ns route)
                                                       (38.3% logic, 61.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<12>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_4 (SLICE_X0Y87.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.583ns (data path - clock path + uncertainty)
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.021ns (Levels of Logic = 1)
  Clock Path Delay:     9.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<12> to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.892   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X0Y87.AX       net (fanout=2)        1.365   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X0Y87.CLK      Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_4
    -------------------------------------------------  ---------------------------
    Total                                      2.021ns (0.656ns logic, 1.365ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       1.721   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (1.387ns logic, 8.104ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_12 (SLICE_X0Y79.A1), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.869ns (data path - clock path + uncertainty)
  Source:               bidir<12> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<12> to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L29.I                Tiopi                 0.892   bidir<12>
                                                       bidir<12>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[12].IOBUF_inst/IBUF
    SLICE_X0Y79.A1       net (fanout=2)        2.016   i_appscore/USB_IO_INST/gpif_from_port<12>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.219   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<12>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_12
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.673ns logic, 2.016ns route)
                                                       (25.0% logic, 75.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  28.060ns.
--------------------------------------------------------------------------------

Paths for end point bidir<13> (E29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.940ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<13> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.786ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL13Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E29.O                net (fanout=1)        3.079   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<13>
    E29.PAD              Tioop                 2.527   bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/OBUFT
                                                       bidir<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (4.707ns logic, 3.079ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<13> (E29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.635ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<13> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.531ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL13Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E29.O                net (fanout=1)        2.833   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<13>
    E29.PAD              Tioop                 2.318   bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/OBUFT
                                                       bidir<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (2.698ns logic, 2.833ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<13>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.969ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X0Y79.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.169ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.129ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<13> to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.927   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X0Y79.B2       net (fanout=2)        2.199   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X0Y79.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.930ns logic, 2.199ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X0Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.647ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.653ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<13> to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.927   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X0Y87.BX       net (fanout=2)        1.744   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X0Y87.CLK      Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.909ns logic, 1.744ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<13>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_5 (SLICE_X0Y87.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.355ns (data path - clock path + uncertainty)
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.249ns (Levels of Logic = 1)
  Clock Path Delay:     9.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<13> to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.887   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X0Y87.BX       net (fanout=2)        1.604   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X0Y87.CLK      Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_5
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.645ns logic, 1.604ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       1.721   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (1.387ns logic, 8.104ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X0Y79.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.870ns (data path - clock path + uncertainty)
  Source:               bidir<13> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<13> to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.I                Tiopi                 0.887   bidir<13>
                                                       bidir<13>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[13].IOBUF_inst/IBUF
    SLICE_X0Y79.B2       net (fanout=2)        2.023   i_appscore/USB_IO_INST/gpif_from_port<13>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.665ns logic, 2.023ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.704ns.
--------------------------------------------------------------------------------

Paths for end point bidir<14> (E31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.296ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<14> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL14Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E31.O                net (fanout=1)        2.719   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<14>
    E31.PAD              Tioop                 2.531   bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/OBUFT
                                                       bidir<14>
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (4.711ns logic, 2.719ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<14> (E31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.306ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<14> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.202ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL14Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    E31.O                net (fanout=1)        2.501   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<14>
    E31.PAD              Tioop                 2.321   bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/OBUFT
                                                       bidir<14>
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (2.701ns logic, 2.501ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<14>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.341ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X0Y79.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.541ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.757ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<14> to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.931   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X0Y79.C3       net (fanout=2)        1.817   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X0Y79.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.940ns logic, 1.817ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X0Y87.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.187ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<14> to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.931   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X0Y87.CX       net (fanout=2)        1.187   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X0Y87.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.926ns logic, 1.187ns route)
                                                       (43.8% logic, 56.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<14>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_6 (SLICE_X0Y87.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.852ns (data path - clock path + uncertainty)
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.752ns (Levels of Logic = 1)
  Clock Path Delay:     9.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<14> to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.890   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X0Y87.CX       net (fanout=2)        1.092   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X0Y87.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_6
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.660ns logic, 1.092ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       1.721   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (1.387ns logic, 8.104ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X0Y79.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.214ns (data path - clock path + uncertainty)
  Source:               bidir<14> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<14> to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.I                Tiopi                 0.890   bidir<14>
                                                       bidir<14>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[14].IOBUF_inst/IBUF
    SLICE_X0Y79.C3       net (fanout=2)        1.671   i_appscore/USB_IO_INST/gpif_from_port<14>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.673ns logic, 1.671ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.439ns.
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.561ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<15> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.165ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL15Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    M30.O                net (fanout=1)        2.504   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<15>
    M30.PAD              Tioop                 2.481   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.165ns (4.661ns logic, 2.504ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<15> (M30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.065ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<15> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      4.961ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL15Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    M30.O                net (fanout=1)        2.303   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<15>
    M30.PAD              Tioop                 2.278   bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/OBUFT
                                                       bidir<15>
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (2.658ns logic, 2.303ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<15>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.184ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X0Y79.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.914ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<15> to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.881   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X0Y79.D3       net (fanout=2)        2.023   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X0Y79.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.891ns logic, 2.023ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_7 (SLICE_X0Y87.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.338ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<15> to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.881   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X0Y87.DX       net (fanout=2)        1.086   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X0Y87.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_7
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.876ns logic, 1.086ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<15>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_7 (SLICE_X0Y87.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.988ns (data path - clock path + uncertainty)
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Clock Path Delay:     9.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<15> to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.847   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X0Y87.DX       net (fanout=2)        0.999   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X0Y87.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<7>
                                                       i_appscore/USB_IO_INST/dmd_single_data_7
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.617ns logic, 0.999ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y87.CLK      net (fanout=97)       1.721   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (1.387ns logic, 8.104ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X0Y79.D3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.066ns (data path - clock path + uncertainty)
  Source:               bidir<15> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.492ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<15> to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M30.I                Tiopi                 0.847   bidir<15>
                                                       bidir<15>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[15].IOBUF_inst/IBUF
    SLICE_X0Y79.D3       net (fanout=2)        1.861   i_appscore/USB_IO_INST/gpif_from_port<15>
    SLICE_X0Y79.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.631ns logic, 1.861ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.693ns.
--------------------------------------------------------------------------------

Paths for end point bidir<1> (H30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.307ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<1> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.419ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL1 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H30.O                net (fanout=1)        2.721   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<1>
    H30.PAD              Tioop                 2.518   bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/OBUFT
                                                       bidir<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.419ns (4.698ns logic, 2.721ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<1> (H30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.298ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<1> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.194ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL1 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    H30.O                net (fanout=1)        2.503   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<1>
    H30.PAD              Tioop                 2.311   bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/OBUFT
                                                       bidir<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (2.691ns logic, 2.503ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<1>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.870ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_1 (SLICE_X4Y73.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.070ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.226ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y73.B3       net (fanout=3)        2.305   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y73.CLK      Tas                   0.003   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<1>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (0.921ns logic, 2.305ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_1 (SLICE_X4Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.531ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.765ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y72.BX       net (fanout=3)        1.865   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y72.CLK      Tdick                -0.018   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.900ns logic, 1.865ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_9 (SLICE_X10Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.617ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Delay:     5.986ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<1> to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.918   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X10Y87.BX      net (fanout=3)        1.782   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X10Y87.CLK     Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_9
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.900ns logic, 1.782ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (1.314ns logic, 4.672ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<1>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_9 (SLICE_X10Y87.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.300ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Clock Path Delay:     9.464ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X10Y87.BX      net (fanout=3)        1.639   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X10Y87.CLK     Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_9
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.638ns logic, 1.639ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       1.694   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.464ns (1.387ns logic, 8.077ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_1 (SLICE_X4Y72.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.182ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.354ns (Levels of Logic = 1)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y72.BX       net (fanout=3)        1.716   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y72.CLK      Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.638ns logic, 1.716ns route)
                                                       (27.1% logic, 72.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_1 (SLICE_X4Y73.B3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.762ns (data path - clock path + uncertainty)
  Source:               bidir<1> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.779ns (Levels of Logic = 2)
  Clock Path Delay:     9.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<1> to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H30.I                Tiopi                 0.880   bidir<1>
                                                       bidir<1>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[1].IOBUF_inst/IBUF
    SLICE_X4Y73.B3       net (fanout=3)        2.121   i_appscore/USB_IO_INST/gpif_from_port<1>
    SLICE_X4Y73.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<1>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_1
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.658ns logic, 2.121ns route)
                                                       (23.7% logic, 76.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       1.658   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.428ns (1.387ns logic, 8.041ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.790ns.
--------------------------------------------------------------------------------

Paths for end point bidir<2> (J31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.210ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<2> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.516ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL2 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J31.O                net (fanout=1)        2.823   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<2>
    J31.PAD              Tioop                 2.513   bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/OBUFT
                                                       bidir<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.516ns (4.693ns logic, 2.823ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<2> (J31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.388ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<2> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.284ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL2 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J31.O                net (fanout=1)        2.598   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<2>
    J31.PAD              Tioop                 2.306   bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/OBUFT
                                                       bidir<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (2.686ns logic, 2.598ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<2>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.254ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_10 (SLICE_X10Y87.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.454ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.845ns (Levels of Logic = 1)
  Clock Path Delay:     5.986ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X10Y87.CX      net (fanout=3)        1.937   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X10Y87.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (0.908ns logic, 1.937ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (1.314ns logic, 4.672ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_2 (SLICE_X4Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.661ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y72.CX       net (fanout=3)        1.727   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y72.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.908ns logic, 1.727ns route)
                                                       (34.5% logic, 65.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_2 (SLICE_X4Y73.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.805ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.491ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.913   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y73.C6       net (fanout=3)        1.569   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y73.CLK      Tas                   0.009   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<2>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.922ns logic, 1.569ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<2>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_2 (SLICE_X4Y73.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.439ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.102ns (Levels of Logic = 2)
  Clock Path Delay:     9.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y73.C6       net (fanout=3)        1.444   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y73.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<2>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (0.658ns logic, 1.444ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       1.658   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.428ns (1.387ns logic, 8.041ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_2 (SLICE_X4Y72.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.302ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_2 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X4Y72.CX       net (fanout=3)        1.589   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X4Y72.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_2
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.645ns logic, 1.589ns route)
                                                       (28.9% logic, 71.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_10 (SLICE_X10Y87.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.150ns (data path - clock path + uncertainty)
  Source:               bidir<2> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Clock Path Delay:     9.464ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<2> to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J31.I                Tiopi                 0.875   bidir<2>
                                                       bidir<2>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[2].IOBUF_inst/IBUF
    SLICE_X10Y87.CX      net (fanout=3)        1.782   i_appscore/USB_IO_INST/gpif_from_port<2>
    SLICE_X10Y87.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_10
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.645ns logic, 1.782ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       1.694   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.464ns (1.387ns logic, 8.077ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.697ns.
--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.303ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<3> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.423ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL3 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G30.O                net (fanout=1)        2.698   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<3>
    G30.PAD              Tioop                 2.545   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.423ns (4.725ns logic, 2.698ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<3> (G30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.299ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<3> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL3 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G30.O                net (fanout=1)        2.482   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<3>
    G30.PAD              Tioop                 2.333   bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/OBUFT
                                                       bidir<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (2.713ns logic, 2.482ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<3>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.082ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_11 (SLICE_X10Y87.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.282ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.017ns (Levels of Logic = 1)
  Clock Path Delay:     5.986ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X10Y87.DX      net (fanout=3)        2.077   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X10Y87.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_11
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.940ns logic, 2.077ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       0.102   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (1.314ns logic, 4.672ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_3 (SLICE_X4Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.525ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.771ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y72.DX       net (fanout=3)        1.831   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y72.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.940ns logic, 1.831ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_3 (SLICE_X4Y73.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.653ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.945   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y73.D6       net (fanout=3)        1.688   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y73.CLK      Tas                   0.010   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<3>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.955ns logic, 1.688ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<3>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_3 (SLICE_X4Y73.D6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.302ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.239ns (Levels of Logic = 2)
  Clock Path Delay:     9.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y73.D6       net (fanout=3)        1.553   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y73.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<3>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.686ns logic, 1.553ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y73.CLK      net (fanout=97)       1.658   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.428ns (1.387ns logic, 8.041ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_3 (SLICE_X4Y72.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.180ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_3 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.356ns (Levels of Logic = 1)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X4Y72.DX       net (fanout=3)        1.684   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X4Y72.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/register_address_buffer_if<3>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_3
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.672ns logic, 1.684ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_11 (SLICE_X10Y87.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.994ns (data path - clock path + uncertainty)
  Source:               bidir<3> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_11 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Clock Path Delay:     9.464ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<3> to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G30.I                Tiopi                 0.902   bidir<3>
                                                       bidir<3>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[3].IOBUF_inst/IBUF
    SLICE_X10Y87.DX      net (fanout=3)        1.911   i_appscore/USB_IO_INST/gpif_from_port<3>
    SLICE_X10Y87.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<11>
                                                       i_appscore/USB_IO_INST/dmd_single_data_11
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.672ns logic, 1.911ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y87.CLK     net (fanout=97)       1.694   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.464ns (1.387ns logic, 8.077ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.573ns.
--------------------------------------------------------------------------------

Paths for end point bidir<4> (J30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.427ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<4> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL4 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J30.O                net (fanout=1)        2.600   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<4>
    J30.PAD              Tioop                 2.519   bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/OBUFT
                                                       bidir<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (4.699ns logic, 2.600ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<4> (J30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.187ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<4> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL4 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J30.O                net (fanout=1)        2.392   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<4>
    J30.PAD              Tioop                 2.311   bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/OBUFT
                                                       bidir<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (2.691ns logic, 2.392ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<4>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.720ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_4 (SLICE_X5Y72.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.920ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.376ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X5Y72.A1       net (fanout=3)        2.431   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X5Y72.CLK      Tas                   0.026   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<4>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      3.376ns (0.945ns logic, 2.431ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_4 (SLICE_X4Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.196ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X4Y71.AX       net (fanout=3)        2.193   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X4Y71.CLK      Tdick                -0.012   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.907ns logic, 2.193ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X10Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.169ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<4> to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.919   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X10Y97.AX      net (fanout=3)        1.262   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X10Y97.CLK     Tdick                -0.012   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.907ns logic, 1.262ns route)
                                                       (41.8% logic, 58.2% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<4>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X10Y97.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.787ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.805ns (Levels of Logic = 1)
  Clock Path Delay:     9.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X10Y97.AX      net (fanout=3)        1.161   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X10Y97.CLK     Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.644ns logic, 1.161ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       1.709   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.479ns (1.387ns logic, 8.092ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_4 (SLICE_X4Y71.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.870ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Clock Path Delay:     9.418ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X4Y71.AX       net (fanout=3)        2.017   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X4Y71.CLK      Tckdi       (-Th)     0.236   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.644ns logic, 2.017ns route)
                                                       (24.2% logic, 75.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       1.648   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.418ns (1.387ns logic, 8.031ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_4 (SLICE_X5Y72.A1), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.617ns (data path - clock path + uncertainty)
  Source:               bidir<4> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_4 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.919ns (Levels of Logic = 2)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<4> to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J30.I                Tiopi                 0.880   bidir<4>
                                                       bidir<4>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[4].IOBUF_inst/IBUF
    SLICE_X5Y72.A1       net (fanout=3)        2.236   i_appscore/USB_IO_INST/gpif_from_port<4>
    SLICE_X5Y72.CLK      Tah         (-Th)     0.197   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<4>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_4
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.683ns logic, 2.236ns route)
                                                       (23.4% logic, 76.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.547ns.
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.453ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<5> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL5 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G31.O                net (fanout=1)        2.582   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<5>
    G31.PAD              Tioop                 2.511   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (4.691ns logic, 2.582ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<5> (G31.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.164ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<5> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.060ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL5 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    G31.O                net (fanout=1)        2.376   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<5>
    G31.PAD              Tioop                 2.304   bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/OBUFT
                                                       bidir<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.060ns (2.684ns logic, 2.376ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<5>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.410ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_5 (SLICE_X5Y72.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.610ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.686ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X5Y72.B3       net (fanout=3)        2.748   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X5Y72.CLK      Tas                   0.027   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<5>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (0.938ns logic, 2.748ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_5 (SLICE_X4Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.213ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X4Y71.BX       net (fanout=3)        2.190   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X4Y71.CLK      Tdick                -0.018   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.893ns logic, 2.190ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X10Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<5> to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.911   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X10Y97.BX      net (fanout=3)        1.277   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X10Y97.CLK     Tdick                -0.018   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.893ns logic, 1.277ns route)
                                                       (41.2% logic, 58.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<5>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X10Y97.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.787ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.805ns (Levels of Logic = 1)
  Clock Path Delay:     9.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X10Y97.BX      net (fanout=3)        1.174   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X10Y97.CLK     Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.631ns logic, 1.174ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       1.709   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.479ns (1.387ns logic, 8.092ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_5 (SLICE_X4Y71.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.885ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.646ns (Levels of Logic = 1)
  Clock Path Delay:     9.418ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X4Y71.BX       net (fanout=3)        2.015   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X4Y71.CLK      Tckdi       (-Th)     0.242   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.631ns logic, 2.015ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       1.648   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.418ns (1.387ns logic, 8.031ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_5 (SLICE_X5Y72.B3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.331ns (data path - clock path + uncertainty)
  Source:               bidir<5> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_5 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      3.205ns (Levels of Logic = 2)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<5> to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.I                Tiopi                 0.873   bidir<5>
                                                       bidir<5>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[5].IOBUF_inst/IBUF
    SLICE_X5Y72.B3       net (fanout=3)        2.528   i_appscore/USB_IO_INST/gpif_from_port<5>
    SLICE_X5Y72.CLK      Tah         (-Th)     0.196   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<5>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_5
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (0.677ns logic, 2.528ns route)
                                                       (21.1% logic, 78.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.632ns.
--------------------------------------------------------------------------------

Paths for end point bidir<6> (J29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.368ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<6> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL6 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J29.O                net (fanout=1)        2.649   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<6>
    J29.PAD              Tioop                 2.529   bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/OBUFT
                                                       bidir<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (4.709ns logic, 2.649ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<6> (J29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.240ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<6> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.136ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL6 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    J29.O                net (fanout=1)        2.437   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<6>
    J29.PAD              Tioop                 2.319   bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/OBUFT
                                                       bidir<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (2.699ns logic, 2.437ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<6>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.253ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_6 (SLICE_X4Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.453ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.843ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X4Y71.CX       net (fanout=3)        1.919   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X4Y71.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.924ns logic, 1.919ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X5Y72.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.589ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.707ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X5Y72.C6       net (fanout=3)        1.749   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X5Y72.CLK      Tas                   0.029   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.958ns logic, 1.749ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X10Y97.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.118ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<6> to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.929   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X10Y97.CX      net (fanout=3)        1.194   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X10Y97.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.924ns logic, 1.194ns route)
                                                       (43.6% logic, 56.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<6>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X10Y97.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.835ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.757ns (Levels of Logic = 1)
  Clock Path Delay:     9.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X10Y97.CX      net (fanout=3)        1.099   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X10Y97.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.658ns logic, 1.099ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       1.709   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.479ns (1.387ns logic, 8.092ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_6 (SLICE_X5Y72.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.234ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.302ns (Levels of Logic = 2)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X5Y72.C6       net (fanout=3)        1.609   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X5Y72.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<6>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.693ns logic, 1.609ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_6 (SLICE_X4Y71.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.108ns (data path - clock path + uncertainty)
  Source:               bidir<6> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_6 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Clock Path Delay:     9.418ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<6> to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J29.I                Tiopi                 0.888   bidir<6>
                                                       bidir<6>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[6].IOBUF_inst/IBUF
    SLICE_X4Y71.CX       net (fanout=3)        1.765   i_appscore/USB_IO_INST/gpif_from_port<6>
    SLICE_X4Y71.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_6
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (0.658ns logic, 1.765ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       1.648   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.418ns (1.387ns logic, 8.031ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  28.038ns.
--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.962ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<7> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL7 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F29.O                net (fanout=1)        3.046   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<7>
    F29.PAD              Tioop                 2.538   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (4.718ns logic, 3.046ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<7> (F29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.613ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<7> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.509ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL7 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F29.O                net (fanout=1)        2.802   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<7>
    F29.PAD              Tioop                 2.327   bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/OBUFT
                                                       bidir<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (2.707ns logic, 2.802ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<7>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -12.685ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_7 (SLICE_X5Y72.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.885ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      3.411ns (Levels of Logic = 2)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X5Y72.D2       net (fanout=3)        2.445   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X5Y72.CLK      Tas                   0.028   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<7>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.966ns logic, 2.445ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_7 (SLICE_X4Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.912ns (Levels of Logic = 1)
  Clock Path Delay:     5.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X4Y71.DX       net (fanout=3)        1.979   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X4Y71.CLK      Tdick                -0.005   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.933ns logic, 1.979ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       0.099   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.314ns logic, 4.669ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_15 (SLICE_X10Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<7> to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.938   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X10Y97.DX      net (fanout=3)        1.205   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X10Y97.CLK     Tdick                -0.005   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_15
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.933ns logic, 1.205ns route)
                                                       (43.6% logic, 56.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<7>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_15 (SLICE_X10Y97.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.817ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Delay:     9.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X10Y97.DX      net (fanout=3)        1.109   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X10Y97.CLK     Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_15
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.666ns logic, 1.109ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       1.709   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.479ns (1.387ns logic, 8.092ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_address_buffer_if_7 (SLICE_X4Y71.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.045ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_address_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.486ns (Levels of Logic = 1)
  Clock Path Delay:     9.418ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X4Y71.DX       net (fanout=3)        1.820   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X4Y71.CLK      Tckdi       (-Th)     0.230   i_appscore/USB_IO_INST/register_address_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_address_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.666ns logic, 1.820ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_address_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X4Y71.CLK      net (fanout=97)       1.648   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.418ns (1.387ns logic, 8.031ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_7 (SLICE_X5Y72.D2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -16.585ns (data path - clock path + uncertainty)
  Source:               bidir<7> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_7 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.951ns (Levels of Logic = 2)
  Clock Path Delay:     9.423ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<7> to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F29.I                Tiopi                 0.896   bidir<7>
                                                       bidir<7>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[7].IOBUF_inst/IBUF
    SLICE_X5Y72.D2       net (fanout=3)        2.250   i_appscore/USB_IO_INST/gpif_from_port<7>
    SLICE_X5Y72.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<7>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<7>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_7
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.701ns logic, 2.250ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X5Y72.CLK      net (fanout=97)       1.653   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.387ns logic, 8.036ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.700ns.
--------------------------------------------------------------------------------

Paths for end point bidir<8> (K29.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.300ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<8> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL8 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    K29.O                net (fanout=1)        2.711   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<8>
    K29.PAD              Tioop                 2.535   bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/OBUFT
                                                       bidir<8>
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (4.715ns logic, 2.711ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<8> (K29.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.303ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<8> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.199ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL8 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    K29.O                net (fanout=1)        2.494   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<8>
    K29.PAD              Tioop                 2.325   bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/OBUFT
                                                       bidir<8>
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (2.705ns logic, 2.494ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<8>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.442ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_8 (SLICE_X1Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.642ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.656ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<8> to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.935   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X1Y79.A6       net (fanout=2)        1.695   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X1Y79.CLK      Tas                   0.026   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<8>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_8
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.961ns logic, 1.695ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_0 (SLICE_X1Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.663ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<8> to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.935   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X1Y88.AX       net (fanout=2)        1.710   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X1Y88.CLK      Tdick                -0.008   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.927ns logic, 1.710ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<8>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_0 (SLICE_X1Y88.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.361ns (data path - clock path + uncertainty)
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_0 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.238ns (Levels of Logic = 1)
  Clock Path Delay:     9.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<8> to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.894   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X1Y88.AX       net (fanout=2)        1.573   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X1Y88.CLK      Tckdi       (-Th)     0.229   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (0.665ns logic, 1.573ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       1.716   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.387ns logic, 8.099ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_8 (SLICE_X1Y79.A6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.301ns (data path - clock path + uncertainty)
  Source:               bidir<8> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.257ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<8> to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K29.I                Tiopi                 0.894   bidir<8>
                                                       bidir<8>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[8].IOBUF_inst/IBUF
    SLICE_X1Y79.A6       net (fanout=2)        1.560   i_appscore/USB_IO_INST/gpif_from_port<8>
    SLICE_X1Y79.CLK      Tah         (-Th)     0.197   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<8>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_8
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.697ns logic, 1.560ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  27.812ns.
--------------------------------------------------------------------------------

Paths for end point bidir<9> (F30.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.188ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<9> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          30.000ns
  Data Path Delay:      7.538ns (Levels of Logic = 1)
  Clock Path Delay:     9.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.873   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       1.787   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         9.557ns (1.387ns logic, 8.170ns route)
                                                          (14.5% logic, 85.5% route)

  Maximum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL9 Trcko_DO              2.180   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F30.O                net (fanout=1)        2.829   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<9>
    F30.PAD              Tioop                 2.529   bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/OBUFT
                                                       bidir<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.538ns (4.709ns logic, 2.829ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point bidir<9> (F30.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  21.407ns (clock arrival + clock path + data path - uncertainty)
  Source:               i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Destination:          bidir<9> (PAD)
  Source Clock:         i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      5.303ns (Levels of Logic = 1)
  Clock Path Delay:     5.991ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N29.I                   Tiopi                 0.841   clk_usb
                                                          clk_usb
                                                          clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0       net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                          i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1     net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1    Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0       net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O        Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                          i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    RAMB36_X0Y13.CLKARDCLKL net (fanout=97)       0.107   i_appscore/USB_IO_INST/clk_180_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.991ns (1.314ns logic, 4.677ns route)
                                                          (21.9% logic, 78.1% route)

  Minimum Data Path: i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP to bidir<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADOL9 Trcko_DO              0.380   i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                       i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    F30.O                net (fanout=1)        2.603   i_appscore/USB_IO_INST/reg_fifo_out_clk_usb<9>
    F30.PAD              Tioop                 2.320   bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/OBUFT
                                                       bidir<9>
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (2.700ns logic, 2.603ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "bidir<9>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -13.313ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X1Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.513ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.785ns (Levels of Logic = 2)
  Clock Path Delay:     5.985ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<9> to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.929   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X1Y79.B5       net (fanout=2)        1.829   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X1Y79.CLK      Tas                   0.027   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.956ns logic, 1.829ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       0.101   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.314ns logic, 4.671ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_1 (SLICE_X1Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.858ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          8.200ns
  Data Path Delay:      2.442ns (Levels of Logic = 1)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: bidir<9> to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.929   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X1Y88.BX       net (fanout=2)        1.524   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X1Y88.CLK      Tdick                -0.011   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (0.918ns logic, 1.524ns route)
                                                       (37.6% logic, 62.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "bidir<9>" OFFSET = IN 8.2 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_1 (SLICE_X1Y88.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.538ns (data path - clock path + uncertainty)
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_1 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Clock Path Delay:     9.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<9> to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.889   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X1Y88.BX       net (fanout=2)        1.403   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X1Y88.CLK      Tckdi       (-Th)     0.231   i_appscore/USB_IO_INST/dmd_single_data<3>
                                                       i_appscore/USB_IO_INST/dmd_single_data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.658ns logic, 1.403ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y88.CLK      net (fanout=97)       1.716   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.387ns logic, 8.099ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X1Y79.B5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.182ns (data path - clock path + uncertainty)
  Source:               bidir<9> (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.376ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: bidir<9> to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F30.I                Tiopi                 0.889   bidir<9>
                                                       bidir<9>
                                                       i_appscore/USB_IO_INST/IF_SIM_NOT.DATA_loop[9].IOBUF_inst/IBUF
    SLICE_X1Y79.B5       net (fanout=2)        1.683   i_appscore/USB_IO_INST/gpif_from_port<9>
    SLICE_X1Y79.CLK      Tah         (-Th)     0.196   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.693ns logic, 1.683ns route)
                                                       (29.2% logic, 70.8% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl0" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -11.528ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.858ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.572ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X5Y76.A5       net (fanout=19)       1.571   apps_testpt_5_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.208ns logic, 3.364ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.858ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.572ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X5Y76.A5       net (fanout=19)       1.571   apps_testpt_5_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.208ns logic, 3.364ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.858ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.572ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl0 to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.888   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X5Y76.A5       net (fanout=19)       1.571   apps_testpt_5_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.208ns logic, 3.364ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl0" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_13 (SLICE_X0Y79.B5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.671ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.887ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X0Y79.B5       net (fanout=19)       1.256   apps_testpt_5_OBUF
    SLICE_X0Y79.CLK      Tah         (-Th)     0.222   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<13>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_13
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.631ns logic, 1.256ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_9 (SLICE_X1Y79.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.479ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_9 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.079ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X1Y79.B2       net (fanout=19)       1.422   apps_testpt_5_OBUF
    SLICE_X1Y79.CLK      Tah         (-Th)     0.196   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<9>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_9
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.657ns logic, 1.422ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_8 (SLICE_X1Y79.A2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.477ns (data path - clock path + uncertainty)
  Source:               ctl0 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_8 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      2.081ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl0 to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R31.I                Tiopi                 0.853   ctl0
                                                       ctl0
                                                       ctl0_IBUF
    SLICE_X1Y79.A2       net (fanout=19)       1.425   apps_testpt_5_OBUF
    SLICE_X1Y79.CLK      Tah         (-Th)     0.197   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<8>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_8
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.656ns logic, 1.425ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl1" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -11.415ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.745ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.685ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X5Y76.A1       net (fanout=35)       1.692   apps_testpt_6_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.200ns logic, 3.485ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.745ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.685ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X5Y76.A1       net (fanout=35)       1.692   apps_testpt_6_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.200ns logic, 3.485ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.745ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.685ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl1 to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.880   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X5Y76.A1       net (fanout=35)       1.692   apps_testpt_6_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.200ns logic, 3.485ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl1" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X0Y79.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.733ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.825ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X0Y79.C5       net (fanout=35)       1.195   apps_testpt_6_OBUF
    SLICE_X0Y79.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.630ns logic, 1.195ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X1Y79.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.725ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.833ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X1Y79.C5       net (fanout=35)       1.181   apps_testpt_6_OBUF
    SLICE_X1Y79.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.652ns logic, 1.181ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X0Y79.D5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.721ns (data path - clock path + uncertainty)
  Source:               ctl1 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.837ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl1 to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.847   ctl1
                                                       ctl1
                                                       ctl1_IBUF
    SLICE_X0Y79.D5       net (fanout=35)       1.206   apps_testpt_6_OBUF
    SLICE_X0Y79.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.631ns logic, 1.206ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ctl2" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is -11.514ns.
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_12 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.844ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_12 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.586ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X5Y76.A2       net (fanout=19)       1.598   apps_testpt_7_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.195ns logic, 3.391ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_13 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.844ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_13 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.586ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X5Y76.A2       net (fanout=19)       1.598   apps_testpt_7_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_13
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.195ns logic, 3.391ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/dmd_single_data_14 (SLICE_X10Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.844ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/dmd_single_data_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Requirement:          10.330ns
  Data Path Delay:      4.586ns (Levels of Logic = 2)
  Clock Path Delay:     5.987ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Maximum Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.875   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X5Y76.A2       net (fanout=19)       1.598   apps_testpt_7_OBUF
    SLICE_X5Y76.A        Tilo                  0.094   i_appscore/USB_IO_INST/register_write_fifo_wren
                                                       i_appscore/USB_IO_INST/dmd_single_data_and00001
    SLICE_X10Y97.CE      net (fanout=5)        1.793   i_appscore/USB_IO_INST/dmd_single_data_and0000
    SLICE_X10Y97.CLK     Tceck                 0.226   i_appscore/USB_IO_INST/dmd_single_data<15>
                                                       i_appscore/USB_IO_INST/dmd_single_data_14
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.195ns logic, 3.391ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path: clk_usb to i_appscore/USB_IO_INST/dmd_single_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.841   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.317   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        0.091   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.013   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.162   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.230   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X10Y97.CLK     net (fanout=97)       0.103   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.314ns logic, 4.673ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ctl2" OFFSET = IN 10.33 ns BEFORE COMP "clk_usb";
--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_14 (SLICE_X0Y79.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.907ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_14 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.651ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X0Y79.C6       net (fanout=19)       1.025   apps_testpt_7_OBUF
    SLICE_X0Y79.CLK      Tah         (-Th)     0.217   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<14>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_14
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.626ns logic, 1.025ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_15 (SLICE_X0Y79.D6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.905ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_15 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.653ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X0Y79.D6       net (fanout=19)       1.026   apps_testpt_7_OBUF
    SLICE_X0Y79.CLK      Tah         (-Th)     0.216   i_appscore/USB_IO_INST/register_data_buffer_if<15>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<15>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_15
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.627ns logic, 1.026ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X0Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point i_appscore/USB_IO_INST/register_data_buffer_if_10 (SLICE_X1Y79.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -17.898ns (data path - clock path + uncertainty)
  Source:               ctl2 (PAD)
  Destination:          i_appscore/USB_IO_INST/register_data_buffer_if_10 (FF)
  Destination Clock:    i_appscore/USB_IO_INST/clk_180_u rising at 10.415ns
  Data Path Delay:      1.660ns (Levels of Logic = 2)
  Clock Path Delay:     9.445ns (Levels of Logic = 4)
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.200ns
    Discrete Jitter (DJ):       0.231ns
    Phase Error (PE):           0.149ns

  Minimum Data Path: ctl2 to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T30.I                Tiopi                 0.843   ctl2
                                                       ctl2
                                                       ctl2_IBUF
    SLICE_X1Y79.C6       net (fanout=19)       1.012   apps_testpt_7_OBUF
    SLICE_X1Y79.CLK      Tah         (-Th)     0.195   i_appscore/USB_IO_INST/register_data_buffer_if<11>
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_mux0000<10>1
                                                       i_appscore/USB_IO_INST/register_data_buffer_if_10
    -------------------------------------------------  ---------------------------
    Total                                      1.660ns (0.648ns logic, 1.012ns route)
                                                       (39.0% logic, 61.0% route)

  Maximum Clock Path: clk_usb to i_appscore/USB_IO_INST/register_data_buffer_if_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N29.I                Tiopi                 0.873   clk_usb
                                                       clk_usb
                                                       clk_usb_IBUFG
    BUFGCTRL_X0Y21.I0    net (fanout=2)        3.606   apps_testpt_0_OBUF
    BUFGCTRL_X0Y21.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_bufg_ifclk
                                                       i_appscore/USB_IO_INST/i_bufg_ifclk
    PLL_ADV_X0Y3.CLKIN1  net (fanout=1)        1.514   i_appscore/USB_IO_INST/ifclk_bufg
    PLL_ADV_X0Y3.CLKOUT1 Tpllcko_CLK           0.014   i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST
    BUFGCTRL_X0Y17.I0    net (fanout=1)        1.263   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF
    BUFGCTRL_X0Y17.O     Tbgcko_O              0.250   i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
                                                       i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUFG_INST
    SLICE_X1Y79.CLK      net (fanout=97)       1.675   i_appscore/USB_IO_INST/clk_180_u
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.387ns logic, 8.058ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_i                       |     20.000ns|      6.000ns|     13.328ns|            0|            0|            0|          927|
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      2.500ns|      1.609ns|            0|            0|            0|          927|
| OUT2_BUF                      |             |             |             |             |             |             |             |
|  TS_MC_RD_DATA_SEL            |     26.667ns|      5.715ns|          N/A|            0|            0|          416|            0|
|  TS_MC_RDEN_SEL_MUX           |     26.667ns|      3.683ns|          N/A|            0|            0|          128|            0|
|  TS_MC_PHY_INIT_DATA_SEL_0    |     26.667ns|      6.434ns|          N/A|            0|            0|          300|            0|
|  TS_MC_PHY_INIT_DATA_SEL_90   |     26.667ns|      5.526ns|          N/A|            0|            0|            8|            0|
|  TS_MC_GATE_DLY               |     26.667ns|      4.063ns|          N/A|            0|            0|           65|            0|
|  TS_MC_RDEN_DLY               |     26.667ns|      1.937ns|          N/A|            0|            0|            5|            0|
|  TS_MC_CAL_RDEN_DLY           |     26.667ns|      1.976ns|          N/A|            0|            0|            5|            0|
| TS_i_appsfpga_io_i_PLL_clk_CLK|      5.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| OUT0_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_PLL_clk_CLK|      2.500ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|     13.333ns|      3.999ns|          N/A|            0|            0|            0|            0|
| OUT0_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      2.550ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF                      |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT3_BUF                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_i_flops
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_i_flops                 |     20.000ns|      7.894ns|     51.591ns|            0|           32|         5042|        38335|
| TS_i_appsfpga_io_i_PLL_clk_CLK|      5.000ns|      4.854ns|          N/A|            0|            0|         9963|            0|
| OUT0_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_PLL_clk_CLK|      2.500ns|      1.666ns|          N/A|            0|            0|            0|            0|
| OUT1_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|     13.333ns|      8.891ns|          N/A|            0|            0|        12172|            0|
| OUT0_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|     17.197ns|          N/A|           32|            0|        15533|            0|
| OUT1_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      6.667ns|      4.812ns|          N/A|            0|            0|          643|            0|
| OUT2_BUF_0                    |             |             |             |             |             |             |             |
| TS_i_appsfpga_io_i_pll_mem_CLK|      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| OUT3_BUF_0                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_usb
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_usb                     |     20.830ns|     10.000ns|      5.650ns|            0|            0|            0|         5058|
| TS_i_appscore_USB_IO_INST_i_pl|     20.830ns|      1.666ns|          N/A|            0|            0|            1|            0|
| l_usb_CLKOUT0_BUF_0           |             |             |             |             |             |             |             |
| TS_i_appscore_USB_IO_INST_i_pl|     20.830ns|      5.650ns|          N/A|            0|            0|         5057|            0|
| l_usb_CLKOUT1_BUF_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_usb
------------+------------+------------+--------------------------------+--------+
            |Max Setup to|Max Hold to |                                | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)               | Phase  |
------------+------------+------------+--------------------------------+--------+
bidir<0>    |  -12.713(R)|   17.879(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<1>    |  -12.870(R)|   17.904(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<2>    |  -13.254(R)|   18.043(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<3>    |  -13.082(R)|   17.906(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<4>    |  -12.720(R)|   18.391(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<5>    |  -12.410(R)|   18.391(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<6>    |  -13.253(R)|   18.439(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<7>    |  -12.685(R)|   18.421(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<8>    |  -13.442(R)|   17.965(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<9>    |  -13.313(R)|   18.142(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<10>   |  -13.565(R)|   18.646(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<11>   |  -13.480(R)|   18.064(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<12>   |  -12.967(R)|   18.187(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<13>   |  -12.969(R)|   17.959(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<14>   |  -13.341(R)|   18.456(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<15>   |  -13.184(R)|   18.592(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl0        |  -11.528(R)|   18.275(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl1        |  -11.415(R)|   18.337(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
ctl2        |  -11.514(R)|   18.511(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
------------+------------+------------+--------------------------------+--------+

Clock clk_i to Pad
-------------+------------+-------------------+--------+
             | clk (edge) |                   | Clock  |
Destination  |   to PAD   |Internal Clock(s)  | Phase  |
-------------+------------+-------------------+--------+
dclk_ap_o    |   11.070(R)|i_appsfpga_io/clk2x|   0.000|
dclk_bp_o    |   10.965(R)|i_appsfpga_io/clk2x|   0.000|
dclk_cp_o    |   10.983(R)|i_appsfpga_io/clk2x|   0.000|
dclk_dp_o    |   10.921(R)|i_appsfpga_io/clk2x|   0.000|
ddr2_ck_n<0> |   10.799(R)|mem_clk2x          |   0.000|
             |   10.799(F)|mem_clk2x          |   3.333|
ddr2_ck_n<1> |   10.803(R)|mem_clk2x          |   0.000|
             |   10.803(F)|mem_clk2x          |   3.333|
dout_ap_o<0> |   11.005(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<1> |   11.012(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<2> |   11.006(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<3> |   10.997(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<4> |   11.018(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<5> |   11.008(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<6> |   11.032(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<7> |   11.030(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<8> |   11.037(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<9> |   11.022(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<10>|   11.032(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<11>|   11.023(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<12>|   11.024(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<13>|   11.007(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<14>|   11.013(R)|i_appsfpga_io/clk2x|   0.000|
dout_ap_o<15>|   11.002(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<0> |   10.957(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<1> |   10.963(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<2> |   10.948(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<3> |   10.961(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<4> |   10.960(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<5> |   10.994(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<6> |   10.970(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<7> |   10.977(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<8> |   10.950(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<9> |   10.937(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<10>|   11.002(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<11>|   10.952(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<12>|   10.974(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<13>|   10.959(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<14>|   10.982(R)|i_appsfpga_io/clk2x|   0.000|
dout_bp_o<15>|   10.968(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<0> |   10.944(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<1> |   10.952(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<2> |   10.953(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<3> |   10.953(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<4> |   10.988(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<5> |   10.962(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<6> |   10.990(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<7> |   10.965(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<8> |   10.980(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<9> |   10.999(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<10>|   10.981(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<11>|   10.980(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<12>|   10.995(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<13>|   10.987(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<14>|   11.016(R)|i_appsfpga_io/clk2x|   0.000|
dout_cp_o<15>|   11.017(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<0> |   10.893(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<1> |   10.907(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<2> |   10.901(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<3> |   10.920(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<4> |   10.921(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<5> |   10.929(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<6> |   10.917(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<7> |   10.914(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<8> |   10.930(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<9> |   10.929(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<10>|   10.934(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<11>|   10.932(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<12>|   10.940(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<13>|   10.959(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<14>|   10.965(R)|i_appsfpga_io/clk2x|   0.000|
dout_dp_o<15>|   10.947(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_ap_o  |   11.039(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_bp_o  |   10.945(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_cp_o  |   10.958(R)|i_appsfpga_io/clk2x|   0.000|
dvalid_dp_o  |   10.920(R)|i_appsfpga_io/clk2x|   0.000|
-------------+------------+-------------------+--------+

Clock clk_usb to Pad
------------+------------+--------------------------------+--------+
            | clk (edge) |                                | Clock  |
Destination |   to PAD   |Internal Clock(s)               | Phase  |
------------+------------+--------------------------------+--------+
bidir<0>    |   27.679(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<1>    |   27.693(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<2>    |   27.790(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<3>    |   27.697(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<4>    |   27.573(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<5>    |   27.547(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<6>    |   27.632(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<7>    |   28.038(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<8>    |   27.700(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<9>    |   27.812(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<10>   |   27.733(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<11>   |   27.843(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<12>   |   27.584(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<13>   |   28.060(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<14>   |   27.704(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
bidir<15>   |   27.439(R)|i_appscore/USB_IO_INST/clk_180_u|  10.415|
------------+------------+--------------------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    7.894|    2.103|    3.609|    3.217|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_usb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_usb        |    5.650|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_i          |clk_r_o        |    8.951|
ctl1           |bidir<0>       |    5.671|
ctl1           |bidir<1>       |    5.521|
ctl1           |bidir<2>       |    5.674|
ctl1           |bidir<3>       |    5.688|
ctl1           |bidir<4>       |    5.680|
ctl1           |bidir<5>       |    5.514|
ctl1           |bidir<6>       |    5.674|
ctl1           |bidir<7>       |    5.689|
ctl1           |bidir<8>       |    5.533|
ctl1           |bidir<9>       |    5.672|
ctl1           |bidir<10>      |    5.268|
ctl1           |bidir<11>      |    5.532|
ctl1           |bidir<12>      |    5.531|
ctl1           |bidir<13>      |    5.678|
ctl1           |bidir<14>      |    5.533|
ctl1           |bidir<15>      |    5.255|
---------------+---------------+---------+

COMP "dclk_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_dp_o                                      |       10.921|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_cp_o                                      |       10.983|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_bp_o                                      |       10.965|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dclk_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dclk_ap_o                                      |       11.070|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_dp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_dp_o                                    |       10.920|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_cp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_cp_o                                    |       10.958|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_bp_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_bp_o                                    |       10.945|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dvalid_ap_o" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dvalid_ap_o                                    |       11.039|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<15>                                  |       10.947|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<15>                                  |       11.017|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<15>                                  |       10.968|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<15>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<15>                                  |       11.002|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<14>                                  |       10.965|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<14>                                  |       11.016|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<14>                                  |       10.982|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<14>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<14>                                  |       11.013|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<13>                                  |       10.959|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<13>                                  |       10.987|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<13>                                  |       10.959|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<13>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<13>                                  |       11.007|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<12>                                  |       10.940|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<12>                                  |       10.995|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<12>                                  |       10.974|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<12>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<12>                                  |       11.024|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<11>                                  |       10.932|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<11>                                  |       10.980|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<11>                                  |       10.952|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<11>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<11>                                  |       11.023|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<10>                                  |       10.934|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<10>                                  |       10.981|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<10>                                  |       11.002|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<10>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<10>                                  |       11.032|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<9>                                   |       10.929|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<9>                                   |       10.999|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<9>                                   |       10.937|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<9>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<9>                                   |       11.022|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<8>                                   |       10.930|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<8>                                   |       10.980|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<8>                                   |       10.950|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<8>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<8>                                   |       11.037|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<7>                                   |       10.914|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<7>                                   |       10.965|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<7>                                   |       10.977|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<7>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<7>                                   |       11.030|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<6>                                   |       10.917|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<6>                                   |       10.990|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<6>                                   |       10.970|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<6>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<6>                                   |       11.032|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<5>                                   |       10.929|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<5>                                   |       10.962|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<5>                                   |       10.994|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<5>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<5>                                   |       11.008|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<4>                                   |       10.921|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<4>                                   |       10.988|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<4>                                   |       10.960|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<4>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<4>                                   |       11.018|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<3>                                   |       10.920|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<3>                                   |       10.953|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<3>                                   |       10.961|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<3>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<3>                                   |       10.997|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<2>                                   |       10.901|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<2>                                   |       10.953|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<2>                                   |       10.948|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<2>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<2>                                   |       11.006|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<1>                                   |       10.907|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<1>                                   |       10.952|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<1>                                   |       10.963|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<1>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<1>                                   |       11.012|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_dp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_dp_o<0>                                   |       10.893|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_cp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_cp_o<0>                                   |       10.944|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_bp_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_bp_o<0>                                   |       10.957|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "dout_ap_o<0>" OFFSET = OUT 15 ns AFTER COMP "clk_i";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
dout_ap_o<0>                                   |       11.005|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<0>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<0>                                       |       27.679|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<10>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<10>                                      |       27.733|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<11>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<11>                                      |       27.843|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<12>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<12>                                      |       27.584|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<13>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<13>                                      |       28.060|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<14>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<14>                                      |       27.704|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<15>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<15>                                      |       27.439|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<1>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<1>                                       |       27.693|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<2>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<2>                                       |       27.790|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<3>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<3>                                       |       27.697|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<4>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<4>                                       |       27.573|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<5>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<5>                                       |       27.547|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<6>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<6>                                       |       27.632|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<7>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<7>                                       |       28.038|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<8>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<8>                                       |       27.700|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "bidir<9>" OFFSET = OUT 30 ns AFTER COMP "clk_usb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
bidir<9>                                       |       27.812|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 32  Score: 72351  (Setup/Max: 72351, Hold: 0)

Constraints cover 51197 paths, 28 nets, and 17833 connections

Design statistics:
   Minimum period:  17.197ns{1}   (Maximum frequency:  58.150MHz)
   Maximum path delay from/to any node:   8.951ns
   Maximum net delay:   0.816ns
   Minimum output required time after clock:  28.060ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 17 15:03:12 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 646 MB



