;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SLT <10, @415
	JMN 10, <415
	SUB 12, @10
	SUB 12, @10
	DJN <-5, @80
	DJN <-5, @80
	SUB -4, 106
	ADD 270, 60
	MOV -1, <-20
	SUB @127, 106
	MOV #1, 1
	ADD 270, 60
	ADD 270, 60
	MOV -494, 100
	SUB -4, 105
	JMP @270, #31
	JMP @270, #31
	ADD -407, 100
	SUB @0, @2
	SUB @0, @2
	SUB -4, 106
	SUB @121, 103
	SUB -7, 106
	SLT <10, @415
	ADD 270, 60
	SUB -57, <-120
	MOV -404, 100
	SLT 1, 16
	SUB 12, @10
	MOV -404, 100
	SUB @0, @2
	SUB @127, 106
	SPL 0, <-2
	SUB @127, 106
	DJN -1, @-20
	SPL 0, <-2
	SUB -4, 106
	SUB @0, @2
	SUB #72, @200
	SPL 0, <-2
	SUB @-127, 100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
