{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715465680387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715465680388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 16:14:40 2024 " "Processing started: Sat May 11 16:14:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715465680388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465680388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465680388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715465681454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715465681454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/writeback_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/writeback_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack_Stage_tb " "Found entity 1: WriteBack_Stage_tb" {  } { { "Testbenches/Writeback_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Writeback_Stage_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/memory_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Stage_tb " "Found entity 1: Memory_Stage_tb" {  } { { "Testbenches/Memory_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Memory_Stage_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/execute_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/execute_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Stage_tb " "Found entity 1: Execute_Stage_tb" {  } { { "Testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703645 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Decode_Stage_tb.sv(69) " "Verilog HDL Module Instantiation warning at Decode_Stage_tb.sv(69): ignored dangling comma in List of Port Connections" {  } { { "Testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Decode_Stage_tb.sv" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715465703652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/decode_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/decode_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage_tb " "Found entity 1: Decode_Stage_tb" {  } { { "Testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Decode_Stage_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "Testbenches/regfile_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "Testbenches/adder_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/subtractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/subtractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_tb " "Found entity 1: subtractor_tb" {  } { { "Testbenches/subtractor_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/subtractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703679 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU.sv(50) " "Verilog HDL Expression warning at ALU.sv(50): truncated literal to match 2 bits" {  } { { "ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1715465703683 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU.sv(51) " "Verilog HDL Expression warning at ALU.sv(51): truncated literal to match 2 bits" {  } { { "ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1715465703683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "Testbenches/ALU_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "zeroExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/zeroExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/signextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend_tb " "Found entity 1: signExtend_tb" {  } { { "Testbenches/signExtend_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/signExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/zeroextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/zeroextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend_tb " "Found entity 1: zeroExtend_tb" {  } { { "Testbenches/zeroExtend_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/zeroExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mux_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mux_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_tb " "Found entity 1: mux_2_tb" {  } { { "Testbenches/mux_2_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mux_4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mux_4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_tb " "Found entity 1: mux_4_tb" {  } { { "Testbenches/mux_4_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_4_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder " "Found entity 1: PCadder" {  } { { "PCadder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/pcadder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/pcadder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder_tb " "Found entity 1: PCadder_tb" {  } { { "Testbenches/PCadder_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCadder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCregister " "Found entity 1: PCregister" {  } { { "PCregister.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCregister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/pcregister_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/pcregister_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCregister_tb " "Found entity 1: PCregister_tb" {  } { { "Testbenches/PCregister_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCregister_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodermemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderMemory " "Found entity 1: decoderMemory" {  } { { "decoderMemory.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/decodermemory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/decodermemory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderMemory_tb " "Found entity 1: decoderMemory_tb" {  } { { "Testbenches/decoderMemory_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/decoderMemory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchdecode_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchdecode_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register " "Found entity 1: FetchDecode_register" {  } { { "FetchDecode_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/FetchDecode_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetchdecode_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetchdecode_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register_tb " "Found entity 1: FetchDecode_register_tb" {  } { { "Testbenches/FetchDecode_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/FetchDecode_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeexecute_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodeexecute_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register " "Found entity 1: DecodeExecute_register" {  } { { "DecodeExecute_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/decodeexecute_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/decodeexecute_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register_tb " "Found entity 1: DecodeExecute_register_tb" {  } { { "Testbenches/DecodeExecute_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/DecodeExecute_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executememory_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file executememory_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register " "Found entity 1: ExecuteMemory_register" {  } { { "ExecuteMemory_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ExecuteMemory_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/executememory_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/executememory_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register_tb " "Found entity 1: ExecuteMemory_register_tb" {  } { { "Testbenches/ExecuteMemory_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ExecuteMemory_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorywriteback_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorywriteback_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register " "Found entity 1: MemoryWriteback_register" {  } { { "MemoryWriteback_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memorywriteback_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/memorywriteback_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register_tb " "Found entity 1: MemoryWriteback_register_tb" {  } { { "Testbenches/MemoryWriteback_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/MemoryWriteback_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalshiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalshiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalShiftLeft " "Found entity 1: LogicalShiftLeft" {  } { { "LogicalShiftLeft.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/LogicalShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negation.sv 1 1 " "Found 1 design units, including 1 entities, in source file negation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negation " "Found entity 1: negation" {  } { { "negation.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/logicalshiftleft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/logicalshiftleft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalShiftLeft_tb " "Found entity 1: LogicalShiftLeft_tb" {  } { { "Testbenches/LogicalShiftLeft_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/LogicalShiftLeft_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/negation_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/negation_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negation_tb " "Found entity 1: negation_tb" {  } { { "Testbenches/negation_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/negation_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "Testbenches/comparator_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_tb " "Found entity 1: controlUnit_tb" {  } { { "Testbenches/controlUnit_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/controlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetch_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage_tb " "Found entity 1: Fetch_Stage_tb" {  } { { "Testbenches/Fetch_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/generate_graphic.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/generate_graphic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_graphic " "Found entity 1: generate_graphic" {  } { { "VGA/generate_graphic.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/generate_rectangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/generate_rectangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_rectangle " "Found entity 1: generate_rectangle" {  } { { "VGA/generate_rectangle.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_rectangle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA/pll.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "VGA/vga_module.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/rom_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/rom_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_testbench " "Found entity 1: ROM_testbench" {  } { { "Testbenches/ROM_testbench.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ROM_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermemory_3outs.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodermemory_3outs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderMemory_3outs " "Found entity 1: decoderMemory_3outs" {  } { { "decoderMemory_3outs.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory_3outs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "Memory/RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram_coordenadas/ram_coordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram_coordenadas/ram_coordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_coordenadas " "Found entity 1: RAM_coordenadas" {  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_regfile " "Found entity 1: mux_2_regfile" {  } { { "mux_2_regfile.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2_regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465703865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465703865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_addres_or_data Execute_Stage_tb.sv(97) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(97): created implicit net for \"read_addres_or_data\"" {  } { { "Testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465703867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wme_execute Execute_Stage_tb.sv(112) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(112): created implicit net for \"wme_execute\"" {  } { { "Testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465703867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readCoordinate CPU.sv(371) " "Verilog HDL Implicit Net warning at CPU.sv(371): created implicit net for \"readCoordinate\"" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465703867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715465704109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vga_pll " "Elaborating entity \"pll\" for hierarchy \"pll:vga_pll\"" {  } { { "TopModule.sv" "vga_pll" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgaCont " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgaCont\"" {  } { { "TopModule.sv" "vgaCont" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_graphic generate_graphic:gen_grid " "Elaborating entity \"generate_graphic\" for hierarchy \"generate_graphic:gen_grid\"" {  } { { "TopModule.sv" "gen_grid" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_rectangle generate_graphic:gen_grid\|generate_rectangle:rectImage " "Elaborating entity \"generate_rectangle\" for hierarchy \"generate_graphic:gen_grid\|generate_rectangle:rectImage\"" {  } { { "VGA/generate_graphic.sv" "rectImage" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "TopModule.sv" "CPU" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU.sv(126) " "Verilog HDL assignment warning at CPU.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715465704157 "|TopModule|CPU:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCregister CPU:CPU\|PCregister:PCregister_instance " "Elaborating entity \"PCregister\" for hierarchy \"CPU:CPU\|PCregister:PCregister_instance\"" {  } { { "CPU.sv" "PCregister_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCadder CPU:CPU\|PCadder:PCadder_instance " "Elaborating entity \"PCadder\" for hierarchy \"CPU:CPU\|PCadder:PCadder_instance\"" {  } { { "CPU.sv" "PCadder_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PCadder.sv(5) " "Verilog HDL assignment warning at PCadder.sv(5): truncated value with size 32 to match size of target (16)" {  } { { "PCadder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715465704246 "|TopModule|PCadder:PCadder_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 CPU:CPU\|mux_2:mux_2_instance_fetch " "Elaborating entity \"mux_2\" for hierarchy \"CPU:CPU\|mux_2:mux_2_instance_fetch\"" {  } { { "CPU.sv" "mux_2_instance_fetch" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:CPU\|ROM:ROM_instance " "Elaborating entity \"ROM\" for hierarchy \"CPU:CPU\|ROM:ROM_instance\"" {  } { { "CPU.sv" "ROM_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/ROM/ROM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM.mif " "Parameter \"init_file\" = \"./ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704417 ""}  } { { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715465704417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4g1 " "Found entity 1: altsyncram_q4g1" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465704561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465704561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q4g1 CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated " "Elaborating entity \"altsyncram_q4g1\" for hierarchy \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465704666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465704666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_q4g1.tdf" "rden_decode" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465704761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465704761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_q4g1.tdf" "mux2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode_register CPU:CPU\|FetchDecode_register:FetchDecode_register_instance " "Elaborating entity \"FetchDecode_register\" for hierarchy \"CPU:CPU\|FetchDecode_register:FetchDecode_register_instance\"" {  } { { "CPU.sv" "FetchDecode_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit CPU:CPU\|controlUnit:control_unit_instance " "Elaborating entity \"controlUnit\" for hierarchy \"CPU:CPU\|controlUnit:control_unit_instance\"" {  } { { "CPU.sv" "control_unit_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend CPU:CPU\|signExtend:signExtend_instance " "Elaborating entity \"signExtend\" for hierarchy \"CPU:CPU\|signExtend:signExtend_instance\"" {  } { { "CPU.sv" "signExtend_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend CPU:CPU\|zeroExtend:zeroExtend_instance " "Elaborating entity \"zeroExtend\" for hierarchy \"CPU:CPU\|zeroExtend:zeroExtend_instance\"" {  } { { "CPU.sv" "zeroExtend_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_regfile CPU:CPU\|mux_2_regfile:u_mux_2_regfile " "Elaborating entity \"mux_2_regfile\" for hierarchy \"CPU:CPU\|mux_2_regfile:u_mux_2_regfile\"" {  } { { "CPU.sv" "u_mux_2_regfile" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile CPU:CPU\|regfile:regfile_instance " "Elaborating entity \"regfile\" for hierarchy \"CPU:CPU\|regfile:regfile_instance\"" {  } { { "CPU.sv" "regfile_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 CPU:CPU\|mux_4:mux_4_instance " "Elaborating entity \"mux_4\" for hierarchy \"CPU:CPU\|mux_4:mux_4_instance\"" {  } { { "CPU.sv" "mux_4_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute_register CPU:CPU\|DecodeExecute_register:DecodeExecute_register_instance " "Elaborating entity \"DecodeExecute_register\" for hierarchy \"CPU:CPU\|DecodeExecute_register:DecodeExecute_register_instance\"" {  } { { "CPU.sv" "DecodeExecute_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704850 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wme_out DecodeExecute_register.sv(23) " "Output port \"wme_out\" at DecodeExecute_register.sv(23) has no driver" {  } { { "DecodeExecute_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715465704852 "|TopModule|CPU:CPU|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPU\|ALU:ALU_instance " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPU\|ALU:ALU_instance\"" {  } { { "CPU.sv" "ALU_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704854 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.sv(50) " "Verilog HDL Case Statement warning at ALU.sv(50): case item expression covers a value already covered by a previous case item" {  } { { "ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 50 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1715465704857 "|TopModule|ALU:ALU_instance"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.sv(51) " "Verilog HDL Case Statement warning at ALU.sv(51): case item expression covers a value already covered by a previous case item" {  } { { "ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 51 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1715465704857 "|TopModule|ALU:ALU_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:CPU\|ALU:ALU_instance\|adder:u_adder " "Elaborating entity \"adder\" for hierarchy \"CPU:CPU\|ALU:ALU_instance\|adder:u_adder\"" {  } { { "ALU.sv" "u_adder" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor CPU:CPU\|ALU:ALU_instance\|subtractor:u_subtractor " "Elaborating entity \"subtractor\" for hierarchy \"CPU:CPU\|ALU:ALU_instance\|subtractor:u_subtractor\"" {  } { { "ALU.sv" "u_subtractor" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalShiftLeft CPU:CPU\|ALU:ALU_instance\|LogicalShiftLeft:LogicalShiftLeft_inst " "Elaborating entity \"LogicalShiftLeft\" for hierarchy \"CPU:CPU\|ALU:ALU_instance\|LogicalShiftLeft:LogicalShiftLeft_inst\"" {  } { { "ALU.sv" "LogicalShiftLeft_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negation CPU:CPU\|ALU:ALU_instance\|negation:negation_inst " "Elaborating entity \"negation\" for hierarchy \"CPU:CPU\|ALU:ALU_instance\|negation:negation_inst\"" {  } { { "ALU.sv" "negation_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 negation.sv(6) " "Verilog HDL assignment warning at negation.sv(6): truncated value with size 32 to match size of target (16)" {  } { { "negation.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715465704871 "|TopModule|ALU:ALU_instance|negation:negation_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:CPU\|ALU:ALU_instance\|comparator:comparator_inst " "Elaborating entity \"comparator\" for hierarchy \"CPU:CPU\|ALU:ALU_instance\|comparator:comparator_inst\"" {  } { { "ALU.sv" "comparator_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderMemory CPU:CPU\|decoderMemory:decoder_instance " "Elaborating entity \"decoderMemory\" for hierarchy \"CPU:CPU\|decoderMemory:decoder_instance\"" {  } { { "CPU.sv" "decoder_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory_register CPU:CPU\|ExecuteMemory_register:ExecuteMemory_register_instance " "Elaborating entity \"ExecuteMemory_register\" for hierarchy \"CPU:CPU\|ExecuteMemory_register:ExecuteMemory_register_instance\"" {  } { { "CPU.sv" "ExecuteMemory_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderMemory_3outs CPU:CPU\|decoderMemory_3outs:decoderMemory_3outs_instance " "Elaborating entity \"decoderMemory_3outs\" for hierarchy \"CPU:CPU\|decoderMemory_3outs:decoderMemory_3outs_instance\"" {  } { { "CPU.sv" "decoderMemory_3outs_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_coordenadas CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance " "Elaborating entity \"RAM_coordenadas\" for hierarchy \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\"" {  } { { "CPU.sv" "ram_coordenadas_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465704942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/RAM_coordenadas/RAM_coordenadas.mif " "Parameter \"init_file\" = \"./Memory/RAM_coordenadas/RAM_coordenadas.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465704942 ""}  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715465704942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpr1 " "Found entity 1: altsyncram_gpr1" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465705035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465705035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpr1 CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated " "Elaborating entity \"altsyncram_gpr1\" for hierarchy \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:CPU\|RAM:ram_instance " "Elaborating entity \"RAM\" for hierarchy \"CPU:CPU\|RAM:ram_instance\"" {  } { { "CPU.sv" "ram_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM/RAM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/RAM/RAM.mif " "Parameter \"init_file\" = \"./Memory/RAM/RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715465705072 ""}  } { { "Memory/RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715465705072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoq2 " "Found entity 1: altsyncram_uoq2" {  } { { "db/altsyncram_uoq2.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_uoq2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465705201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465705201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoq2 CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_uoq2:auto_generated " "Elaborating entity \"altsyncram_uoq2\" for hierarchy \"CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_uoq2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465705302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465705302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_uoq2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_uoq2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_uoq2.tdf" "decode2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_uoq2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715465705398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465705398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_uoq2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"CPU:CPU\|RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_uoq2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_uoq2.tdf" "mux4" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_uoq2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteback_register CPU:CPU\|MemoryWriteback_register:MemoryWriteback_register_instance " "Elaborating entity \"MemoryWriteback_register\" for hierarchy \"CPU:CPU\|MemoryWriteback_register:MemoryWriteback_register_instance\"" {  } { { "CPU.sv" "MemoryWriteback_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465705415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wre MemoryWriteback_register.sv(30) " "Verilog HDL or VHDL warning at MemoryWriteback_register.sv(30): object \"wre\" assigned a value but never read" {  } { { "MemoryWriteback_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715465705416 "|TopModule|CPU:CPU|MemoryWriteback_register:MemoryWriteback_register_instance"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[15\] " "Net \"CPU:CPU\|reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[14\] " "Net \"CPU:CPU\|reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[13\] " "Net \"CPU:CPU\|reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[12\] " "Net \"CPU:CPU\|reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[11\] " "Net \"CPU:CPU\|reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[10\] " "Net \"CPU:CPU\|reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[9\] " "Net \"CPU:CPU\|reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[8\] " "Net \"CPU:CPU\|reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[7\] " "Net \"CPU:CPU\|reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[6\] " "Net \"CPU:CPU\|reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[5\] " "Net \"CPU:CPU\|reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_execute\[4\] " "Net \"CPU:CPU\|reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[15\] " "Net \"CPU:CPU\|reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[14\] " "Net \"CPU:CPU\|reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[13\] " "Net \"CPU:CPU\|reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[12\] " "Net \"CPU:CPU\|reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[11\] " "Net \"CPU:CPU\|reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[10\] " "Net \"CPU:CPU\|reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[9\] " "Net \"CPU:CPU\|reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[8\] " "Net \"CPU:CPU\|reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[7\] " "Net \"CPU:CPU\|reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[6\] " "Net \"CPU:CPU\|reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[5\] " "Net \"CPU:CPU\|reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_data_memory\[4\] " "Net \"CPU:CPU\|reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[15\] " "Net \"CPU:CPU\|reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[14\] " "Net \"CPU:CPU\|reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[13\] " "Net \"CPU:CPU\|reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[12\] " "Net \"CPU:CPU\|reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[11\] " "Net \"CPU:CPU\|reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[10\] " "Net \"CPU:CPU\|reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[9\] " "Net \"CPU:CPU\|reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[8\] " "Net \"CPU:CPU\|reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[7\] " "Net \"CPU:CPU\|reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[6\] " "Net \"CPU:CPU\|reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[5\] " "Net \"CPU:CPU\|reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|reg_dest_mux_out\[4\] " "Net \"CPU:CPU\|reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715465705628 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715465705628 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[1\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705804 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[2\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705804 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[3\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705804 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[4\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705804 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[5\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705804 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[6\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705804 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[7\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705804 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715465705804 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715465705804 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[0\] " "Synthesized away node \"CPU:CPU\|RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_gpr1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gpr1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_gpr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 372 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_gpr1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a0 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a1 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a2 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a3 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a4 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a5 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a6 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a7 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a8 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a9 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a10 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a11 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a16 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a17 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a18 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a19 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a20 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a21 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a22 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a23 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a24 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a25 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a26 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a27 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a32 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a33 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a34 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a35 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a36 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a37 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a38 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a39 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a40 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a41 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a42 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a43 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a48 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a49 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a50 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a51 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a52 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a53 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a54 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a55 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a56 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a57 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a58 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a59 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a64 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a65 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a66 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a67 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a68 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a69 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a70 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a71 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a72 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a73 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a74 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a75 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a80 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a81 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a82 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a83 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a84 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a85 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a86 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a87 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a88 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a89 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a90 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a91 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a96 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a97 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a98 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a99 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a100 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a101 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a102 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a103 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a104 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a105 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a106 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a107 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a112 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a113 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a114 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a115 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a116 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a117 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a118 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a119 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a120 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a121 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a122 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a123 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465705813 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a123"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715465705813 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715465705813 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a12 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a28 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a44 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a60 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a76 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a92 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a108 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a124 " "Synthesized away node \"CPU:CPU\|ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } } { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715465706335 "|TopModule|CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a124"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715465706335 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715465706335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715465706648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715465706971 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715465707440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715465707995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715465707995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715465708142 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715465708142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715465708142 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715465708142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715465708142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715465708213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 16:15:08 2024 " "Processing ended: Sat May 11 16:15:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715465708213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715465708213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715465708213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715465708213 ""}
