// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Rocket(
  input         clock,
                reset,
                io_hartid,
                io_interrupts_debug,
                io_interrupts_mtip,
                io_interrupts_msip,
                io_interrupts_meip,
                io_interrupts_seip,
                io_imem_resp_valid,
                io_imem_resp_bits_btb_taken,
                io_imem_resp_bits_btb_bridx,
  input  [4:0]  io_imem_resp_bits_btb_entry,
  input  [7:0]  io_imem_resp_bits_btb_bht_history,
  input  [39:0] io_imem_resp_bits_pc,
  input  [31:0] io_imem_resp_bits_data,
  input         io_imem_resp_bits_xcpt_pf_inst,
                io_imem_resp_bits_xcpt_gf_inst,
                io_imem_resp_bits_xcpt_ae_inst,
                io_imem_resp_bits_replay,
                io_imem_gpa_valid,
                io_dmem_req_ready,
                io_dmem_s2_nack,
                io_dmem_resp_valid,
  input  [7:0]  io_dmem_resp_bits_tag,
  input  [1:0]  io_dmem_resp_bits_size,
  input  [63:0] io_dmem_resp_bits_data,
  input         io_dmem_resp_bits_replay,
                io_dmem_resp_bits_has_data,
  input  [63:0] io_dmem_resp_bits_data_word_bypass,
  input         io_dmem_replay_next,
                io_dmem_s2_xcpt_ma_ld,
                io_dmem_s2_xcpt_ma_st,
                io_dmem_s2_xcpt_pf_ld,
                io_dmem_s2_xcpt_pf_st,
                io_dmem_s2_xcpt_gf_ld,
                io_dmem_s2_xcpt_gf_st,
                io_dmem_s2_xcpt_ae_ld,
                io_dmem_s2_xcpt_ae_st,
                io_dmem_ordered,
                io_dmem_perf_release,
                io_dmem_perf_grant,
                io_fpu_fcsr_flags_valid,
  input  [4:0]  io_fpu_fcsr_flags_bits,
  input  [63:0] io_fpu_store_data,
                io_fpu_toint_data,
  input         io_fpu_fcsr_rdy,
                io_fpu_nack_mem,
                io_fpu_illegal_rm,
                io_fpu_dec_wen,
                io_fpu_dec_ren1,
                io_fpu_dec_ren2,
                io_fpu_dec_ren3,
                io_fpu_sboard_set,
                io_fpu_sboard_clr,
  input  [4:0]  io_fpu_sboard_clra,
  input         io_rocc_cmd_ready,
                io_rocc_resp_valid,
  input  [4:0]  io_rocc_resp_bits_rd,
  input  [63:0] io_rocc_resp_bits_data,
  input         io_rocc_busy,
                io_rocc_interrupt,
  output        io_imem_might_request,
                io_imem_req_valid,
  output [39:0] io_imem_req_bits_pc,
  output        io_imem_req_bits_speculative,
                io_imem_sfence_valid,
                io_imem_sfence_bits_rs1,
                io_imem_sfence_bits_rs2,
  output [38:0] io_imem_sfence_bits_addr,
  output        io_imem_resp_ready,
                io_imem_btb_update_valid,
  output [4:0]  io_imem_btb_update_bits_prediction_entry,
  output [38:0] io_imem_btb_update_bits_pc,
  output        io_imem_btb_update_bits_isValid,
  output [38:0] io_imem_btb_update_bits_br_pc,
  output [1:0]  io_imem_btb_update_bits_cfiType,
  output        io_imem_bht_update_valid,
  output [7:0]  io_imem_bht_update_bits_prediction_history,
  output [38:0] io_imem_bht_update_bits_pc,
  output        io_imem_bht_update_bits_branch,
                io_imem_bht_update_bits_taken,
                io_imem_bht_update_bits_mispredict,
                io_imem_flush_icache,
                io_imem_progress,
                io_dmem_req_valid,
  output [39:0] io_dmem_req_bits_addr,
  output [7:0]  io_dmem_req_bits_tag,
  output [4:0]  io_dmem_req_bits_cmd,
  output [1:0]  io_dmem_req_bits_size,
  output        io_dmem_req_bits_signed,
  output [1:0]  io_dmem_req_bits_dprv,
  output        io_dmem_req_bits_dv,
                io_dmem_s1_kill,
  output [63:0] io_dmem_s1_data_data,
  output [3:0]  io_ptw_ptbr_mode,
  output [43:0] io_ptw_ptbr_ppn,
  output        io_ptw_sfence_valid,
                io_ptw_sfence_bits_rs1,
                io_ptw_sfence_bits_rs2,
  output [38:0] io_ptw_sfence_bits_addr,
  output        io_ptw_status_debug,
  output [1:0]  io_ptw_status_prv,
  output        io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  output [1:0]  io_ptw_pmp_0_cfg_a,
  output        io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  output [29:0] io_ptw_pmp_0_addr,
  output [31:0] io_ptw_pmp_0_mask,
  output        io_ptw_pmp_1_cfg_l,
  output [1:0]  io_ptw_pmp_1_cfg_a,
  output        io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  output [29:0] io_ptw_pmp_1_addr,
  output [31:0] io_ptw_pmp_1_mask,
  output        io_ptw_pmp_2_cfg_l,
  output [1:0]  io_ptw_pmp_2_cfg_a,
  output        io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  output [29:0] io_ptw_pmp_2_addr,
  output [31:0] io_ptw_pmp_2_mask,
  output        io_ptw_pmp_3_cfg_l,
  output [1:0]  io_ptw_pmp_3_cfg_a,
  output        io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  output [29:0] io_ptw_pmp_3_addr,
  output [31:0] io_ptw_pmp_3_mask,
  output        io_ptw_pmp_4_cfg_l,
  output [1:0]  io_ptw_pmp_4_cfg_a,
  output        io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  output [29:0] io_ptw_pmp_4_addr,
  output [31:0] io_ptw_pmp_4_mask,
  output        io_ptw_pmp_5_cfg_l,
  output [1:0]  io_ptw_pmp_5_cfg_a,
  output        io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  output [29:0] io_ptw_pmp_5_addr,
  output [31:0] io_ptw_pmp_5_mask,
  output        io_ptw_pmp_6_cfg_l,
  output [1:0]  io_ptw_pmp_6_cfg_a,
  output        io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  output [29:0] io_ptw_pmp_6_addr,
  output [31:0] io_ptw_pmp_6_mask,
  output        io_ptw_pmp_7_cfg_l,
  output [1:0]  io_ptw_pmp_7_cfg_a,
  output        io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  output [29:0] io_ptw_pmp_7_addr,
  output [31:0] io_ptw_pmp_7_mask,
  output [63:0] io_ptw_customCSRs_csrs_0_value,
  output [31:0] io_fpu_inst,
  output [63:0] io_fpu_fromint_data,
  output [2:0]  io_fpu_fcsr_rm,
  output        io_fpu_dmem_resp_val,
  output [2:0]  io_fpu_dmem_resp_type,
  output [4:0]  io_fpu_dmem_resp_tag,
  output [63:0] io_fpu_dmem_resp_data,
  output        io_fpu_valid,
                io_fpu_killx,
                io_fpu_killm,
                io_rocc_cmd_valid,
  output [6:0]  io_rocc_cmd_bits_inst_funct,
  output [4:0]  io_rocc_cmd_bits_inst_rs2,
                io_rocc_cmd_bits_inst_rs1,
  output        io_rocc_cmd_bits_inst_xd,
                io_rocc_cmd_bits_inst_xs1,
                io_rocc_cmd_bits_inst_xs2,
  output [4:0]  io_rocc_cmd_bits_inst_rd,
  output [6:0]  io_rocc_cmd_bits_inst_opcode,
  output [63:0] io_rocc_cmd_bits_rs1,
                io_rocc_cmd_bits_rs2,
  output        io_rocc_cmd_bits_status_debug,
                io_rocc_cmd_bits_status_cease,
                io_rocc_cmd_bits_status_wfi,
  output [31:0] io_rocc_cmd_bits_status_isa,
  output [1:0]  io_rocc_cmd_bits_status_dprv,
                io_rocc_cmd_bits_status_prv,
  output        io_rocc_cmd_bits_status_gva,
                io_rocc_cmd_bits_status_tsr,
                io_rocc_cmd_bits_status_tw,
                io_rocc_cmd_bits_status_tvm,
                io_rocc_cmd_bits_status_mxr,
                io_rocc_cmd_bits_status_sum,
                io_rocc_cmd_bits_status_mprv,
  output [1:0]  io_rocc_cmd_bits_status_fs,
                io_rocc_cmd_bits_status_mpp,
  output        io_rocc_cmd_bits_status_spp,
                io_rocc_cmd_bits_status_mpie,
                io_rocc_cmd_bits_status_spie,
                io_rocc_cmd_bits_status_mie,
                io_rocc_cmd_bits_status_sie,
                io_rocc_resp_ready,
                io_wfi
);

  wire             _io_dmem_req_valid_output;	// @[RocketCore.scala:941:41]
  wire             _io_rocc_resp_ready_output;	// @[RocketCore.scala:740:24, :748:44, :751:26]
  wire             _GEN;	// @[RocketCore.scala:735:21, :741:30, :742:25, :748:44, :749:23]
  wire             take_pc_wb;	// @[RocketCore.scala:726:53]
  wire             take_pc_mem;	// @[RocketCore.scala:592:49]
  wire             _div_io_req_ready;	// @[RocketCore.scala:474:19]
  wire             _div_io_resp_valid;	// @[RocketCore.scala:474:19]
  wire [63:0]      _div_io_resp_bits_data;	// @[RocketCore.scala:474:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[RocketCore.scala:474:19]
  wire [63:0]      _alu_io_out;	// @[RocketCore.scala:418:19]
  wire [63:0]      _alu_io_adder_out;	// @[RocketCore.scala:418:19]
  wire             _alu_io_cmp_out;	// @[RocketCore.scala:418:19]
  wire             _bpu_io_xcpt_if;	// @[RocketCore.scala:353:19]
  wire             _bpu_io_xcpt_ld;	// @[RocketCore.scala:353:19]
  wire             _bpu_io_xcpt_st;	// @[RocketCore.scala:353:19]
  wire             _bpu_io_debug_if;	// @[RocketCore.scala:353:19]
  wire             _bpu_io_debug_ld;	// @[RocketCore.scala:353:19]
  wire             _bpu_io_debug_st;	// @[RocketCore.scala:353:19]
  wire [63:0]      _csr_io_rw_rdata;	// @[RocketCore.scala:308:19]
  wire             _csr_io_decode_0_fp_illegal;	// @[RocketCore.scala:308:19]
  wire             _csr_io_decode_0_fp_csr;	// @[RocketCore.scala:308:19]
  wire             _csr_io_decode_0_rocc_illegal;	// @[RocketCore.scala:308:19]
  wire             _csr_io_decode_0_read_illegal;	// @[RocketCore.scala:308:19]
  wire             _csr_io_decode_0_write_illegal;	// @[RocketCore.scala:308:19]
  wire             _csr_io_decode_0_write_flush;	// @[RocketCore.scala:308:19]
  wire             _csr_io_decode_0_system_illegal;	// @[RocketCore.scala:308:19]
  wire             _csr_io_csr_stall;	// @[RocketCore.scala:308:19]
  wire             _csr_io_eret;	// @[RocketCore.scala:308:19]
  wire             _csr_io_singleStep;	// @[RocketCore.scala:308:19]
  wire             _csr_io_status_debug;	// @[RocketCore.scala:308:19]
  wire             _csr_io_status_wfi;	// @[RocketCore.scala:308:19]
  wire [31:0]      _csr_io_status_isa;	// @[RocketCore.scala:308:19]
  wire [1:0]       _csr_io_status_dprv;	// @[RocketCore.scala:308:19]
  wire [1:0]       _csr_io_status_prv;	// @[RocketCore.scala:308:19]
  wire             _csr_io_status_mxr;	// @[RocketCore.scala:308:19]
  wire             _csr_io_status_sum;	// @[RocketCore.scala:308:19]
  wire [39:0]      _csr_io_evec;	// @[RocketCore.scala:308:19]
  wire [63:0]      _csr_io_time;	// @[RocketCore.scala:308:19]
  wire             _csr_io_interrupt;	// @[RocketCore.scala:308:19]
  wire [63:0]      _csr_io_interrupt_cause;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_action;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_chain;	// @[RocketCore.scala:308:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_m;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_s;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_u;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_x;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_w;	// @[RocketCore.scala:308:19]
  wire             _csr_io_bp_0_control_r;	// @[RocketCore.scala:308:19]
  wire [38:0]      _csr_io_bp_0_address;	// @[RocketCore.scala:308:19]
  wire             _csr_io_inhibit_cycle;	// @[RocketCore.scala:308:19]
  wire             _csr_io_trace_0_valid;	// @[RocketCore.scala:308:19]
  wire [39:0]      _csr_io_trace_0_iaddr;	// @[RocketCore.scala:308:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[RocketCore.scala:308:19]
  wire             _csr_io_trace_0_exception;	// @[RocketCore.scala:308:19]
  wire [63:0]      _csr_io_customCSRs_0_value;	// @[RocketCore.scala:308:19]
  wire [63:0]      _rf_ext_R0_data;	// @[RocketCore.scala:1122:15]
  wire [63:0]      _rf_ext_R1_data;	// @[RocketCore.scala:1122:15]
  wire [39:0]      _ibuf_io_pc;	// @[RocketCore.scala:279:20]
  wire [4:0]       _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:279:20]
  wire [7:0]       _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_valid;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:279:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:279:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:279:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[RocketCore.scala:279:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:279:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:279:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:279:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:279:20]
  reg              id_reg_pause;	// @[RocketCore.scala:124:25]
  reg              imem_might_request_reg;	// @[RocketCore.scala:125:35]
  reg              ex_ctrl_fp;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_rocc;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_branch;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_jal;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_jalr;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_rxs2;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_rxs1;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_zbk;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_zkn;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_zks;	// @[RocketCore.scala:210:20]
  reg  [1:0]       ex_ctrl_sel_alu2;	// @[RocketCore.scala:210:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[RocketCore.scala:210:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_alu_dw;	// @[RocketCore.scala:210:20]
  reg  [3:0]       ex_ctrl_alu_fn;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_mem;	// @[RocketCore.scala:210:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_rfs1;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_rfs2;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_wfd;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_mul;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_div;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_wxd;	// @[RocketCore.scala:210:20]
  reg  [2:0]       ex_ctrl_csr;	// @[RocketCore.scala:210:20]
  reg              ex_ctrl_fence_i;	// @[RocketCore.scala:210:20]
  reg              mem_ctrl_fp;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_rocc;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_branch;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_jal;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_jalr;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_rxs2;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_rxs1;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_mem;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_rfs1;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_rfs2;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_wfd;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_mul;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_div;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_wxd;	// @[RocketCore.scala:211:21]
  reg  [2:0]       mem_ctrl_csr;	// @[RocketCore.scala:211:21]
  reg              mem_ctrl_fence_i;	// @[RocketCore.scala:211:21]
  reg              wb_ctrl_rocc;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_rxs2;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_rxs1;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_mem;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_rfs1;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_rfs2;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_wfd;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_div;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_wxd;	// @[RocketCore.scala:212:20]
  reg  [2:0]       wb_ctrl_csr;	// @[RocketCore.scala:212:20]
  reg              wb_ctrl_fence_i;	// @[RocketCore.scala:212:20]
  reg              ex_reg_xcpt_interrupt;	// @[RocketCore.scala:214:35]
  reg              ex_reg_valid;	// @[RocketCore.scala:215:35]
  reg              ex_reg_rvc;	// @[RocketCore.scala:216:35]
  reg  [4:0]       ex_reg_btb_resp_entry;	// @[RocketCore.scala:217:35]
  reg  [7:0]       ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:217:35]
  reg              ex_reg_xcpt;	// @[RocketCore.scala:218:35]
  reg              ex_reg_flush_pipe;	// @[RocketCore.scala:219:35]
  reg              ex_reg_load_use;	// @[RocketCore.scala:220:35]
  reg  [63:0]      ex_reg_cause;	// @[RocketCore.scala:221:35]
  reg              ex_reg_replay;	// @[RocketCore.scala:222:26]
  reg  [39:0]      ex_reg_pc;	// @[RocketCore.scala:223:22]
  reg  [1:0]       ex_reg_mem_size;	// @[RocketCore.scala:224:28]
  reg              ex_reg_hls;	// @[RocketCore.scala:225:23]
  reg  [31:0]      ex_reg_inst;	// @[RocketCore.scala:226:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[RocketCore.scala:227:28]
  reg              ex_scie_unpipelined;	// @[RocketCore.scala:228:32]
  reg              ex_scie_pipelined;	// @[RocketCore.scala:229:30]
  reg              mem_reg_xcpt_interrupt;	// @[RocketCore.scala:232:36]
  reg              mem_reg_valid;	// @[RocketCore.scala:233:36]
  reg              mem_reg_rvc;	// @[RocketCore.scala:234:36]
  reg  [4:0]       mem_reg_btb_resp_entry;	// @[RocketCore.scala:235:36]
  reg  [7:0]       mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:235:36]
  reg              mem_reg_xcpt;	// @[RocketCore.scala:236:36]
  reg              mem_reg_replay;	// @[RocketCore.scala:237:36]
  reg              mem_reg_flush_pipe;	// @[RocketCore.scala:238:36]
  reg  [63:0]      mem_reg_cause;	// @[RocketCore.scala:239:36]
  reg              mem_reg_slow_bypass;	// @[RocketCore.scala:240:36]
  reg              mem_reg_load;	// @[RocketCore.scala:241:36]
  reg              mem_reg_store;	// @[RocketCore.scala:242:36]
  reg              mem_reg_sfence;	// @[RocketCore.scala:243:27]
  reg  [39:0]      mem_reg_pc;	// @[RocketCore.scala:244:23]
  reg  [31:0]      mem_reg_inst;	// @[RocketCore.scala:245:25]
  reg  [1:0]       mem_reg_mem_size;	// @[RocketCore.scala:246:29]
  reg              mem_reg_hls_or_dv;	// @[RocketCore.scala:247:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[RocketCore.scala:248:29]
  reg              mem_scie_pipelined;	// @[RocketCore.scala:250:31]
  reg  [63:0]      mem_reg_wdata;	// @[RocketCore.scala:251:26]
  reg  [63:0]      mem_reg_rs2;	// @[RocketCore.scala:252:24]
  reg              mem_br_taken;	// @[RocketCore.scala:253:25]
  reg              wb_reg_valid;	// @[RocketCore.scala:257:35]
  reg              wb_reg_xcpt;	// @[RocketCore.scala:258:35]
  reg              wb_reg_replay;	// @[RocketCore.scala:259:35]
  reg              wb_reg_flush_pipe;	// @[RocketCore.scala:260:35]
  reg  [63:0]      wb_reg_cause;	// @[RocketCore.scala:261:35]
  reg              wb_reg_sfence;	// @[RocketCore.scala:262:26]
  reg  [39:0]      wb_reg_pc;	// @[RocketCore.scala:263:22]
  reg  [1:0]       wb_reg_mem_size;	// @[RocketCore.scala:264:28]
  reg              wb_reg_hls_or_dv;	// @[RocketCore.scala:265:29]
  reg  [31:0]      wb_reg_inst;	// @[RocketCore.scala:268:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[RocketCore.scala:269:28]
  reg  [63:0]      wb_reg_wdata;	// @[RocketCore.scala:270:25]
  reg  [63:0]      wb_reg_rs2;	// @[RocketCore.scala:271:23]
  wire             take_pc_mem_wb = take_pc_wb | take_pc_mem;	// @[RocketCore.scala:275:35, :592:49, :726:53]
  wire [29:0]      _GEN_0 = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[RocketCore.scala:279:20, pla.scala:78:21]
  wire [6:0]       _id_ctrl_decoder_decoded_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[3], _GEN_0[4], _GEN_0[10]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[4], _GEN_0[10]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_14 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_16 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [5:0]       _id_ctrl_decoder_decoded_T_18 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]      _id_ctrl_decoder_decoded_T_30 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]       _id_ctrl_decoder_decoded_T_36 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]      _id_ctrl_decoder_decoded_T_40 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_42 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_48 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]       _id_ctrl_decoder_decoded_T_50 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_52 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]       _id_ctrl_decoder_decoded_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_60 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_64 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_72 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_74 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_76 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_84 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_86 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]      _id_ctrl_decoder_decoded_T_94 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_100 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_104 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_106 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_126 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_128 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_132 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_138 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_178 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]      _id_ctrl_decoder_decoded_T_184 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]      _id_ctrl_decoder_decoded_T_186 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]      _id_ctrl_decoder_decoded_T_188 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]      _id_ctrl_decoder_decoded_T_198 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_200 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [21:0]      _id_ctrl_decoder_decoded_T_204 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_208 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_210 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_212 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_234 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_238 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_242 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_258 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_260 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_264 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [19:0]      _id_ctrl_decoder_decoded_T_268 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [20:0]      _id_ctrl_decoder_decoded_T_274 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_2 = {&_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186};	// @[Cat.scala:33:92, pla.scala:98:74]
  wire [29:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_10 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[12]},
     &_id_ctrl_decoder_decoded_T_16,
     &_id_ctrl_decoder_decoded_T_18,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_30,
     &_id_ctrl_decoder_decoded_T_32,
     &_id_ctrl_decoder_decoded_T_50,
     &_id_ctrl_decoder_decoded_T_52,
     &_id_ctrl_decoder_decoded_T_60,
     &_id_ctrl_decoder_decoded_T_64,
     &_id_ctrl_decoder_decoded_T_74,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_94,
     &_id_ctrl_decoder_decoded_T_104,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[4], _GEN_0[10], _ibuf_io_inst_0_bits_inst_bits[14]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _ibuf_io_inst_0_bits_inst_bits[14]},
     &_id_ctrl_decoder_decoded_T_128,
     &_id_ctrl_decoder_decoded_T_132,
     &_id_ctrl_decoder_decoded_T_138,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
     &_id_ctrl_decoder_decoded_T_178,
     &_id_ctrl_decoder_decoded_T_184,
     &_id_ctrl_decoder_decoded_T_186,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]},
     &_id_ctrl_decoder_decoded_T_260,
     &_id_ctrl_decoder_decoded_T_268};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_12 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_178};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [7:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_29 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[10]}, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_204};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [26:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_55 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_48, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_84, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_100, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_126, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_132, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_178, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_264, &_id_ctrl_decoder_decoded_T_274};	// @[Cat.scala:33:92, pla.scala:98:74]
  wire [14:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_57 = {&_id_ctrl_decoder_decoded_T_22, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[11], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_94, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]}, &_id_ctrl_decoder_decoded_T_126, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_178, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]}};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [3:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_63 = {&_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_84, &_id_ctrl_decoder_decoded_T_100};	// @[Cat.scala:33:92, pla.scala:98:74]
  wire [10:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_65 = {&_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_40, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_208, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_212, &_id_ctrl_decoder_decoded_T_234, &_id_ctrl_decoder_decoded_T_238, &_id_ctrl_decoder_decoded_T_242, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_258};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [2:0]       id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_74,
       &_id_ctrl_decoder_decoded_T_104,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_198,
       &{_GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}},
     &_id_ctrl_decoder_decoded_T_104,
     &_id_ctrl_decoder_decoded_T_74};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  reg              id_reg_fence;	// @[RocketCore.scala:300:29]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[Decode.scala:50:77, package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[Decode.scala:50:77, RocketCore.scala:1144:24, package.scala:16:47, :73:59]
  wire             id_mem_busy = ~io_dmem_ordered | _io_dmem_req_valid_output;	// @[RocketCore.scala:345:{21,38}, :941:41]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[RocketCore.scala:212:20, :257:35, :349:53]
  wire             _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// @[RocketCore.scala:211:21, :233:36, :398:20]
  wire             _fp_data_hazard_ex_T_1 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:226:24, :279:20, :392:29, :400:82]
  wire             _fp_data_hazard_mem_T_1 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:245:25, :279:20, :393:31, :400:82]
  wire             _fp_data_hazard_ex_T_3 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:226:24, :279:20, :392:29, :400:82]
  wire             _fp_data_hazard_mem_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:245:25, :279:20, :393:31, :400:82]
  reg              ex_reg_rs_bypass_0;	// @[RocketCore.scala:404:29]
  reg              ex_reg_rs_bypass_1;	// @[RocketCore.scala:404:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[RocketCore.scala:405:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[RocketCore.scala:405:26]
  reg  [61:0]      ex_reg_rs_msb_0;	// @[RocketCore.scala:406:26]
  reg  [61:0]      ex_reg_rs_msb_1;	// @[RocketCore.scala:406:26]
  wire [3:0][63:0] _GEN_1 = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {64'h0}};	// @[RocketCore.scala:251:26, :270:25, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_5 = _GEN_1[ex_reg_rs_lsb_0];	// @[RocketCore.scala:405:26, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_6 = {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[Cat.scala:33:92, RocketCore.scala:405:26, :406:26]
  wire [63:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _ex_rs_T_5 : _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:404:29, :408:14, package.scala:33:76]
  wire [63:0]      _ex_rs_T_12 = _GEN_1[ex_reg_rs_lsb_1];	// @[RocketCore.scala:405:26, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_13 = {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[Cat.scala:33:92, RocketCore.scala:405:26, :406:26]
  wire [63:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _ex_rs_T_12 : _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:404:29, :408:14, package.scala:33:76]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[RocketCore.scala:210:20, :1144:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[RocketCore.scala:226:24, :1144:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[RocketCore.scala:210:20, :1145:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[RocketCore.scala:210:20, :1149:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[RocketCore.scala:210:20, :1152:24]
  wire [3:0][63:0] _GEN_2 = {{{{33{ex_imm_sign}}, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]}}, {ex_rs_1}, {{60'h0, ex_reg_rvc ? 4'h2 : 4'h4}}, {64'h0}};	// @[Mux.scala:47:70, :81:{58,61}, RocketCore.scala:210:20, :216:35, :226:24, :408:14, :416:19, :1144:{19,24}, :1145:{21,26,41}, :1146:{21,26,36,43,65}, :1147:{18,33}, :1148:{18,23,39}, :1149:{18,23,39}, :1150:{20,35,62}, :1151:19, :1152:{19,24,34,57}, :1153:{19,39,52}, :1154:17, :1155:{17,22}, :1156:{17,37}]
  wire             _div_io_req_valid_T = ex_reg_valid & ex_ctrl_div;	// @[RocketCore.scala:210:20, :215:35, :475:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[RocketCore.scala:214:35, :215:35, :222:26, :559:51]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[RocketCore.scala:212:20, :560:{36,39}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[RocketCore.scala:210:20, :215:35, :220:35, :222:26, :474:19, :560:36, :561:{42,45}, :562:{42,45}, :563:43, :564:{33,50,75}]
  wire             ctrl_killx = take_pc_mem_wb | replay_ex | ~ex_reg_valid;	// @[RocketCore.scala:215:35, :275:35, :564:33, :565:{48,51}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[RocketCore.scala:211:21, :253:25, :579:25]
  wire [31:0]      _mem_br_target_T_8 = _mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {28'h0, mem_reg_rvc ? 4'h2 : 4'h4};	// @[Cat.scala:33:92, RocketCore.scala:211:21, :234:36, :245:25, :416:19, :579:{8,25}, :580:8, :581:8, :1144:44, :1146:65, :1148:39, :1149:39, :1150:62, :1152:57]
  wire [39:0]      _mem_br_target_T_10 = mem_reg_pc + {{8{_mem_br_target_T_8[31]}}, _mem_br_target_T_8};	// @[RocketCore.scala:244:23, :578:41, :579:8]
  wire [39:0]      _mem_npc_T_4 = mem_ctrl_jalr | mem_reg_sfence ? {mem_reg_wdata[63:39] == 25'h0 | (&(mem_reg_wdata[63:39])) ? mem_reg_wdata[39] : ~(mem_reg_wdata[38]), mem_reg_wdata[38:0]} : _mem_br_target_T_10;	// @[Cat.scala:33:92, RocketCore.scala:211:21, :243:27, :251:26, :578:41, :582:{21,36}, :1096:17, :1097:{18,21,29,34,46,51,54}, :1098:16]
  wire [39:0]      _mem_npc_T_5 = _mem_npc_T_4 & 40'hFFFFFFFFFE;	// @[RocketCore.scala:582:{21,129}]
  wire             mem_wrong_npc = ex_pc_valid ? _mem_npc_T_5 != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | _mem_npc_T_5 != _ibuf_io_pc;	// @[RocketCore.scala:223:22, :279:20, :559:51, :582:129, :584:{8,30}, :585:{8,31,62}]
  wire             mem_cfi = mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal;	// @[RocketCore.scala:211:21, :588:50]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & (mem_wrong_npc | mem_reg_sfence);	// @[RocketCore.scala:233:36, :236:36, :243:27, :584:8, :587:27, :592:{49,71}]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[RocketCore.scala:241:36, :242:36, :353:19, :645:{44,64,82}]
  wire             mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[RocketCore.scala:241:36, :242:36, :353:19, :644:{38,75}, :645:64, :1081:26]
  wire             dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// @[RocketCore.scala:398:20, :662:55]
  wire             fpu_kill_mem = mem_reg_valid & mem_ctrl_fp & io_fpu_nack_mem;	// @[RocketCore.scala:211:21, :233:36, :663:51]
  wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[RocketCore.scala:233:36, :236:36, :662:55, :665:{68,71}, :726:53]
  reg              div_io_kill_REG;	// @[RocketCore.scala:666:41]
  wire             _T_110 = wb_reg_valid & wb_ctrl_mem;	// @[RocketCore.scala:212:20, :257:35, :696:19]
  wire             _T_97 = _T_110 & io_dmem_s2_xcpt_pf_st;	// @[RocketCore.scala:696:{19,34}]
  wire             _T_99 = _T_110 & io_dmem_s2_xcpt_pf_ld;	// @[RocketCore.scala:696:19, :697:34]
  wire             _T_101 = _T_110 & io_dmem_s2_xcpt_gf_st;	// @[RocketCore.scala:696:19, :698:34]
  wire             _T_103 = _T_110 & io_dmem_s2_xcpt_gf_ld;	// @[RocketCore.scala:696:19, :699:34]
  wire             _T_105 = _T_110 & io_dmem_s2_xcpt_ae_st;	// @[RocketCore.scala:696:19, :700:34]
  wire             _T_107 = _T_110 & io_dmem_s2_xcpt_ae_ld;	// @[RocketCore.scala:696:19, :701:34]
  wire             _T_109 = _T_110 & io_dmem_s2_xcpt_ma_st;	// @[RocketCore.scala:696:19, :702:34]
  wire             wb_xcpt = wb_reg_xcpt | _T_97 | _T_99 | _T_101 | _T_103 | _T_105 | _T_107 | _T_109 | _T_110 & io_dmem_s2_xcpt_ma_ld;	// @[RocketCore.scala:258:35, :696:{19,34}, :697:34, :698:34, :699:34, :700:34, :701:34, :702:34, :703:34, :1081:26]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[RocketCore.scala:212:20, :257:35, :721:29]
  wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc;	// @[RocketCore.scala:212:20, :560:36, :722:53]
  wire             replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[RocketCore.scala:259:35, :723:42]
  wire             replay_wb = replay_wb_common | _io_rocc_cmd_valid_T & ~io_rocc_cmd_ready;	// @[RocketCore.scala:349:53, :723:42, :724:{53,56}, :725:36]
  assign take_pc_wb = replay_wb | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[RocketCore.scala:260:35, :308:19, :725:36, :726:53, :1081:26]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[RocketCore.scala:732:44]
  wire             dmem_resp_replay = dmem_resp_valid & io_dmem_resp_bits_replay;	// @[RocketCore.scala:732:44, :733:42]
  wire             _T_138 = _io_rocc_resp_ready_output & io_rocc_resp_valid;	// @[Decoupled.scala:51:35, RocketCore.scala:740:24, :748:44, :751:26]
  wire             _T_139 = dmem_resp_replay & ~(io_dmem_resp_bits_tag[0]);	// @[RocketCore.scala:729:{23,45}, :733:42, :748:26]
  wire             _GEN_3 = _T_139 | _T_138;	// @[Decoupled.scala:51:35, RocketCore.scala:735:21, :741:30, :742:25, :748:{26,44}, :749:23]
  assign _GEN = ~_GEN_3 & ~wb_wxd;	// @[RocketCore.scala:721:29, :735:{21,24}, :741:30, :742:25, :748:44, :749:23]
  assign _io_rocc_resp_ready_output = ~_T_139 & ~wb_wxd;	// @[RocketCore.scala:721:29, :735:24, :740:24, :748:{26,44}, :751:26]
  wire [4:0]       ll_waddr = _T_139 ? io_dmem_resp_bits_tag[5:1] : _T_138 ? io_rocc_resp_bits_rd : _div_io_resp_bits_tag;	// @[Decoupled.scala:51:35, RocketCore.scala:474:19, :731:46, :737:29, :741:30, :744:16, :748:{26,44}, :752:14]
  wire             ll_wen = _GEN_3 | _GEN & _div_io_resp_valid;	// @[Decoupled.scala:51:35, RocketCore.scala:474:19, :735:21, :738:27, :741:30, :742:25, :745:14, :748:44, :749:23, :753:12]
  wire             wb_valid = wb_reg_valid & ~replay_wb & ~wb_xcpt;	// @[RocketCore.scala:257:35, :725:36, :756:{34,45,48}, :1081:26]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[RocketCore.scala:212:20, :756:45, :757:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[RocketCore.scala:738:27, :741:30, :745:14, :748:44, :753:12, :757:25, :758:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[RocketCore.scala:268:24, :394:29, :738:27, :741:30, :745:14, :748:44, :752:14, :753:12, :759:21]
  wire [63:0]      coreMonitorBundle_wrdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? (_T_138 ? io_rocc_resp_bits_data : _div_io_resp_bits_data) : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[Decoupled.scala:51:35, RocketCore.scala:212:20, :270:25, :308:19, :474:19, :729:{23,45}, :732:44, :736:29, :738:27, :741:30, :743:16, :745:14, :748:44, :753:12, :760:{21,38}, :761:21, :762:{21,34}]
  wire [63:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? coreMonitorBundle_wrdata : _rf_ext_R0_data;	// @[RocketCore.scala:279:20, :758:23, :759:21, :760:21, :765:17, :1122:15, :1129:19, :1134:{16,25}, :1137:{20,31,39}]
  wire [63:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? coreMonitorBundle_wrdata : _rf_ext_R1_data;	// @[RocketCore.scala:279:20, :758:23, :759:21, :760:21, :765:17, :1122:15, :1129:19, :1134:{16,25}, :1137:{20,31,39}]
  wire             _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 64'h14;	// @[RocketCore.scala:261:35, package.scala:16:47]
  wire             _T_146 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[Cat.scala:33:92, RocketCore.scala:279:20, :816:{42,55}, pla.scala:114:39]
  wire             _T_148 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_57) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[Cat.scala:33:92, RocketCore.scala:279:20, :817:{42,55}, pla.scala:114:39]
  wire             _T_150 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_10) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[Cat.scala:33:92, RocketCore.scala:279:20, :818:{42,55}, pla.scala:114:39]
  reg  [31:0]      _r;	// @[RocketCore.scala:1108:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[RocketCore.scala:1108:29, :1109:{35,40}]
  wire [31:0]      _GEN_4 = {27'h0, _ibuf_io_inst_0_bits_inst_rs1};	// @[RocketCore.scala:279:20, :1105:35, pla.scala:114:39]
  wire [31:0]      _id_sboard_hazard_T = r >> _GEN_4;	// @[RocketCore.scala:1105:35, :1109:40]
  wire [31:0]      _GEN_5 = {27'h0, _ibuf_io_inst_0_bits_inst_rs2};	// @[RocketCore.scala:279:20, :1105:35, pla.scala:114:39]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _GEN_5;	// @[RocketCore.scala:1105:35, :1109:40]
  wire [31:0]      _GEN_6 = {27'h0, _ibuf_io_inst_0_bits_inst_rd};	// @[RocketCore.scala:279:20, :1105:35, pla.scala:114:39]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _GEN_6;	// @[RocketCore.scala:1105:35, :1109:40]
  wire             _fp_data_hazard_ex_T_7 = _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7];	// @[RocketCore.scala:226:24, :279:20, :392:29, :836:70]
  wire             _fp_data_hazard_mem_T_7 = _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7];	// @[RocketCore.scala:245:25, :279:20, :393:31, :845:72]
  wire             data_hazard_mem = mem_ctrl_wxd & (_T_146 & _fp_data_hazard_mem_T_1 | _T_148 & _fp_data_hazard_mem_T_3 | _T_150 & _fp_data_hazard_mem_T_7);	// @[RocketCore.scala:211:21, :400:82, :816:42, :817:42, :818:42, :845:{38,72}, :1090:{27,50}]
  wire             _fp_data_hazard_wb_T_1 = _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7];	// @[RocketCore.scala:268:24, :279:20, :394:29, :851:70]
  wire             _fp_data_hazard_wb_T_3 = _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7];	// @[RocketCore.scala:268:24, :279:20, :394:29, :851:70]
  wire             _fp_data_hazard_wb_T_7 = _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7];	// @[RocketCore.scala:268:24, :279:20, :394:29, :851:70]
  reg  [31:0]      _id_stall_fpu_r;	// @[RocketCore.scala:1108:29]
  wire [31:0]      _id_stall_fpu_T_18 = _id_stall_fpu_r >> _GEN_4;	// @[RocketCore.scala:1105:35, :1108:29]
  wire [31:0]      _id_stall_fpu_T_21 = _id_stall_fpu_r >> _GEN_5;	// @[RocketCore.scala:1105:35, :1108:29]
  wire [31:0]      _id_stall_fpu_T_24 = _id_stall_fpu_r >> _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:279:20, :1105:35, :1108:29]
  wire [31:0]      _id_stall_fpu_T_27 = _id_stall_fpu_r >> _GEN_6;	// @[RocketCore.scala:1105:35, :1108:29]
  reg              dcache_blocked_blocked;	// @[RocketCore.scala:866:22]
  reg              rocc_blocked;	// @[RocketCore.scala:870:25]
  wire             _ctrl_stalld_T_28 =
    ex_reg_valid & (ex_ctrl_wxd & (_T_146 & _fp_data_hazard_ex_T_1 | _T_148 & _fp_data_hazard_ex_T_3 | _T_150 & _fp_data_hazard_ex_T_7) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc | ex_scie_pipelined) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65) & ex_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_ex_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_ex_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == ex_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_ex_T_7)) | mem_reg_valid & (data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_reg_slow_bypass | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65) & mem_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_mem_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_mem_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == mem_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_mem_T_7)) | wb_reg_valid & (wb_ctrl_wxd & (_T_146 & _fp_data_hazard_wb_T_1 | _T_148 & _fp_data_hazard_wb_T_3 | _T_150 & _fp_data_hazard_wb_T_7) & wb_set_sboard | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65) & wb_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_wb_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_wb_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == wb_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_wb_T_7)) | _T_146 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | _T_148 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _T_150 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd) | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | id_csr_en & _csr_io_decode_0_fp_csr & ~io_fpu_fcsr_rdy | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65) & (io_fpu_dec_ren1 & _id_stall_fpu_T_18[0] | io_fpu_dec_ren2 & _id_stall_fpu_T_21[0] | io_fpu_dec_ren3 & _id_stall_fpu_T_24[0] | io_fpu_dec_wen & _id_stall_fpu_T_27[0]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29)
    & dcache_blocked_blocked & ~io_dmem_perf_grant | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & rocc_blocked | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_12) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | _div_io_req_valid_T) | (io_rocc_busy | ex_reg_valid & ex_ctrl_rocc | mem_reg_valid & mem_ctrl_rocc | _io_rocc_cmd_valid_T) & (&_id_ctrl_decoder_decoded_T_14) | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_T_58) | id_reg_fence & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63))) | _csr_io_csr_stall | id_reg_pause;	// @[Cat.scala:33:92, RocketCore.scala:124:25, :210:20, :211:21, :212:20, :215:35, :226:24, :229:30, :233:36, :240:36, :245:25, :257:35, :268:24, :279:20, :300:29, :308:19, :341:29, :345:38, :348:35, :349:{20,37,53}, :350:46, :351:{17,33,65,81,97}, :392:29, :393:31, :394:29, :400:82, :474:19, :475:36, :721:29, :722:53, :735:24, :738:27, :741:30, :745:14, :748:44, :752:14, :753:12, :816:42, :817:42, :818:42, :828:{58,70}, :831:80, :835:{38,139}, :836:70, :837:{53,90}, :838:{35,54,74}, :844:{40,66,131}, :845:{38,72}, :846:{55,92}, :847:{37,57,78}, :851:70, :852:{53,90}, :853:{35,54,71}, :866:22, :867:63, :870:25, :875:{23,57}, :876:{42,45}, :877:16, :878:17, :879:18, :880:{17,21,40,62,75}, :883:22, :1090:{27,50}, :1105:35, package.scala:73:59, pla.scala:98:74, :114:39]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | take_pc_mem_wb | _ctrl_stalld_T_28 | _csr_io_interrupt;	// @[RocketCore.scala:275:35, :279:20, :308:19, :883:22, :886:{17,104}]
  reg              io_imem_progress_REG;	// @[RocketCore.scala:899:30]
  wire             _io_imem_sfence_valid_output = wb_reg_valid & wb_reg_sfence;	// @[RocketCore.scala:257:35, :262:26, :900:40]
  wire             _io_imem_btb_update_bits_cfiType_T_9 = mem_ctrl_jal | mem_ctrl_jalr;	// @[RocketCore.scala:211:21, :914:23]
  wire [38:0]      _io_imem_btb_update_bits_br_pc_output = mem_reg_pc[38:0] + {37'h0, ~mem_reg_rvc, 1'h0};	// @[RocketCore.scala:234:36, :244:23, :919:{69,74}]
  wire [38:0]      _io_imem_btb_update_bits_pc_T_1 = ~_io_imem_btb_update_bits_br_pc_output | 39'h3;	// @[RocketCore.scala:919:69, :920:{35,66}]
  assign _io_dmem_req_valid_output = ex_reg_valid & ex_ctrl_mem;	// @[RocketCore.scala:210:20, :215:35, :941:41]
  wire             _io_rocc_cmd_valid_output = _io_rocc_cmd_valid_T & ~replay_wb_common;	// @[RocketCore.scala:349:53, :723:42, :899:47, :959:53]
  reg  [63:0]      coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1002:46]
  reg  [63:0]      coreMonitorBundle_rd0val_REG_1;	// @[RocketCore.scala:1002:38]
  reg  [63:0]      coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1004:46]
  reg  [63:0]      coreMonitorBundle_rd1val_REG_1;	// @[RocketCore.scala:1004:38]
  wire             _T_41 = _bpu_io_xcpt_if | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// @[RocketCore.scala:279:20, :353:19, :511:{28,40,47}]
  wire [15:0]      _id_ctrl_decoder_decoded_T_224 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_228 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_230 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_232 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [3:0]       id_ctrl_alu_fn =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_126, &_id_ctrl_decoder_decoded_T_224, &_id_ctrl_decoder_decoded_T_228, &_id_ctrl_decoder_decoded_T_230, &_id_ctrl_decoder_decoded_T_232},
     |{&_id_ctrl_decoder_decoded_T_86, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_126, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_178},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_224,
       &_id_ctrl_decoder_decoded_T_228,
       &_id_ctrl_decoder_decoded_T_230,
       &_id_ctrl_decoder_decoded_T_232},
     |{&_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_64, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]}, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_132, &_id_ctrl_decoder_decoded_T_138, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:279:20, :543:{21,62}]
  wire [7:0]       _id_ctrl_decoder_decoded_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_62 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_66 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_134 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_144 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_148 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_158 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_162 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_206 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]       id_ctrl_mem_cmd = {&_id_ctrl_decoder_decoded_T_198, &_id_ctrl_decoder_decoded_T_94, |{&_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_198, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[31]}}, |{&_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_206, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[30]}}, |{&_id_ctrl_decoder_decoded_T_22, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_206, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire [2:0]       _T_37 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[RocketCore.scala:279:20, :506:22]
  wire             _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[RocketCore.scala:210:20, :567:40]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[Mux.scala:47:70, RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[Mux.scala:47:70, RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[Mux.scala:47:70, RocketCore.scala:210:20, package.scala:16:47]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[Mux.scala:47:70, RocketCore.scala:210:20, package.scala:16:47]
  wire             _T_73 = ex_ctrl_jalr & _csr_io_status_debug;	// @[RocketCore.scala:210:20, :308:19, :637:24]
  wire [3:0][63:0] _GEN_7 = {{ex_rs_1}, {{2{ex_rs_1[31:0]}}}, {{2{{2{ex_rs_1[15:0]}}}}}, {{2{{2{{2{ex_rs_1[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, RocketCore.scala:408:14]
  wire [31:0]      _T_154 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[RocketCore.scala:738:27, :741:30, :745:14, :748:44, :752:14, :753:12, :1104:{62,64}, :1109:40, :1112:{49,58}]
  wire             _T_156 = wb_set_sboard & wb_wen;	// @[RocketCore.scala:722:53, :757:25, :832:28]
  wire [31:0]      _id_stall_fpu_T_3 = 32'h1 << wb_reg_inst[11:7];	// @[RocketCore.scala:268:24, :394:29, :1112:58]
  wire             _id_stall_fpu_T_6 = (wb_dcache_miss & wb_ctrl_wfd | io_fpu_sboard_set) & wb_valid;	// @[RocketCore.scala:212:20, :560:36, :756:45, :857:{35,50,72}]
  wire [31:0]      _id_stall_fpu_T_4 = _id_stall_fpu_T_6 ? _id_stall_fpu_T_3 : 32'h0;	// @[RocketCore.scala:857:72, :1112:{49,58}]
  wire             _id_stall_fpu_T_7 = dmem_resp_replay & io_dmem_resp_bits_tag[0];	// @[RocketCore.scala:729:45, :733:42, :858:38]
  wire [31:0]      _id_stall_fpu_T_11 = (_id_stall_fpu_r | _id_stall_fpu_T_4) & ~(_id_stall_fpu_T_7 ? 32'h1 << io_dmem_resp_bits_tag[5:1] : 32'h0);	// @[RocketCore.scala:731:46, :858:38, :1103:60, :1104:{62,64}, :1108:29, :1112:{49,58}]
  wire             _id_stall_fpu_T_12 = _id_stall_fpu_T_6 | _id_stall_fpu_T_7;	// @[RocketCore.scala:857:72, :858:38, :1115:17]
  wire [7:0]       _id_ctrl_decoder_decoded_T_10 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[3], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_68 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_102 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]      _id_ctrl_decoder_decoded_T_236 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:279:20, pla.scala:78:21, :90:45, :91:29]
  wire             id_bypass_src_1_0 = _ibuf_io_inst_0_bits_inst_rs2 == 5'h0;	// @[RocketCore.scala:279:20, :1129:41]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[Decode.scala:50:77, RocketCore.scala:310:36, :1155:22]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[Decode.scala:50:77, RocketCore.scala:279:20, :311:{54,81}, :1129:41, package.scala:16:47, :73:59]
  wire             id_illegal_insn =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_10,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_18,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_30,
     &_id_ctrl_decoder_decoded_T_32,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24]},
     &_id_ctrl_decoder_decoded_T_40,
     &_id_ctrl_decoder_decoded_T_42,
     &_id_ctrl_decoder_decoded_T_48,
     &_id_ctrl_decoder_decoded_T_52,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_60,
     &_id_ctrl_decoder_decoded_T_64,
     &_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_76,
     &_id_ctrl_decoder_decoded_T_84,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_94,
     &_id_ctrl_decoder_decoded_T_100,
     &_id_ctrl_decoder_decoded_T_102,
     &_id_ctrl_decoder_decoded_T_126,
     &_id_ctrl_decoder_decoded_T_128,
     &_id_ctrl_decoder_decoded_T_132,
     &_id_ctrl_decoder_decoded_T_138,
     &_id_ctrl_decoder_decoded_T_178,
     &_id_ctrl_decoder_decoded_T_184,
     &_id_ctrl_decoder_decoded_T_188,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_204,
     &_id_ctrl_decoder_decoded_T_208,
     &_id_ctrl_decoder_decoded_T_210,
     &_id_ctrl_decoder_decoded_T_212,
     &_id_ctrl_decoder_decoded_T_234,
     &_id_ctrl_decoder_decoded_T_238,
     &_id_ctrl_decoder_decoded_T_242,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_258,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
     &_id_ctrl_decoder_decoded_T_268} == 45'h0 | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_12) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & ~(_csr_io_status_isa[0]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65) & (_csr_io_decode_0_fp_illegal | io_fpu_illegal_rm)
    | (|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]},
         &_id_ctrl_decoder_decoded_T_236,
         &_id_ctrl_decoder_decoded_T_238,
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}}) & ~(_csr_io_status_isa[3]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & _csr_io_decode_0_rocc_illegal | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[Cat.scala:33:92, RocketCore.scala:279:20, :308:19, :310:36, :311:54, :313:54, :323:{34,37,55}, :324:{17,20,38}, :325:{16,48}, :326:{16,19,37}, :327:{30,33,51}, :331:18, :333:{15,49,64,99}, :334:{5,31}, package.scala:73:59, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire             id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_illegal_insn;	// @[RocketCore.scala:279:20, :308:19, :333:99, :353:19, :1081:26]
  wire             _T_29 = ex_reg_valid & ex_ctrl_wxd;	// @[RocketCore.scala:210:20, :215:35, :397:19]
  wire             _T_32 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// @[RocketCore.scala:211:21, :398:{20,36,39}]
  wire             id_bypass_src_1_1 = _T_29 & _fp_data_hazard_ex_T_3;	// @[RocketCore.scala:397:19, :400:{74,82}]
  wire             id_bypass_src_1_2 = _T_32 & _fp_data_hazard_mem_T_3;	// @[RocketCore.scala:398:36, :400:{74,82}]
  wire             do_bypass_1 = id_bypass_src_1_0 | id_bypass_src_1_1 | id_bypass_src_1_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_3;	// @[RocketCore.scala:398:20, :400:{74,82}, :533:48, :1129:41]
  wire             _T_54 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_57) & ~do_bypass_1;	// @[Cat.scala:33:92, RocketCore.scala:533:48, :537:{23,26}, pla.scala:114:39]
  wire             ex_sfence = ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h14 | ex_ctrl_mem_cmd == 5'h15 | ex_ctrl_mem_cmd == 5'h16);	// @[Mux.scala:47:70, RocketCore.scala:210:20, :568:{44,64,96,110,129}, package.scala:16:47]
  wire             mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[RocketCore.scala:232:36, :233:36, :237:36, :577:54]
  wire             mem_npc_misaligned = ~(_csr_io_status_isa[2]) & _mem_npc_T_4[1] & ~mem_reg_sfence;	// @[RocketCore.scala:243:27, :308:19, :327:51, :582:21, :586:{28,66,70,73}]
  wire             _T_69 = mem_reg_valid & mem_reg_flush_pipe;	// @[RocketCore.scala:233:36, :238:36, :601:23]
  wire             _T_74 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[RocketCore.scala:232:36, :236:36, :651:29]
  wire             _T_75 = mem_reg_valid & mem_npc_misaligned;	// @[RocketCore.scala:233:36, :586:70, :652:20]
  wire             mem_xcpt = _T_74 | _T_75 | mem_reg_valid & mem_ldst_xcpt;	// @[RocketCore.scala:233:36, :651:29, :652:20, :653:20, :1081:26]
  wire             ctrl_killm = killm_common | mem_xcpt | fpu_kill_mem;	// @[RocketCore.scala:663:51, :665:68, :667:45, :1081:26]
  wire             id_bypass_src_0_1 = _T_29 & _fp_data_hazard_ex_T_1;	// @[RocketCore.scala:397:19, :400:{74,82}]
  wire             id_bypass_src_0_2 = _T_32 & _fp_data_hazard_mem_T_1;	// @[RocketCore.scala:398:36, :400:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_1;	// @[RocketCore.scala:279:20, :398:20, :400:{74,82}, :533:48, :1129:41]
  always @(posedge clock) begin
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release | take_pc_mem_wb) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_T_14) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[Cat.scala:33:92, RocketCore.scala:124:25, :275:35, :279:20, :308:19, :343:33, :488:19, :493:22, :499:{42,51,66}, :886:104, :967:{28,62,118}, :968:{18,33}, pla.scala:98:74]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// @[CustomCSRs.scala:38:61, RocketCore.scala:125:35, :308:19, :559:51, :577:54, :896:59]
    if (ctrl_killd) begin	// @[RocketCore.scala:886:104]
    end
    else begin	// @[RocketCore.scala:886:104]
      ex_ctrl_fp <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_65;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:114:39]
      ex_ctrl_rocc <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_63;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:114:39]
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_126};	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:98:74, :114:39]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_T_52;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:98:74]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_T_50;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:98:74]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_57;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:114:39]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_55;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:114:39]
      if (id_xcpt) begin	// @[RocketCore.scala:1081:26]
        if (_T_41)	// @[RocketCore.scala:511:28]
          ex_ctrl_sel_alu2 <= 2'h0;	// @[RocketCore.scala:210:20]
        else	// @[RocketCore.scala:511:28]
          ex_ctrl_sel_alu2 <= {1'h0, |_T_37};	// @[RocketCore.scala:210:20, :505:24, :506:{22,29,34}, :508:26]
        if (_T_41 | (|_T_37))	// @[RocketCore.scala:504:24, :506:{22,29,34}, :507:26, :511:{28,52}, :512:26]
          ex_ctrl_sel_alu1 <= 2'h2;	// @[RocketCore.scala:210:20]
        else	// @[RocketCore.scala:504:24, :506:34, :507:26, :511:52, :512:26]
          ex_ctrl_sel_alu1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:210:20]
        ex_ctrl_alu_fn <= 4'h0;	// @[RocketCore.scala:210:20]
      end
      else begin	// @[RocketCore.scala:1081:26]
        ex_ctrl_sel_alu2 <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_18, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_48, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_132, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_144, &_id_ctrl_decoder_decoded_T_158, &_id_ctrl_decoder_decoded_T_178}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_18, &_id_ctrl_decoder_decoded_T_50, &_id_ctrl_decoder_decoded_T_52, &_id_ctrl_decoder_decoded_T_62, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_148, &_id_ctrl_decoder_decoded_T_162}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:210:20, pla.scala:98:74, :114:39]
        ex_ctrl_sel_alu1 <= {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4]}, &_id_ctrl_decoder_decoded_T_52}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_10, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_48, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_84, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_100, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_126, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_132, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_178, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_264, &_id_ctrl_decoder_decoded_T_274}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:210:20, :279:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
        ex_ctrl_alu_fn <= id_ctrl_alu_fn;	// @[Decode.scala:50:77, RocketCore.scala:210:20]
      end
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_50, &_id_ctrl_decoder_decoded_T_62, &_id_ctrl_decoder_decoded_T_66, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_148, &_id_ctrl_decoder_decoded_T_162}, |{&_id_ctrl_decoder_decoded_T_18, &_id_ctrl_decoder_decoded_T_52}, |{&_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_52, &_id_ctrl_decoder_decoded_T_144, &_id_ctrl_decoder_decoded_T_158}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:210:20, :279:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_alu_dw <= id_xcpt | (|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_48, &_id_ctrl_decoder_decoded_T_52, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_68, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_84, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_100, &_id_ctrl_decoder_decoded_T_102, &_id_ctrl_decoder_decoded_T_126, &_id_ctrl_decoder_decoded_T_128, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_198});	// @[Cat.scala:33:92, RocketCore.scala:210:20, :279:20, :494:13, :501:20, :503:22, :1081:26, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_29;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:114:39]
      ex_ctrl_mem_cmd <= id_ctrl_mem_cmd;	// @[Decode.scala:50:77, RocketCore.scala:210:20]
      ex_ctrl_rfs1 <= |{&_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_40, &_id_ctrl_decoder_decoded_T_208, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_212, &_id_ctrl_decoder_decoded_T_234, &_id_ctrl_decoder_decoded_T_238, &_id_ctrl_decoder_decoded_T_242, &_id_ctrl_decoder_decoded_T_260, &_id_ctrl_decoder_decoded_T_268};	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:98:74, :114:39]
      ex_ctrl_rfs2 <= |{&_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_40, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_208, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_212, &_id_ctrl_decoder_decoded_T_242};	// @[Cat.scala:33:92, RocketCore.scala:210:20, :279:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_wfd <= |{&_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_40, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_212, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_236, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_242, &_id_ctrl_decoder_decoded_T_264, &_id_ctrl_decoder_decoded_T_274};	// @[Cat.scala:33:92, RocketCore.scala:210:20, :279:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_div <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_12;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:114:39]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_10;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:114:39]
      if (id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29))	// @[Cat.scala:33:92, RocketCore.scala:310:36, :312:35, pla.scala:114:39]
        ex_ctrl_csr <= 3'h0;	// @[RocketCore.scala:210:20, :1152:24]
      else if (id_csr_ren)	// @[RocketCore.scala:311:54]
        ex_ctrl_csr <= 3'h2;	// @[RocketCore.scala:210:20, :1145:26]
      else	// @[RocketCore.scala:311:54]
        ex_ctrl_csr <= id_ctrl_csr;	// @[Decode.scala:50:77, RocketCore.scala:210:20]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_T_58;	// @[Cat.scala:33:92, RocketCore.scala:210:20, pla.scala:98:74]
      ex_reg_rvc <= id_xcpt & (|_T_37) | _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:216:35, :279:20, :495:16, :501:20, :506:{22,29,34}, :509:20, :1081:26]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_T_58) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[Cat.scala:33:92, RocketCore.scala:219:35, :308:19, :310:36, :311:54, :313:{54,66}, :516:42, package.scala:73:59, pla.scala:98:74]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[RocketCore.scala:211:21, :220:35, :233:36, :845:38, :848:51]
      if (id_ctrl_mem_cmd == 5'h14 | id_ctrl_mem_cmd == 5'h15 | id_ctrl_mem_cmd == 5'h16 | id_ctrl_mem_cmd == 5'h5)	// @[Decode.scala:50:77, Mux.scala:47:70, package.scala:16:47, :73:59]
        ex_reg_mem_size <= {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1};	// @[Cat.scala:33:92, RocketCore.scala:224:28, :279:20, :521:{40,59}]
      else	// @[package.scala:73:59]
        ex_reg_mem_size <= _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[RocketCore.scala:224:28, :279:20, :519:95]
      ex_reg_rs_bypass_0 <= ~id_illegal_insn & do_bypass;	// @[RocketCore.scala:333:99, :404:29, :533:48, :535:27, :542:47, :544:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[RocketCore.scala:404:29, :533:48]
      if (id_illegal_insn) begin	// @[RocketCore.scala:333:99]
        ex_reg_rs_lsb_0 <= inst[1:0];	// @[RocketCore.scala:405:26, :543:21, :545:31]
        ex_reg_rs_msb_0 <= {32'h0, inst[31:2]};	// @[RocketCore.scala:406:26, :537:38, :542:47, :543:21, :546:{24,32}]
      end
      else if ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) & ~do_bypass) begin	// @[Cat.scala:33:92, RocketCore.scala:533:48, :537:{23,26}, pla.scala:114:39]
        ex_reg_rs_lsb_0 <= id_rs_0[1:0];	// @[RocketCore.scala:405:26, :538:37, :765:17, :1129:19, :1134:25, :1137:{31,39}]
        ex_reg_rs_msb_0 <= id_rs_0[63:2];	// @[RocketCore.scala:406:26, :539:38, :765:17, :1129:19, :1134:25, :1137:{31,39}]
      end
      else if (|_ibuf_io_inst_0_bits_inst_rs1) begin	// @[RocketCore.scala:279:20, :1129:41]
        if (id_bypass_src_0_1)	// @[RocketCore.scala:400:74]
          ex_reg_rs_lsb_0 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:405:26]
        else	// @[RocketCore.scala:400:74]
          ex_reg_rs_lsb_0 <= {1'h1, ~id_bypass_src_0_2};	// @[Mux.scala:47:70, RocketCore.scala:400:74, :405:26]
      end
      else	// @[RocketCore.scala:1129:41]
        ex_reg_rs_lsb_0 <= 2'h0;	// @[RocketCore.scala:405:26]
      if (_T_54)	// @[RocketCore.scala:537:23]
        ex_reg_rs_lsb_1 <= id_rs_1[1:0];	// @[RocketCore.scala:405:26, :538:37, :765:17, :1129:19, :1134:25, :1137:{31,39}]
      else if (id_bypass_src_1_0)	// @[RocketCore.scala:1129:41]
        ex_reg_rs_lsb_1 <= 2'h0;	// @[RocketCore.scala:405:26]
      else if (id_bypass_src_1_1)	// @[RocketCore.scala:400:74]
        ex_reg_rs_lsb_1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:405:26]
      else	// @[RocketCore.scala:400:74]
        ex_reg_rs_lsb_1 <= {1'h1, ~id_bypass_src_1_2};	// @[Mux.scala:47:70, RocketCore.scala:400:74, :405:26]
    end
    ex_ctrl_zbk <= ctrl_killd & ex_ctrl_zbk;	// @[RocketCore.scala:210:20, :493:22, :494:13, :886:104]
    ex_ctrl_zkn <= ctrl_killd & ex_ctrl_zkn;	// @[RocketCore.scala:210:20, :493:22, :494:13, :886:104]
    ex_ctrl_zks <= ctrl_killd & ex_ctrl_zks;	// @[RocketCore.scala:210:20, :493:22, :494:13, :886:104]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[RocketCore.scala:210:20, :493:22, :494:13, :886:104]
    if (_T_69 | ~ex_pc_valid) begin	// @[RocketCore.scala:211:21, :559:51, :601:{23,46}, :603:28]
    end
    else begin	// @[RocketCore.scala:211:21, :601:46, :603:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[RocketCore.scala:210:20, :211:21]
      mem_ctrl_fence_i <= _T_73 | ex_ctrl_fence_i;	// @[RocketCore.scala:210:20, :211:21, :604:14, :637:{24,48}, :639:24]
      mem_reg_rvc <= ex_reg_rvc;	// @[RocketCore.scala:216:35, :234:36]
      mem_reg_btb_resp_entry <= ex_reg_btb_resp_entry;	// @[RocketCore.scala:217:35, :235:36]
      mem_reg_btb_resp_bht_history <= ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:217:35, :235:36]
      mem_reg_flush_pipe <= _T_73 | ex_reg_flush_pipe;	// @[RocketCore.scala:219:35, :238:36, :612:24, :637:{24,48}, :640:26]
      mem_reg_cause <= ex_reg_cause;	// @[RocketCore.scala:221:35, :239:36]
      mem_reg_slow_bypass <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// @[RocketCore.scala:224:28, :240:36, :567:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:85:68, RocketCore.scala:210:20, :241:36, :567:40, :608:33, package.scala:16:47]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:86:{32,49,76}, Mux.scala:47:70, RocketCore.scala:210:20, :242:36, :567:40, :609:34, package.scala:16:47]
      mem_reg_pc <= ex_reg_pc;	// @[RocketCore.scala:223:22, :244:23]
      mem_reg_inst <= ex_reg_inst;	// @[RocketCore.scala:226:24, :245:25]
      mem_reg_mem_size <= ex_reg_mem_size;	// @[RocketCore.scala:224:28, :246:29]
      mem_reg_hls_or_dv <= ex_reg_hls;	// @[RocketCore.scala:225:23, :247:30]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[RocketCore.scala:227:28, :248:29]
      mem_scie_pipelined <= ex_scie_pipelined;	// @[RocketCore.scala:229:30, :250:31]
      if (ex_scie_unpipelined | ex_ctrl_zbk | ex_ctrl_zkn | ex_ctrl_zks)	// @[Mux.scala:27:73, RocketCore.scala:210:20, :228:32]
        mem_reg_wdata <= 64'h0;	// @[RocketCore.scala:251:26]
      else	// @[Mux.scala:27:73]
        mem_reg_wdata <= _alu_io_out;	// @[RocketCore.scala:251:26, :418:19]
      mem_br_taken <= _alu_io_cmp_out;	// @[RocketCore.scala:253:25, :418:19]
    end
    if (mem_pc_valid) begin	// @[RocketCore.scala:577:54]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[RocketCore.scala:211:21, :212:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[RocketCore.scala:211:21, :212:20]
      if (_T_74)	// @[RocketCore.scala:651:29]
        wb_reg_cause <= mem_reg_cause;	// @[RocketCore.scala:239:36, :261:35]
      else	// @[RocketCore.scala:651:29]
        wb_reg_cause <= {60'h0, _T_75 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[Mux.scala:47:70, RocketCore.scala:261:35, :645:64, :652:20]
      wb_reg_sfence <= mem_reg_sfence;	// @[RocketCore.scala:243:27, :262:26]
      wb_reg_pc <= mem_reg_pc;	// @[RocketCore.scala:244:23, :263:22]
      wb_reg_mem_size <= mem_reg_mem_size;	// @[RocketCore.scala:246:29, :264:28]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[RocketCore.scala:247:30, :265:29]
      wb_reg_inst <= mem_reg_inst;	// @[RocketCore.scala:245:25, :268:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[RocketCore.scala:248:29, :269:28]
      if (mem_scie_pipelined)	// @[RocketCore.scala:250:31]
        wb_reg_wdata <= 64'h0;	// @[RocketCore.scala:270:25]
      else if (~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd)	// @[RocketCore.scala:211:21, :236:36, :587:27, :678:40]
        wb_reg_wdata <= io_fpu_toint_data;	// @[RocketCore.scala:270:25]
      else if (~mem_reg_xcpt & (mem_ctrl_jalr ^ mem_npc_misaligned))	// @[RocketCore.scala:211:21, :236:36, :586:70, :587:{27,41,59}]
        wb_reg_wdata <= {{24{_mem_br_target_T_10[39]}}, _mem_br_target_T_10};	// @[RocketCore.scala:270:25, :578:41, :587:26]
      else	// @[RocketCore.scala:587:41]
        wb_reg_wdata <= mem_reg_wdata;	// @[RocketCore.scala:251:26, :270:25]
    end
    ex_reg_xcpt_interrupt <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[RocketCore.scala:214:35, :275:35, :279:20, :308:19, :489:20, :491:62]
    ex_reg_valid <= ~ctrl_killd;	// @[RocketCore.scala:215:35, :488:19, :886:104]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[RocketCore.scala:279:20, :308:19, :488:19, :549:41, :886:104]
      ex_reg_btb_resp_entry <= _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:217:35, :279:20]
      ex_reg_btb_resp_bht_history <= _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:217:35, :279:20]
      if (_csr_io_interrupt)	// @[RocketCore.scala:308:19]
        ex_reg_cause <= _csr_io_interrupt_cause;	// @[RocketCore.scala:221:35, :308:19]
      else	// @[RocketCore.scala:308:19]
        ex_reg_cause <= {59'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : 5'h2};	// @[Mux.scala:47:70, RocketCore.scala:221:35, :279:20, :353:19]
      ex_reg_pc <= _ibuf_io_pc;	// @[RocketCore.scala:223:22, :279:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:226:24, :279:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:227:28, :279:20]
    end
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[RocketCore.scala:218:35, :488:19, :490:30, :886:104, :1081:26]
    ex_reg_replay <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:222:26, :275:35, :279:20, :489:{20,54}]
    ex_reg_hls <= ctrl_killd & ex_reg_hls;	// @[RocketCore.scala:225:23, :493:22, :518:16, :886:104]
    ex_scie_unpipelined <= ctrl_killd & ex_scie_unpipelined;	// @[RocketCore.scala:228:32, :493:22, :497:25, :886:104]
    ex_scie_pipelined <= ctrl_killd & ex_scie_pipelined;	// @[RocketCore.scala:229:30, :493:22, :498:23, :886:104]
    mem_reg_xcpt_interrupt <= ~take_pc_mem_wb & ex_reg_xcpt_interrupt;	// @[RocketCore.scala:214:35, :232:36, :275:35, :489:20, :597:45]
    mem_reg_valid <= ~ctrl_killx;	// @[RocketCore.scala:233:36, :565:48, :594:20]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[RocketCore.scala:214:35, :218:35, :236:36, :565:48, :571:28, :594:20, :596:31]
    mem_reg_replay <= ~take_pc_mem_wb & replay_ex;	// @[RocketCore.scala:237:36, :275:35, :489:20, :564:33, :595:37]
    mem_reg_sfence <= ~_T_69 & (ex_pc_valid ? ex_sfence : mem_reg_sfence);	// @[RocketCore.scala:243:27, :559:51, :568:44, :601:{23,46}, :602:20, :603:28, :610:20]
    if (_T_69 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc | ex_sfence))) begin	// @[RocketCore.scala:210:20, :252:24, :559:51, :568:44, :601:{23,46}, :603:28, :633:{56,71}, :635:19]
    end
    else	// @[RocketCore.scala:252:24, :601:46, :603:28]
      mem_reg_rs2 <= _GEN_7[ex_ctrl_rocc ? 2'h3 : ex_reg_mem_size];	// @[AMOALU.scala:27:{13,19}, RocketCore.scala:210:20, :224:28, :252:24, :634:21]
    wb_reg_valid <= ~ctrl_killm;	// @[RocketCore.scala:257:35, :667:45, :670:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[RocketCore.scala:258:35, :671:34, :672:27, :726:53, :1081:26]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay | fpu_kill_mem) & ~take_pc_wb;	// @[RocketCore.scala:237:36, :259:35, :662:55, :663:51, :664:55, :671:{31,34}, :726:53]
    wb_reg_flush_pipe <= ~ctrl_killm & mem_reg_flush_pipe;	// @[RocketCore.scala:238:36, :260:35, :667:45, :670:19, :673:36]
    if (mem_pc_valid & (mem_ctrl_rocc | mem_reg_sfence))	// @[RocketCore.scala:211:21, :243:27, :271:23, :577:54, :674:23, :679:{25,44}, :680:18]
      wb_reg_rs2 <= mem_reg_rs2;	// @[RocketCore.scala:252:24, :271:23]
    if (~ctrl_killd & _T_54)	// @[RocketCore.scala:406:26, :488:19, :493:22, :537:{23,38}, :539:26, :886:104]
      ex_reg_rs_msb_1 <= id_rs_1[63:2];	// @[RocketCore.scala:406:26, :539:38, :765:17, :1129:19, :1134:25, :1137:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & _div_io_req_valid_T;	// @[Decoupled.scala:51:35, RocketCore.scala:474:19, :475:36, :666:41]
    dcache_blocked_blocked <= ~io_dmem_req_ready & ~io_dmem_perf_grant & (dcache_blocked_blocked | _io_dmem_req_valid_output | io_dmem_s2_nack);	// @[RocketCore.scala:561:45, :866:22, :867:{63,83,116}, :941:41]
    rocc_blocked <= ~wb_xcpt & ~io_rocc_cmd_ready & (_io_rocc_cmd_valid_output | rocc_blocked);	// @[RocketCore.scala:724:56, :756:48, :870:25, :871:{50,72}, :959:53, :1081:26]
    io_imem_progress_REG <= wb_reg_valid & ~replay_wb_common;	// @[RocketCore.scala:257:35, :723:42, :899:{30,44,47}]
    if (ex_reg_rs_bypass_0)	// @[RocketCore.scala:404:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_5;	// @[RocketCore.scala:1002:46, package.scala:33:76]
    else	// @[RocketCore.scala:404:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:1002:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1002:{38,46}]
    if (ex_reg_rs_bypass_1)	// @[RocketCore.scala:404:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_12;	// @[RocketCore.scala:1004:46, package.scala:33:76]
    else	// @[RocketCore.scala:404:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:1004:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1004:{38,46}]
    if (reset) begin
      id_reg_fence <= 1'h0;	// @[RocketCore.scala:300:29]
      _r <= 32'h0;	// @[RocketCore.scala:1108:29]
      _id_stall_fpu_r <= 32'h0;	// @[RocketCore.scala:1108:29]
    end
    else begin
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_T_14) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[Cat.scala:33:92, RocketCore.scala:279:20, :300:29, :340:29, :344:{37,52}, :345:38, :346:{23,38}, :488:19, :493:22, :500:{26,41}, :886:104, pla.scala:98:74, :114:39]
      if (ll_wen | _T_156)	// @[RocketCore.scala:738:27, :741:30, :745:14, :748:44, :753:12, :832:28, :1115:17]
        _r <= _T_154 | (_T_156 ? _id_stall_fpu_T_3 : 32'h0);	// @[RocketCore.scala:832:28, :1103:60, :1104:62, :1108:29, :1112:{49,58}]
      else if (ll_wen)	// @[RocketCore.scala:738:27, :741:30, :745:14, :748:44, :753:12]
        _r <= _T_154;	// @[RocketCore.scala:1104:62, :1108:29]
      if (_id_stall_fpu_T_12 | io_fpu_sboard_clr)	// @[RocketCore.scala:1115:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11 & ~(io_fpu_sboard_clr ? 32'h1 << io_fpu_sboard_clra : 32'h0);	// @[RocketCore.scala:1104:{62,64}, :1108:29, :1112:{49,58}]
      else if (_id_stall_fpu_T_12)	// @[RocketCore.scala:1115:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11;	// @[RocketCore.scala:1104:62, :1108:29]
      else	// @[RocketCore.scala:1115:17]
        _id_stall_fpu_r <= {32{_id_stall_fpu_T_6}} & _id_stall_fpu_T_4 | _id_stall_fpu_r;	// @[RocketCore.scala:857:72, :1108:29, :1112:49, :1116:{18,23}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[RocketCore.scala:722:53, :757:25, :997:{37,40}]
    wire         _T_166 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[RocketCore.scala:212:20, :1043:27]
    wire         _T_170 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[RocketCore.scala:212:20, :1045:27]
    always @(posedge clock) begin	// @[RocketCore.scala:792:11]
      if (~reset & ~(~(wb_reg_xcpt & _csr_io_htval_htval_valid_imem_T) | io_imem_gpa_valid)) begin	// @[RocketCore.scala:258:35, :790:40, :792:{11,12,30}, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[RocketCore.scala:792:11]
          $error("Assertion failed\n    at RocketCore.scala:792 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[RocketCore.scala:792:11]
        if (`STOP_COND_)	// @[RocketCore.scala:792:11]
          $fatal;	// @[RocketCore.scala:792:11]
      end
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[RocketCore.scala:308:19, :1037:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time[31:0], _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, {{24{_csr_io_trace_0_iaddr[39]}}, _csr_io_trace_0_iaddr}, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? coreMonitorBundle_wrdata : 64'h0, coreMonitorBundle_wrenx, _T_166 ? wb_reg_inst[19:15] : 5'h0, _T_166 ? coreMonitorBundle_rd0val_REG_1 : 64'h0, _T_170 ? wb_reg_inst[24:20] : 5'h0, _T_170 ? coreMonitorBundle_rd1val_REG_1 : 64'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[Bitwise.scala:77:12, Cat.scala:33:92, RocketCore.scala:212:20, :268:24, :308:19, :394:29, :760:21, :778:29, :995:{52,55}, :997:37, :1001:42, :1002:38, :1003:42, :1004:38, :1037:13, :1040:{13,26}, :1041:13, :1043:{13,27}, :1044:13, :1045:{13,27}, :1046:13, package.scala:124:38]
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        id_reg_pause = _RANDOM_0[2];	// @[RocketCore.scala:124:25]
        imem_might_request_reg = _RANDOM_0[3];	// @[RocketCore.scala:124:25, :125:35]
        ex_ctrl_fp = _RANDOM_0[5];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_rocc = _RANDOM_0[6];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_branch = _RANDOM_0[7];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_jal = _RANDOM_0[8];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_jalr = _RANDOM_0[9];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_rxs2 = _RANDOM_0[10];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_rxs1 = _RANDOM_0[11];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_zbk = _RANDOM_0[13];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_zkn = _RANDOM_0[14];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_zks = _RANDOM_0[15];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_sel_alu2 = _RANDOM_0[17:16];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_sel_alu1 = _RANDOM_0[19:18];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_sel_imm = _RANDOM_0[22:20];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_alu_dw = _RANDOM_0[23];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_alu_fn = _RANDOM_0[27:24];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_mem = _RANDOM_0[28];	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_mem_cmd = {_RANDOM_0[31:29], _RANDOM_1[1:0]};	// @[RocketCore.scala:124:25, :210:20]
        ex_ctrl_rfs1 = _RANDOM_1[2];	// @[RocketCore.scala:210:20]
        ex_ctrl_rfs2 = _RANDOM_1[3];	// @[RocketCore.scala:210:20]
        ex_ctrl_wfd = _RANDOM_1[5];	// @[RocketCore.scala:210:20]
        ex_ctrl_mul = _RANDOM_1[6];	// @[RocketCore.scala:210:20]
        ex_ctrl_div = _RANDOM_1[7];	// @[RocketCore.scala:210:20]
        ex_ctrl_wxd = _RANDOM_1[8];	// @[RocketCore.scala:210:20]
        ex_ctrl_csr = _RANDOM_1[11:9];	// @[RocketCore.scala:210:20]
        ex_ctrl_fence_i = _RANDOM_1[12];	// @[RocketCore.scala:210:20]
        mem_ctrl_fp = _RANDOM_1[17];	// @[RocketCore.scala:210:20, :211:21]
        mem_ctrl_rocc = _RANDOM_1[18];	// @[RocketCore.scala:210:20, :211:21]
        mem_ctrl_branch = _RANDOM_1[19];	// @[RocketCore.scala:210:20, :211:21]
        mem_ctrl_jal = _RANDOM_1[20];	// @[RocketCore.scala:210:20, :211:21]
        mem_ctrl_jalr = _RANDOM_1[21];	// @[RocketCore.scala:210:20, :211:21]
        mem_ctrl_rxs2 = _RANDOM_1[22];	// @[RocketCore.scala:210:20, :211:21]
        mem_ctrl_rxs1 = _RANDOM_1[23];	// @[RocketCore.scala:210:20, :211:21]
        mem_ctrl_mem = _RANDOM_2[8];	// @[RocketCore.scala:211:21]
        mem_ctrl_rfs1 = _RANDOM_2[14];	// @[RocketCore.scala:211:21]
        mem_ctrl_rfs2 = _RANDOM_2[15];	// @[RocketCore.scala:211:21]
        mem_ctrl_wfd = _RANDOM_2[17];	// @[RocketCore.scala:211:21]
        mem_ctrl_mul = _RANDOM_2[18];	// @[RocketCore.scala:211:21]
        mem_ctrl_div = _RANDOM_2[19];	// @[RocketCore.scala:211:21]
        mem_ctrl_wxd = _RANDOM_2[20];	// @[RocketCore.scala:211:21]
        mem_ctrl_csr = _RANDOM_2[23:21];	// @[RocketCore.scala:211:21]
        mem_ctrl_fence_i = _RANDOM_2[24];	// @[RocketCore.scala:211:21]
        wb_ctrl_rocc = _RANDOM_2[30];	// @[RocketCore.scala:211:21, :212:20]
        wb_ctrl_rxs2 = _RANDOM_3[2];	// @[RocketCore.scala:212:20]
        wb_ctrl_rxs1 = _RANDOM_3[3];	// @[RocketCore.scala:212:20]
        wb_ctrl_mem = _RANDOM_3[20];	// @[RocketCore.scala:212:20]
        wb_ctrl_rfs1 = _RANDOM_3[26];	// @[RocketCore.scala:212:20]
        wb_ctrl_rfs2 = _RANDOM_3[27];	// @[RocketCore.scala:212:20]
        wb_ctrl_wfd = _RANDOM_3[29];	// @[RocketCore.scala:212:20]
        wb_ctrl_div = _RANDOM_3[31];	// @[RocketCore.scala:212:20]
        wb_ctrl_wxd = _RANDOM_4[0];	// @[RocketCore.scala:212:20]
        wb_ctrl_csr = _RANDOM_4[3:1];	// @[RocketCore.scala:212:20]
        wb_ctrl_fence_i = _RANDOM_4[4];	// @[RocketCore.scala:212:20]
        ex_reg_xcpt_interrupt = _RANDOM_4[8];	// @[RocketCore.scala:212:20, :214:35]
        ex_reg_valid = _RANDOM_4[9];	// @[RocketCore.scala:212:20, :215:35]
        ex_reg_rvc = _RANDOM_4[10];	// @[RocketCore.scala:212:20, :216:35]
        ex_reg_btb_resp_entry = _RANDOM_5[28:24];	// @[RocketCore.scala:217:35]
        ex_reg_btb_resp_bht_history = {_RANDOM_5[31:29], _RANDOM_6[4:0]};	// @[RocketCore.scala:217:35]
        ex_reg_xcpt = _RANDOM_6[6];	// @[RocketCore.scala:217:35, :218:35]
        ex_reg_flush_pipe = _RANDOM_6[7];	// @[RocketCore.scala:217:35, :219:35]
        ex_reg_load_use = _RANDOM_6[8];	// @[RocketCore.scala:217:35, :220:35]
        ex_reg_cause = {_RANDOM_6[31:9], _RANDOM_7, _RANDOM_8[8:0]};	// @[RocketCore.scala:217:35, :221:35]
        ex_reg_replay = _RANDOM_8[9];	// @[RocketCore.scala:221:35, :222:26]
        ex_reg_pc = {_RANDOM_8[31:10], _RANDOM_9[17:0]};	// @[RocketCore.scala:221:35, :223:22]
        ex_reg_mem_size = _RANDOM_9[19:18];	// @[RocketCore.scala:223:22, :224:28]
        ex_reg_hls = _RANDOM_9[20];	// @[RocketCore.scala:223:22, :225:23]
        ex_reg_inst = {_RANDOM_9[31:21], _RANDOM_10[20:0]};	// @[RocketCore.scala:223:22, :226:24]
        ex_reg_raw_inst = {_RANDOM_10[31:21], _RANDOM_11[20:0]};	// @[RocketCore.scala:226:24, :227:28]
        ex_scie_unpipelined = _RANDOM_11[21];	// @[RocketCore.scala:227:28, :228:32]
        ex_scie_pipelined = _RANDOM_11[22];	// @[RocketCore.scala:227:28, :229:30]
        mem_reg_xcpt_interrupt = _RANDOM_11[24];	// @[RocketCore.scala:227:28, :232:36]
        mem_reg_valid = _RANDOM_11[25];	// @[RocketCore.scala:227:28, :233:36]
        mem_reg_rvc = _RANDOM_11[26];	// @[RocketCore.scala:227:28, :234:36]
        mem_reg_btb_resp_entry = _RANDOM_13[12:8];	// @[RocketCore.scala:235:36]
        mem_reg_btb_resp_bht_history = _RANDOM_13[20:13];	// @[RocketCore.scala:235:36]
        mem_reg_xcpt = _RANDOM_13[22];	// @[RocketCore.scala:235:36, :236:36]
        mem_reg_replay = _RANDOM_13[23];	// @[RocketCore.scala:235:36, :237:36]
        mem_reg_flush_pipe = _RANDOM_13[24];	// @[RocketCore.scala:235:36, :238:36]
        mem_reg_cause = {_RANDOM_13[31:25], _RANDOM_14, _RANDOM_15[24:0]};	// @[RocketCore.scala:235:36, :239:36]
        mem_reg_slow_bypass = _RANDOM_15[25];	// @[RocketCore.scala:239:36, :240:36]
        mem_reg_load = _RANDOM_15[26];	// @[RocketCore.scala:239:36, :241:36]
        mem_reg_store = _RANDOM_15[27];	// @[RocketCore.scala:239:36, :242:36]
        mem_reg_sfence = _RANDOM_15[28];	// @[RocketCore.scala:239:36, :243:27]
        mem_reg_pc = {_RANDOM_15[31:29], _RANDOM_16, _RANDOM_17[4:0]};	// @[RocketCore.scala:239:36, :244:23]
        mem_reg_inst = {_RANDOM_17[31:5], _RANDOM_18[4:0]};	// @[RocketCore.scala:244:23, :245:25]
        mem_reg_mem_size = _RANDOM_18[6:5];	// @[RocketCore.scala:245:25, :246:29]
        mem_reg_hls_or_dv = _RANDOM_18[7];	// @[RocketCore.scala:245:25, :247:30]
        mem_reg_raw_inst = {_RANDOM_18[31:8], _RANDOM_19[7:0]};	// @[RocketCore.scala:245:25, :248:29]
        mem_scie_pipelined = _RANDOM_19[9];	// @[RocketCore.scala:248:29, :250:31]
        mem_reg_wdata = {_RANDOM_19[31:10], _RANDOM_20, _RANDOM_21[9:0]};	// @[RocketCore.scala:248:29, :251:26]
        mem_reg_rs2 = {_RANDOM_21[31:10], _RANDOM_22, _RANDOM_23[9:0]};	// @[RocketCore.scala:251:26, :252:24]
        mem_br_taken = _RANDOM_23[10];	// @[RocketCore.scala:252:24, :253:25]
        wb_reg_valid = _RANDOM_23[12];	// @[RocketCore.scala:252:24, :257:35]
        wb_reg_xcpt = _RANDOM_23[13];	// @[RocketCore.scala:252:24, :258:35]
        wb_reg_replay = _RANDOM_23[14];	// @[RocketCore.scala:252:24, :259:35]
        wb_reg_flush_pipe = _RANDOM_23[15];	// @[RocketCore.scala:252:24, :260:35]
        wb_reg_cause = {_RANDOM_23[31:16], _RANDOM_24, _RANDOM_25[15:0]};	// @[RocketCore.scala:252:24, :261:35]
        wb_reg_sfence = _RANDOM_25[16];	// @[RocketCore.scala:261:35, :262:26]
        wb_reg_pc = {_RANDOM_25[31:17], _RANDOM_26[24:0]};	// @[RocketCore.scala:261:35, :263:22]
        wb_reg_mem_size = _RANDOM_26[26:25];	// @[RocketCore.scala:263:22, :264:28]
        wb_reg_hls_or_dv = _RANDOM_26[27];	// @[RocketCore.scala:263:22, :265:29]
        wb_reg_inst = {_RANDOM_26[31:30], _RANDOM_27[29:0]};	// @[RocketCore.scala:263:22, :268:24]
        wb_reg_raw_inst = {_RANDOM_27[31:30], _RANDOM_28[29:0]};	// @[RocketCore.scala:268:24, :269:28]
        wb_reg_wdata = {_RANDOM_28[31:30], _RANDOM_29, _RANDOM_30[29:0]};	// @[RocketCore.scala:269:28, :270:25]
        wb_reg_rs2 = {_RANDOM_30[31:30], _RANDOM_31, _RANDOM_32[29:0]};	// @[RocketCore.scala:270:25, :271:23]
        id_reg_fence = _RANDOM_32[31];	// @[RocketCore.scala:271:23, :300:29]
        ex_reg_rs_bypass_0 = _RANDOM_33[0];	// @[RocketCore.scala:404:29]
        ex_reg_rs_bypass_1 = _RANDOM_33[1];	// @[RocketCore.scala:404:29]
        ex_reg_rs_lsb_0 = _RANDOM_33[3:2];	// @[RocketCore.scala:404:29, :405:26]
        ex_reg_rs_lsb_1 = _RANDOM_33[5:4];	// @[RocketCore.scala:404:29, :405:26]
        ex_reg_rs_msb_0 = {_RANDOM_33[31:6], _RANDOM_34, _RANDOM_35[3:0]};	// @[RocketCore.scala:404:29, :406:26]
        ex_reg_rs_msb_1 = {_RANDOM_35[31:4], _RANDOM_36, _RANDOM_37[1:0]};	// @[RocketCore.scala:406:26]
        div_io_kill_REG = _RANDOM_37[2];	// @[RocketCore.scala:406:26, :666:41]
        _r = {_RANDOM_37[31:3], _RANDOM_38[2:0]};	// @[RocketCore.scala:406:26, :1108:29]
        _id_stall_fpu_r = {_RANDOM_38[31:3], _RANDOM_39[2:0]};	// @[RocketCore.scala:1108:29]
        dcache_blocked_blocked = _RANDOM_39[3];	// @[RocketCore.scala:866:22, :1108:29]
        rocc_blocked = _RANDOM_39[4];	// @[RocketCore.scala:870:25, :1108:29]
        io_imem_progress_REG = _RANDOM_39[5];	// @[RocketCore.scala:899:30, :1108:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM_39[31:7], _RANDOM_40, _RANDOM_41[6:0]};	// @[RocketCore.scala:1002:46, :1108:29]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM_41[31:7], _RANDOM_42, _RANDOM_43[6:0]};	// @[RocketCore.scala:1002:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM_43[31:7], _RANDOM_44, _RANDOM_45[6:0]};	// @[RocketCore.scala:1002:38, :1004:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM_45[31:7], _RANDOM_46, _RANDOM_47[6:0]};	// @[RocketCore.scala:1004:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  IBuf ibuf (	// @[RocketCore.scala:279:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_btb_taken       (io_imem_resp_bits_btb_taken),
    .io_imem_bits_btb_bridx       (io_imem_resp_bits_btb_bridx),
    .io_imem_bits_btb_entry       (io_imem_resp_bits_btb_entry),
    .io_imem_bits_btb_bht_history (io_imem_resp_bits_btb_bht_history),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (take_pc_mem_wb),	// @[RocketCore.scala:275:35]
    .io_inst_0_ready              (~_ctrl_stalld_T_28),	// @[RocketCore.scala:883:22, :909:28]
    .io_imem_ready                (io_imem_resp_ready),
    .io_pc                        (_ibuf_io_pc),
    .io_btb_resp_entry            (_ibuf_io_btb_resp_entry),
    .io_btb_resp_bht_history      (_ibuf_io_btb_resp_bht_history),
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_inst_rs3      (_ibuf_io_inst_0_bits_inst_rs3),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );
  rf_combMem rf_ext (	// @[RocketCore.scala:1122:15]
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// @[RocketCore.scala:279:20, :1123:39]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// @[RocketCore.scala:279:20, :1123:39]
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .W0_addr (~rf_waddr),	// @[RocketCore.scala:759:21, :1123:39]
    .W0_en   (rf_wen & (|rf_waddr)),	// @[RocketCore.scala:758:23, :759:21, :765:17, :1122:15, :1134:{16,25}]
    .W0_clk  (clock),
    .W0_data (coreMonitorBundle_wrdata),	// @[RocketCore.scala:760:21]
    .R0_data (_rf_ext_R0_data),
    .R1_data (_rf_ext_R1_data)
  );
  CSRFile csr (	// @[RocketCore.scala:308:19]
    .clock                      (clock),
    .reset                      (reset),
    .io_ungated_clock           (clock),
    .io_interrupts_debug        (io_interrupts_debug),
    .io_interrupts_mtip         (io_interrupts_mtip),
    .io_interrupts_msip         (io_interrupts_msip),
    .io_interrupts_meip         (io_interrupts_meip),
    .io_interrupts_seip         (io_interrupts_seip),
    .io_hartid                  (io_hartid),
    .io_rw_addr                 (wb_reg_inst[31:20]),	// @[RocketCore.scala:268:24, :807:32]
    .io_rw_cmd                  (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[CSR.scala:168:{9,15}, RocketCore.scala:212:20, :257:35]
    .io_rw_wdata                (wb_reg_wdata),	// @[RocketCore.scala:270:25]
    .io_decode_0_inst           (_ibuf_io_inst_0_bits_inst_bits),	// @[RocketCore.scala:279:20]
    .io_exception               (wb_xcpt),	// @[RocketCore.scala:1081:26]
    .io_retire                  (wb_valid),	// @[RocketCore.scala:756:45]
    .io_cause                   (wb_reg_xcpt ? wb_reg_cause : {59'h0, _T_97 ? 5'hF : _T_99 ? 5'hD : _T_101 ? 5'h17 : _T_103 ? 5'h15 : {2'h0, _T_105 ? 3'h7 : _T_107 ? 3'h5 : {1'h1, _T_109, 1'h0}}}),	// @[Mux.scala:47:70, RocketCore.scala:258:35, :261:35, :696:34, :697:34, :698:34, :699:34, :700:34, :701:34, :702:34, :1144:24, package.scala:16:47]
    .io_pc                      (wb_reg_pc),	// @[RocketCore.scala:263:22]
    .io_tval                    (wb_xcpt & (~wb_reg_xcpt | wb_reg_cause == 64'h3 | wb_reg_cause == 64'h1 | wb_reg_cause == 64'hC | _csr_io_htval_htval_valid_imem_T | wb_reg_cause == 64'h2) ? {wb_reg_wdata[63:39] == 25'h0 | (&(wb_reg_wdata[63:39])) ? wb_reg_wdata[39] : ~(wb_reg_wdata[38]), wb_reg_wdata[38:0]} : 40'h0),	// @[Cat.scala:33:92, RocketCore.scala:258:35, :261:35, :270:25, :782:24, :785:32, :786:{28,46}, :788:21, :1081:26, :1096:17, :1097:{18,21,29,34,46,51,54}, :1098:16, package.scala:16:47]
    .io_gva                     (wb_xcpt & ~wb_reg_xcpt & wb_reg_hls_or_dv),	// @[RocketCore.scala:258:35, :265:29, :782:24, :787:25, :1081:26]
    .io_fcsr_flags_valid        (io_fpu_fcsr_flags_valid),
    .io_fcsr_flags_bits         (io_fpu_fcsr_flags_bits),
    .io_rocc_interrupt          (io_rocc_interrupt),
    .io_inst_0                  ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[Cat.scala:33:92, RocketCore.scala:268:24, :269:28, :773:{50,66,73,91,119}]
    .io_rw_rdata                (_csr_io_rw_rdata),
    .io_decode_0_fp_illegal     (_csr_io_decode_0_fp_illegal),
    .io_decode_0_fp_csr         (_csr_io_decode_0_fp_csr),
    .io_decode_0_rocc_illegal   (_csr_io_decode_0_rocc_illegal),
    .io_decode_0_read_illegal   (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal  (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush    (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal (_csr_io_decode_0_system_illegal),
    .io_csr_stall               (_csr_io_csr_stall),
    .io_eret                    (_csr_io_eret),
    .io_singleStep              (_csr_io_singleStep),
    .io_status_debug            (_csr_io_status_debug),
    .io_status_cease            (io_rocc_cmd_bits_status_cease),
    .io_status_wfi              (_csr_io_status_wfi),
    .io_status_isa              (_csr_io_status_isa),
    .io_status_dprv             (_csr_io_status_dprv),
    .io_status_prv              (_csr_io_status_prv),
    .io_status_gva              (io_rocc_cmd_bits_status_gva),
    .io_status_tsr              (io_rocc_cmd_bits_status_tsr),
    .io_status_tw               (io_rocc_cmd_bits_status_tw),
    .io_status_tvm              (io_rocc_cmd_bits_status_tvm),
    .io_status_mxr              (_csr_io_status_mxr),
    .io_status_sum              (_csr_io_status_sum),
    .io_status_mprv             (io_rocc_cmd_bits_status_mprv),
    .io_status_fs               (io_rocc_cmd_bits_status_fs),
    .io_status_mpp              (io_rocc_cmd_bits_status_mpp),
    .io_status_spp              (io_rocc_cmd_bits_status_spp),
    .io_status_mpie             (io_rocc_cmd_bits_status_mpie),
    .io_status_spie             (io_rocc_cmd_bits_status_spie),
    .io_status_mie              (io_rocc_cmd_bits_status_mie),
    .io_status_sie              (io_rocc_cmd_bits_status_sie),
    .io_ptbr_mode               (io_ptw_ptbr_mode),
    .io_ptbr_ppn                (io_ptw_ptbr_ppn),
    .io_evec                    (_csr_io_evec),
    .io_time                    (_csr_io_time),
    .io_fcsr_rm                 (io_fpu_fcsr_rm),
    .io_interrupt               (_csr_io_interrupt),
    .io_interrupt_cause         (_csr_io_interrupt_cause),
    .io_bp_0_control_action     (_csr_io_bp_0_control_action),
    .io_bp_0_control_chain      (_csr_io_bp_0_control_chain),
    .io_bp_0_control_tmatch     (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_m          (_csr_io_bp_0_control_m),
    .io_bp_0_control_s          (_csr_io_bp_0_control_s),
    .io_bp_0_control_u          (_csr_io_bp_0_control_u),
    .io_bp_0_control_x          (_csr_io_bp_0_control_x),
    .io_bp_0_control_w          (_csr_io_bp_0_control_w),
    .io_bp_0_control_r          (_csr_io_bp_0_control_r),
    .io_bp_0_address            (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l             (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a             (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x             (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w             (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r             (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr              (io_ptw_pmp_0_addr),
    .io_pmp_0_mask              (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l             (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a             (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x             (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w             (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r             (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr              (io_ptw_pmp_1_addr),
    .io_pmp_1_mask              (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l             (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a             (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x             (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w             (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r             (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr              (io_ptw_pmp_2_addr),
    .io_pmp_2_mask              (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l             (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a             (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x             (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w             (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r             (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr              (io_ptw_pmp_3_addr),
    .io_pmp_3_mask              (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l             (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a             (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x             (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w             (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r             (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr              (io_ptw_pmp_4_addr),
    .io_pmp_4_mask              (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l             (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a             (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x             (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w             (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r             (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr              (io_ptw_pmp_5_addr),
    .io_pmp_5_mask              (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l             (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a             (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x             (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w             (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r             (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr              (io_ptw_pmp_6_addr),
    .io_pmp_6_mask              (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l             (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a             (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x             (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w             (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r             (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr              (io_ptw_pmp_7_addr),
    .io_pmp_7_mask              (io_ptw_pmp_7_mask),
    .io_inhibit_cycle           (_csr_io_inhibit_cycle),
    .io_trace_0_valid           (_csr_io_trace_0_valid),
    .io_trace_0_iaddr           (_csr_io_trace_0_iaddr),
    .io_trace_0_insn            (_csr_io_trace_0_insn),
    .io_trace_0_exception       (_csr_io_trace_0_exception),
    .io_customCSRs_0_value      (_csr_io_customCSRs_0_value)
  );
  BreakpointUnit bpu (	// @[RocketCore.scala:353:19]
    .io_status_debug        (_csr_io_status_debug),	// @[RocketCore.scala:308:19]
    .io_status_prv          (_csr_io_status_prv),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_chain  (_csr_io_bp_0_control_chain),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_m      (_csr_io_bp_0_control_m),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_s      (_csr_io_bp_0_control_s),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_u      (_csr_io_bp_0_control_u),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[RocketCore.scala:308:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[RocketCore.scala:308:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[RocketCore.scala:308:19]
    .io_pc                  (_ibuf_io_pc[38:0]),	// @[RocketCore.scala:279:20, :356:13]
    .io_ea                  (mem_reg_wdata[38:0]),	// @[RocketCore.scala:251:26, :357:13]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );
  ALU alu (	// @[RocketCore.scala:418:19]
    .io_dw        (ex_ctrl_alu_dw),	// @[RocketCore.scala:210:20]
    .io_fn        (ex_ctrl_alu_fn),	// @[RocketCore.scala:210:20]
    .io_in2       (_GEN_2[ex_ctrl_sel_alu2]),	// @[Mux.scala:81:{58,61}, RocketCore.scala:210:20]
    .io_in1       (ex_ctrl_sel_alu1 == 2'h2 ? {{24{ex_reg_pc[39]}}, ex_reg_pc} : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 64'h0),	// @[Mux.scala:81:{58,61}, RocketCore.scala:210:20, :223:22, :408:14]
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  MulDiv div (	// @[RocketCore.scala:474:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_valid      (_div_io_req_valid_T),	// @[RocketCore.scala:475:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[RocketCore.scala:210:20]
    .io_req_bits_dw    (ex_ctrl_alu_dw),	// @[RocketCore.scala:210:20]
    .io_req_bits_in1   (ex_rs_0),	// @[RocketCore.scala:408:14]
    .io_req_bits_in2   (ex_rs_1),	// @[RocketCore.scala:408:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[RocketCore.scala:226:24, :392:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[RocketCore.scala:665:68, :666:{31,41}]
    .io_resp_ready     (_GEN),	// @[RocketCore.scala:735:21, :741:30, :742:25, :748:44, :749:23]
    .io_req_ready      (_div_io_req_ready),
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  PlusArgTimeout PlusArgTimeout (	// @[PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time[31:0])	// @[PlusArg.scala:89:82, RocketCore.scala:308:19]
  );
  assign io_imem_might_request = imem_might_request_reg;	// @[RocketCore.scala:125:35]
  assign io_imem_req_valid = take_pc_mem_wb;	// @[RocketCore.scala:275:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : replay_wb ? wb_reg_pc : _mem_npc_T_5;	// @[RocketCore.scala:263:22, :308:19, :582:129, :725:36, :891:{8,17}, :892:8, :1081:26]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[RocketCore.scala:671:34, :726:53]
  assign io_imem_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:900:40]
  assign io_imem_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:264:28, :901:45]
  assign io_imem_sfence_bits_rs2 = wb_reg_mem_size[1];	// @[RocketCore.scala:264:28, :902:45]
  assign io_imem_sfence_bits_addr = wb_reg_wdata[38:0];	// @[RocketCore.scala:270:25, :903:28]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & mem_wrong_npc & (~mem_cfi | _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal);	// @[RocketCore.scala:211:21, :233:36, :579:25, :584:8, :588:50, :671:34, :726:53, :911:{77,81,90}]
  assign io_imem_btb_update_bits_prediction_entry = mem_reg_btb_resp_entry;	// @[RocketCore.scala:235:36]
  assign io_imem_btb_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:920:{33,66}]
  assign io_imem_btb_update_bits_isValid = mem_cfi;	// @[RocketCore.scala:588:50]
  assign io_imem_btb_update_bits_br_pc = _io_imem_btb_update_bits_br_pc_output;	// @[RocketCore.scala:919:69]
  assign io_imem_btb_update_bits_cfiType = _io_imem_btb_update_bits_cfiType_T_9 & mem_reg_inst[7] ? 2'h2 : mem_ctrl_jalr & {mem_reg_inst[19:18], mem_reg_inst[16:15]} == 4'h1 ? 2'h3 : {1'h0, _io_imem_btb_update_bits_cfiType_T_9};	// @[Mux.scala:47:70, RocketCore.scala:211:21, :245:25, :393:31, :914:{8,23,41,53}, :915:{8,23,64}]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[RocketCore.scala:233:36, :671:34, :726:53, :923:45]
  assign io_imem_bht_update_bits_prediction_history = mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:235:36]
  assign io_imem_bht_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:920:{33,66}]
  assign io_imem_bht_update_bits_branch = mem_ctrl_branch;	// @[RocketCore.scala:211:21]
  assign io_imem_bht_update_bits_taken = mem_br_taken;	// @[RocketCore.scala:253:25]
  assign io_imem_bht_update_bits_mispredict = mem_wrong_npc;	// @[RocketCore.scala:584:8]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[RocketCore.scala:212:20, :257:35, :894:{59,62}]
  assign io_imem_progress = io_imem_progress_REG;	// @[RocketCore.scala:899:30]
  assign io_dmem_req_valid = _io_dmem_req_valid_output;	// @[RocketCore.scala:941:41]
  assign io_dmem_req_bits_addr = {ex_rs_0[63:39] == 25'h0 | (&(ex_rs_0[63:39])) ? _alu_io_adder_out[39] : ~(_alu_io_adder_out[38]), _alu_io_adder_out[38:0]};	// @[Cat.scala:33:92, RocketCore.scala:408:14, :418:19, :1096:17, :1097:{18,21,29,34,46,51,54}, :1098:16]
  assign io_dmem_req_bits_tag = {2'h0, ex_reg_inst[11:7], ex_ctrl_fp};	// @[RocketCore.scala:210:20, :226:24, :392:29, :944:25]
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// @[RocketCore.scala:210:20]
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// @[RocketCore.scala:224:28]
  assign io_dmem_req_bits_signed = ~(ex_reg_hls ? ex_reg_inst[20] : ex_reg_inst[14]);	// @[RocketCore.scala:225:23, :226:24, :947:{30,34,75}, :1148:39]
  assign io_dmem_req_bits_dprv = ex_reg_hls ? 2'h0 : _csr_io_status_dprv;	// @[RocketCore.scala:225:23, :308:19, :951:31]
  assign io_dmem_req_bits_dv = ex_reg_hls;	// @[RocketCore.scala:225:23]
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt | fpu_kill_mem;	// @[RocketCore.scala:663:51, :665:68, :954:52, :1081:26]
  assign io_dmem_s1_data_data = mem_ctrl_fp ? io_fpu_store_data : mem_reg_rs2;	// @[RocketCore.scala:211:21, :252:24, :953:63]
  assign io_ptw_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:900:40]
  assign io_ptw_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:264:28, :901:45]
  assign io_ptw_sfence_bits_rs2 = wb_reg_mem_size[1];	// @[RocketCore.scala:264:28, :902:45]
  assign io_ptw_sfence_bits_addr = wb_reg_wdata[38:0];	// @[RocketCore.scala:270:25, :903:28]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[RocketCore.scala:308:19]
  assign io_ptw_status_prv = _csr_io_status_prv;	// @[RocketCore.scala:308:19]
  assign io_ptw_status_mxr = _csr_io_status_mxr;	// @[RocketCore.scala:308:19]
  assign io_ptw_status_sum = _csr_io_status_sum;	// @[RocketCore.scala:308:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[RocketCore.scala:308:19]
  assign io_fpu_inst = _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:279:20]
  assign io_fpu_fromint_data = ex_rs_0;	// @[RocketCore.scala:408:14]
  assign io_fpu_dmem_resp_val = dmem_resp_valid & io_dmem_resp_bits_tag[0];	// @[RocketCore.scala:729:45, :732:44, :935:43]
  assign io_fpu_dmem_resp_type = {1'h0, io_dmem_resp_bits_size};	// @[RocketCore.scala:937:25]
  assign io_fpu_dmem_resp_tag = io_dmem_resp_bits_tag[5:1];	// @[RocketCore.scala:731:46]
  assign io_fpu_dmem_resp_data = io_dmem_resp_bits_data_word_bypass;
  assign io_fpu_valid = ~ctrl_killd & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65);	// @[Cat.scala:33:92, RocketCore.scala:488:19, :886:104, :930:31, pla.scala:114:39]
  assign io_fpu_killx = ctrl_killx;	// @[RocketCore.scala:565:48]
  assign io_fpu_killm = killm_common;	// @[RocketCore.scala:665:68]
  assign io_rocc_cmd_valid = _io_rocc_cmd_valid_output;	// @[RocketCore.scala:959:53]
  assign io_rocc_cmd_bits_inst_funct = wb_reg_inst[31:25];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_inst_rs2 = wb_reg_inst[24:20];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_inst_rs1 = wb_reg_inst[19:15];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_inst_xd = wb_reg_inst[14];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_inst_xs1 = wb_reg_inst[13];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_inst_xs2 = wb_reg_inst[12];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_inst_rd = wb_reg_inst[11:7];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_inst_opcode = wb_reg_inst[6:0];	// @[RocketCore.scala:268:24, :962:48]
  assign io_rocc_cmd_bits_rs1 = wb_reg_wdata;	// @[RocketCore.scala:270:25]
  assign io_rocc_cmd_bits_rs2 = wb_reg_rs2;	// @[RocketCore.scala:271:23]
  assign io_rocc_cmd_bits_status_debug = _csr_io_status_debug;	// @[RocketCore.scala:308:19]
  assign io_rocc_cmd_bits_status_wfi = _csr_io_status_wfi;	// @[RocketCore.scala:308:19]
  assign io_rocc_cmd_bits_status_isa = _csr_io_status_isa;	// @[RocketCore.scala:308:19]
  assign io_rocc_cmd_bits_status_dprv = _csr_io_status_dprv;	// @[RocketCore.scala:308:19]
  assign io_rocc_cmd_bits_status_prv = _csr_io_status_prv;	// @[RocketCore.scala:308:19]
  assign io_rocc_cmd_bits_status_mxr = _csr_io_status_mxr;	// @[RocketCore.scala:308:19]
  assign io_rocc_cmd_bits_status_sum = _csr_io_status_sum;	// @[RocketCore.scala:308:19]
  assign io_rocc_resp_ready = _io_rocc_resp_ready_output;	// @[RocketCore.scala:740:24, :748:44, :751:26]
  assign io_wfi = _csr_io_status_wfi;	// @[RocketCore.scala:308:19]
endmodule

