<!DOCTYPE html>
<html><head lang="en">
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge"><title>rezvan | Digital Design: Part 9 - Testing</title><link rel="icon" type="image/png" href="/icon.png" /><meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description"
        content="When creating digital circuits, there are a lot of things that can go wrong.
When designing the circuit, it may happen that the designers have implemented a bug into the circuit.
We call these design bugs. On the other hand, when physically making the chip, it may happen that we get permanent (implementation) fault, or other (transient) faults.
In the first case we need to perform verification, in the latter case, it&rsquo;s testing and fault tolerance." />
    <meta property="og:image" content="https://raw.githubusercontent.com/rezaarezvan/rezvan.xyz/main/images/icon.png" />
    <meta property="og:title" content="Digital Design: Part 9 - Testing" />
<meta property="og:description" content="When creating digital circuits, there are a lot of things that can go wrong.
When designing the circuit, it may happen that the designers have implemented a bug into the circuit.
We call these design bugs. On the other hand, when physically making the chip, it may happen that we get permanent (implementation) fault, or other (transient) faults.
In the first case we need to perform verification, in the latter case, it&rsquo;s testing and fault tolerance." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://rezvan.xyz/school/Digital_design_9/" /><meta property="article:section" content="school" />
<meta property="article:published_time" content="2023-03-05T00:00:00+00:00" />
<meta property="article:modified_time" content="2023-03-05T00:00:00+00:00" />

<meta name="twitter:card" content="summary"/><meta name="twitter:title" content="Digital Design: Part 9 - Testing"/>
<meta name="twitter:description" content="When creating digital circuits, there are a lot of things that can go wrong.
When designing the circuit, it may happen that the designers have implemented a bug into the circuit.
We call these design bugs. On the other hand, when physically making the chip, it may happen that we get permanent (implementation) fault, or other (transient) faults.
In the first case we need to perform verification, in the latter case, it&rsquo;s testing and fault tolerance."/>
<script src="https://cdn.jsdelivr.net/npm/feather-icons/dist/feather.min.js"></script>
    <link href="https://fonts.googleapis.com/css2?family=IBM+Plex+Mono:ital,wght@1,500&display=swap" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Fira+Sans&display=swap" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css?family=Roboto+Mono" rel="stylesheet">

    
    <link rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz/css/main.55ceafd1ab15172b8770201b55c83270fac8611fcdae31fccb3a7fd94ac6da6e.css" />
    <link id="darkModeStyle" rel="stylesheet" type="text/css" href="https://rezvan.xyz/css/dark.b95ac7b1169ab6755ef14c75e8e49c983d2d56c40ee0c3d69d357d42339b5e31.css"  disabled />
    

    
    
    <script type="text/javascript"
        src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
        </script>

    
    <script type="text/x-mathjax-config">
		MathJax.Hub.Config({
			tex2jax: {
				inlineMath: [['$','$'], ['\\(','\\)']],
				displayMath: [['$$','$$'], ['\[','\]']],
				processEscapes: true,
				processEnvironments: true,
				skipTags: ['script', 'noscript', 'style', 'textarea', 'pre'],
				TeX: { equationNumbers: { autoNumber: "AMS" },
						 extensions: ["AMSmath.js", "AMSsymbols.js"] }
			}
		});
		</script>
    

    
    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/contrib/auto-render.min.js"
        onload="renderMathInElement(document.body);"></script>

    
    <script>
        document.addEventListener("DOMContentLoaded", function () {
            renderMathInElement(document.body, {
                delimiters: [
                    {left: "$$", right: "$$", display: true},
                    {left: "$", right: "$", display: false}
                ]
            });
        });
    </script>
    

    
</head>
<body>
    <div class="content"><header>
    <div class="main">
        <a href="https://rezvan.xyz/">rezvan</a>
    </div>
    <nav id="site-navbar">
        
        <a href="/">home</a>
        
        <a href="/about">about</a>
        
        <a href="/principles">principles</a>
        
        <a href="/contact">contact</a>
        
        <a href="/cv">cv</a>
        
        <a href="/school">school</a>
        
        <a href="/tags">tags</a>
        
        | <span id="dark-mode-toggle" onclick="toggleTheme()"></span>
        <script src="https://rezvan.xyz/js/themetoggle.js"></script>
        
    </nav>
</header>

<main>
    <article>
        <div class="title">
            <h1 class="title">Digital Design: Part 9 - Testing</h1>
            <div class="meta">Posted on Mar 5, 2023</div>
        </div>
        

        <section class="body">
            <p>When creating digital circuits, there are a lot of things that can go wrong.</p>
<p>When designing the circuit, it may happen that the designers have implemented a <em>bug</em> into the circuit.</p>
<p>We call these <em>design bugs</em>. On the other hand, when physically making the chip, it may happen that we
get permanent (implementation) fault, or other (transient) faults.</p>
<p>In the first case we need to perform verification, in the latter case, it&rsquo;s testing and fault tolerance.</p>
<h3 id="verification-vs-testing">Verification vs Testing</h3>
<p>Verification is the task of ensuring that a design meets its specification</p>
<ul>
<li>Looking for design mistakes</li>
</ul>
<p>Testing is performed to ensure that a particular instantiation of a design functions properly</p>
<ul>
<li>Looking for implementation faults</li>
</ul>
<h3 id="verification">Verification</h3>
<p>The verification should cover:</p>
<ul>
<li>
<p>The set of test patterns (test suit) written to verify a design should be complete.</p>
</li>
<li>
<p>Specification coverage</p>
<ul>
<li>All the features of the design have to be specified</li>
</ul>
</li>
<li>
<p>Implementation coverage</p>
<ul>
<li>
<p>Every line of the VHDL code should be checked.</p>
</li>
<li>
<p>Examples:</p>
<ul>
<li>
<p>Every case of a <code>case</code> statement, should be activated.</p>
</li>
<li>
<p>For every state machine in our design, every edge between states should be traversed.</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="faults">Faults</h3>
<p>There are different types of faults:</p>
<ul>
<li>
<p>Transient faults</p>
<ul>
<li>
<p>Faults that happen only once (and it’s VERY unlikely to happen again)</p>
</li>
<li>
<p>Causes:</p>
<ul>
<li>
<p>Electromagnetic Interference:</p>
<ul>
<li>
<p>Neighbors mobile phone</p>
</li>
<li>
<p>Static electricity</p>
</li>
</ul>
</li>
<li>
<p>Various particles hitting the silicon surface:</p>
<ul>
<li>Heavy ions such as iron, $\alpha$-particles, neutrons.</li>
</ul>
</li>
<li>
<p>Internal effects:</p>
<ul>
<li>Crosstalk, metastability, power supply disturbances</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Permanent faults</p>
<ul>
<li>
<p>Faults that are always there</p>
</li>
<li>
<p>Causes:</p>
<ul>
<li>
<p>Design defects</p>
</li>
<li>
<p>Manufacturing defects</p>
</li>
<li>
<p>Transistor aging</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Intermittent faults</p>
<ul>
<li>
<p>Faults that come and go (probably periodically)</p>
</li>
<li>
<p>Causes: Variations</p>
<ul>
<li>
<p><strong>Static</strong>: transistors on a chip may not be exactly the same, although, they were supposed to be</p>
</li>
<li>
<p><strong>Dynamic</strong>: temperature changes</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="defects-and-yield">Defects and Yield</h3>
<p>$$
yield = \frac{\text{number of working chips produced}}{\text{Total number of chips produced}}
$$</p>
<p>$$
cost = \frac{\text{Cost of fabricating and testing a wafer}}{\text{Yield} \cdot\ \text{Number of chip sites on the wafer}}
$$</p>
<p>$$
Y = (1 + \frac{Ad}{\alpha})^{- \alpha} \newline
A = \text{Chip area} \newline
d = \text{Defect density} \newline
\alpha = \text{Fault clustering parameter}
$$</p>
<h3 id="testing">Testing</h3>
<p>When testing, for example, a 64-bit adder, it would take over 500+ years, if we could test an input each ns.</p>
<p>Therefore, a subset of all possible inputs are used when testing.</p>
<p>This subset of inputs is determined, as follows:</p>
<ul>
<li>
<p>Random test vectors</p>
</li>
<li>
<p>Based on the logical function (functional testing)</p>
<ul>
<li>E.g. check boundary conditions which make your circuit operate differently</li>
</ul>
</li>
<li>
<p>Based on the design structure (structural testing)</p>
<ul>
<li>E.g. partition your hardware in smaller blocks (exploit the hierarchy of your hardware design)</li>
</ul>
</li>
<li>
<p>Based on the fault model</p>
<ul>
<li>Group a huge number of things that can go wrong in a much smaller finite  set of fault models</li>
</ul>
</li>
</ul>
<h3 id="fault-models">Fault models</h3>
<p>A fault model is an abstract model of
physical faults that could cause a chip not
to work.</p>
<p>Stuck-at fault model: This model abstracts
all potential faults as resulting in a logical
node of the circuit being either stuck at
logic <code>0</code> or stuck at logic <code>1</code>.</p>
<h3 id="algorithm-for-path-sensitization">Algorithm for “path sensitization”</h3>
<ol>
<li>
<p>Activate: Specify inputs to generate the appropriate (opposite than the fault) value (0 for SA-1, 1 for SA-0) at the site of the fault.</p>
</li>
<li>
<p>Propagate: Select a path from the site of the fault to an output and specify additional signal values to propagate the fault signal along this path to the output (error propagation).</p>
</li>
<li>
<p>Justify: Specify input values to produce the signal values specified in (2) (line justification).</p>
</li>
</ol>
<ul>
<li>
<p>The process is finished when all the assigned values have been
solved by &ldquo;justify&rdquo; and there are no conflicts</p>
</li>
<li>
<p>A conflict has occurred on two different Justifications
require different values assigned to a node.</p>
<ul>
<li>An input value required to activate the fault is different from the input values required to propagate the fault.</li>
</ul>
</li>
<li>
<p>If a conflict arises, we look for another way for justification.</p>
</li>
</ul>

        </section>

        <div class="post-tags">
            
            
            <nav class="nav tags">
                <ul class="tags">
                    
                    <li><a href="/tags/Digital-Design">Digital Design</a></li>
                    
                </ul>
            </nav>
            
            
        </div>
        </article>
</main>
<footer>
    <div style="display:flex"><a class="soc" href="https://github.com/rezaarezvan" rel="me" title="GitHub"><i data-feather="github"></i></a>
        <a class="border"></a><a class="soc" href="https://twitter.com/rzvan__/" rel="me" title="Twitter"><i data-feather="twitter"></i></a>
        <a class="border"></a></div><p class="footer_msg">memento mori</p></footer>


<script>
    feather.replace()
</script></div>
</body>

</html>
