
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116741                       # Number of seconds simulated
sim_ticks                                116740753346                       # Number of ticks simulated
final_tick                               1168086733338                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34169                       # Simulator instruction rate (inst/s)
host_op_rate                                    43034                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3626336                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890608                       # Number of bytes of host memory used
host_seconds                                 32192.48                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1385376080                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       200320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               202112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       201984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            201984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1565                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1579                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1578                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1578                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        15350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      1715939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1731289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        15350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              15350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1730193                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1730193                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1730193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        15350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      1715939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3461482                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                140144963                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23687356                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19406248                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2010733                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9629252                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          9359586                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2425221                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        92270                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    105116391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              127135897                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23687356                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11784807                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              27546374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6025321                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        2978795                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12299222                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1572352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    139638857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.114258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.538631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        112092483     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2220330      1.59%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3774500      2.70%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2195305      1.57%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1719120      1.23%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1517265      1.09%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           929186      0.67%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2324830      1.66%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12865838      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    139638857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.169020                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.907174                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        104454862                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4150581                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          26964940                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         71378                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3997088                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3883037                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           211                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      153277880                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1204                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3997088                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        104981811                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          598801                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2653180                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          26492261                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        915709                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      152236475                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          93394                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        528149                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    214922812                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     708261573                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    708261573                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     171990357                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         42932437                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        34226                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17139                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2666199                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14160837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7226066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        70284                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1642942                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          147234399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        34227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         138180227                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        89562                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21988621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48825077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    139638857                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.989554                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.548816                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     83260455     59.63%     59.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21637688     15.50%     75.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11647778      8.34%     83.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8659602      6.20%     89.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8441812      6.05%     95.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3123394      2.24%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2371879      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       317307      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       178942      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    139638857                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          123004     28.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         164581     37.46%     65.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        151719     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     116628653     84.40%     84.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1870346      1.35%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12463040      9.02%     94.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7201101      5.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      138180227                       # Type of FU issued
system.switch_cpus.iq.rate                   0.985981                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              439304                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    416528171                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    169257481                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    135227278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      138619531                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       282124                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2985030                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       119043                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3997088                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          401183                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         53388                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    147268626                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       767033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14160837                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7226066                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17139                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          43162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1156009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1070296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2226305                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     136027012                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12148191                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2153209                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19349090                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19248842                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7200899                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.970616                       # Inst execution rate
system.switch_cpus.iew.wb_sent              135227341                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             135227278                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          79953773                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         221529931                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.964910                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.360916                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     24004695                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2027663                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    135641769                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.908748                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.716449                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     85787462     63.25%     63.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     24030489     17.72%     80.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9397684      6.93%     87.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4939773      3.64%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4206055      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2023272      1.49%     96.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       951790      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1474296      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2830948      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    135641769                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      123264152                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18282827                       # Number of memory references committed
system.switch_cpus.commit.loads              11175804                       # Number of loads committed
system.switch_cpus.commit.membars               17088                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17884103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110969711                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2830948                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            280079668                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           298536444                       # The number of ROB writes
system.switch_cpus.timesIdled                   23591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  506106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.401450                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.401450                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.713547                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.713547                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        611689695                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       188808750                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       143067283                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          34176                       # number of misc regfile writes
system.l2.replacements                           1579                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           403815                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67115                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.016762                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         45305.584745                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.997368                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     790.509266                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           19234.908621                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.691308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.012062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002914                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.293501                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        31416                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31417                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11042                       # number of Writeback hits
system.l2.Writeback_hits::total                 11042                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         31416                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31417                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        31416                       # number of overall hits
system.l2.overall_hits::total                   31417                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1565                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1579                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1565                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1579                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1565                       # number of overall misses
system.l2.overall_misses::total                  1579                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2661123                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    351499390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       354160513                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2661123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    351499390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        354160513                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2661123                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    351499390                       # number of overall miss cycles
system.l2.overall_miss_latency::total       354160513                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        32981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               32996                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11042                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11042                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        32981                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32996                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        32981                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32996                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.047452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.047854                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.047452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047854                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.047452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047854                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 190080.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 224600.249201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 224294.181761                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 190080.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 224600.249201                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 224294.181761                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 190080.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 224600.249201                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 224294.181761                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1578                       # number of writebacks
system.l2.writebacks::total                      1578                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1565                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1579                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1579                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1845010                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    260314114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    262159124                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1845010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    260314114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    262159124                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1845010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    260314114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    262159124                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.047452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.047854                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.047452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.047854                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.047452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.047854                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 131786.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 166334.897125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 166028.577581                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 131786.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 166334.897125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 166028.577581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 131786.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 166334.897125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 166028.577581                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                460.997284                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012306859                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    461                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2195893.403471                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.997284                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            446                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.024034                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.714744                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.738778                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12299207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12299207                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12299207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12299207                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12299207                       # number of overall hits
system.cpu.icache.overall_hits::total        12299207                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2999511                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2999511                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2999511                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2999511                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2999511                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2999511                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12299222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12299222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12299222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12299222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12299222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12299222                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 199967.400000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 199967.400000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 199967.400000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 199967.400000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 199967.400000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 199967.400000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2841823                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2841823                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2841823                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2841823                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2841823                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2841823                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 189454.866667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 189454.866667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 189454.866667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 189454.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 189454.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 189454.866667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  32981                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                162341813                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  33237                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4884.370220                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.415857                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.584143                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.903968                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.096032                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9061207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9061207                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7072849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7072849                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17117                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17117                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        17088                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16134056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16134056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16134056                       # number of overall hits
system.cpu.dcache.overall_hits::total        16134056                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        84261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84261                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        84261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        84261                       # number of overall misses
system.cpu.dcache.overall_misses::total         84261                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   7124599353                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7124599353                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   7124599353                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7124599353                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   7124599353                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7124599353                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9145468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9145468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16218317                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16218317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16218317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16218317                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009213                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005195                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 84553.937800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84553.937800                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 84553.937800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84553.937800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 84553.937800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84553.937800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11042                       # number of writebacks
system.cpu.dcache.writebacks::total             11042                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        51280                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51280                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        51280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        51280                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51280                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        32981                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32981                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        32981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        32981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32981                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2417715408                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2417715408                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2417715408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2417715408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2417715408                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2417715408                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73306.309936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73306.309936                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 73306.309936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73306.309936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 73306.309936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73306.309936                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
