// Seed: 1467793001
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4 = 1;
  wire id_5;
endmodule
module module_1;
  tri0 id_1;
  id_2 :
  assert property (@(posedge id_2) 1)
  else $display;
  wire id_3, id_4;
  assign id_4 = id_1 ? id_2 : id_4;
  wand id_5;
  module_0(
      id_4, id_4
  );
  assign id_4 = id_5;
  genvar id_6;
  always_comb @(1'd0 or 1, 1'b0 or 1'b0, id_5 or id_3 or 1, 1 or 1'b0 or id_5 or id_1 or 1) begin
    return 1 == 1;
  end
  id_7(
      .id_0(1'b0), .id_1(1), .id_2(~id_6), .id_3(1'b0), .id_4(id_4 < 1 & (id_6)), .id_5(id_4)
  );
endmodule
