# 8-bit Computer
> This repository documents the Ben Eater 8-bit computer schematics and notes on the working principles.

## Acknowledgment
That project is inspired by Ben Eater 8 bit computer video series. All the schematics in this repository are his work. You can find the project video tutorials and schematics on the Ben Eater website: [Ben Eater 8-bit computer](https://eater.net/8bit)
<br>

## Project Specifications
That 8-bit computer consists of the following modules: 
<ul>
<li>Clock Generator</li>
<li> 6 registers: 2 common purpose registers which are A-register and B-register, an Instruction Register (IR), Memory Address Register (MAR), Program counter, and an Output register.</li>
<li> 16-byte Random Access Memory (RAM)</li>
<li> Arithemtic Logic Unit</li>
<li> Control Logic Unit</li>
</ul>

To find my notes on the working principles of the modules, you go can to the [modules](/modules/) section.
<br>

## 8-bit Computer on Breadboards
<div style="text-align:center"><img src="./modules/CPU%20control%20logic/schematics/computer%20on%20breadboard.png" class="full-width"/></div> 
<br>

## 8-bit Computer Schematic
<div style="text-align:center"><img src="./modules/CPU%20control%20logic/schematics/computer%20.png" class="full-width"/></div> 

## Modules Schematics
### &nbsp;&nbsp;&nbsp;&nbsp; Clock Generator
<div style="text-align:center"><img src="./modules/Clock%20module/schematics/clock%20module.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; A Register
<div style="text-align:center"><img src="./modules/Registers/schematics/a-register.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; B Register
<div style="text-align:center"><img src="./modules/Registers/schematics/b-register.png" class="full-width"/></div>

### &nbsp;&nbsp;&nbsp;&nbsp; Instruction Register
<div style="text-align:center"><img src="./modules/Registers/schematics/instruction-register.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; Arithmetic logic unit (ALU)
<div style="text-align:center"><img src="./modules/Arithmetic%20logic%20unit%20(ALU)/schematics/alu.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; Random access memory (RAM) 
<div style="text-align:center"><img src="./modules/Random%20access%20memory%20(RAM)%20module/schematics/ram%20module.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; Memory address register (MAR)
<div style="text-align:center"><img src="./modules/Random%20access%20memory%20(RAM)%20module/schematics/memory%20address%20register.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; Program counter
<div style="text-align:center"><img src="./modules/Program%20counter/schematics/program%20counter.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; Output register
<div style="text-align:center"><img src="./modules/Output%20register/schematics/output%20.png" class="full-width"/></div> 

### &nbsp;&nbsp;&nbsp;&nbsp; CPU control logic
<div style="text-align:center"><img src="./modules/CPU%20control%20logic/schematics/control.png" class="full-width"/></div> 