
---------- Begin Simulation Statistics ----------
final_tick                                67088288500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 365491                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668512                       # Number of bytes of host memory used
host_op_rate                                   399961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   273.60                       # Real time elapsed on the host
host_tick_rate                              245201522                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067088                       # Number of seconds simulated
sim_ticks                                 67088288500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431274                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.341766                       # CPI: cycles per instruction
system.cpu.discardedOps                        376793                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        15876310                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.745287                       # IPC: instructions per cycle
system.cpu.numCycles                        134176577                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954999     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645994     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534325     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431274                       # Class of committed instruction
system.cpu.tickCycles                       118300267                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1129232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2259828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            318                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20271446                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16208793                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53341                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737116                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8735743                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984285                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050563                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434024                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133987                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1046                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35587235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35587235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35590527                       # number of overall hits
system.cpu.dcache.overall_hits::total        35590527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        98862                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          98862                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        98931                       # number of overall misses
system.cpu.dcache.overall_misses::total         98931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4840699500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4840699500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4840699500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4840699500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689458                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002770                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002770                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002772                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48964.207683                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48964.207683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48930.057313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48930.057313                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60314                       # number of writebacks
system.cpu.dcache.writebacks::total             60314                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        72605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        72669                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72669                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3604952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3604952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3606582500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3606582500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49651.573583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49651.573583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49630.275633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49630.275633                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71661                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21395828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21395828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        36010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    534818500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    534818500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431838                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431838                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14851.943904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14851.943904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    405193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    405193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13726.515126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13726.515126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14191407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14191407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4305881000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4305881000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68508.257494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68508.257494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19766                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19766                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3199759500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3199759500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74264.482663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74264.482663                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3292                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3292                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020530                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020530                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           64                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           64                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1630000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1630000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       447000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       447000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 27937.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27937.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           16                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 26937.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26937.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.375885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35841371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             72685                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            493.105469                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.375885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35940318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35940318                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48976180                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17062127                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9719608                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26844615                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26844615                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26844615                       # number of overall hits
system.cpu.icache.overall_hits::total        26844615                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1057915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1057915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1057915                       # number of overall misses
system.cpu.icache.overall_misses::total       1057915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13787395000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13787395000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13787395000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13787395000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27902530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27902530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27902530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27902530                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037915                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13032.611316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13032.611316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13032.611316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13032.611316                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1057567                       # number of writebacks
system.cpu.icache.writebacks::total           1057567                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1057915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1057915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1057915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1057915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12729480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12729480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12729480000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12729480000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12032.611316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12032.611316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12032.611316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12032.611316                       # average overall mshr miss latency
system.cpu.icache.replacements                1057567                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26844615                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26844615                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1057915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1057915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13787395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13787395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27902530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27902530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13032.611316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13032.611316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1057915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1057915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12729480000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12729480000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12032.611316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12032.611316                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           347.867721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27902530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1057915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.375021                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   347.867721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28960445                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28960445                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  67088288500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431274                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1057394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33342                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1090736                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1057394                       # number of overall hits
system.l2.overall_hits::.cpu.data               33342                       # number of overall hits
system.l2.overall_hits::total                 1090736                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39864                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             39343                       # number of overall misses
system.l2.overall_misses::total                 39864                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3128410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3168086500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39676000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3128410500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3168086500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1057915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            72685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1130600                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1057915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           72685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1130600                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.541281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035259                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.541281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035259                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76153.550864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79516.318024                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79472.368553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76153.550864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79516.318024                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79472.368553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6559                       # number of writebacks
system.l2.writebacks::total                      6559                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2734705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2769116500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2734705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2769116500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.541212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.541212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035254                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66175.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69518.150389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69474.547142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66175.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69518.150389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69474.547142                       # average overall mshr miss latency
system.l2.replacements                           7091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60314                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60314                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1057511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1057511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1057511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1057511                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3082139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3082139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79416.104097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79416.104097                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2694039000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2694039000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69416.104097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69416.104097                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1057394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1057394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1057915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1057915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76153.550864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76153.550864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66175.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66175.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     46271500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     46271500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86813.320826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86813.320826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     40666000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40666000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77018.939394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77018.939394                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26275.393818                       # Cycle average of tags in use
system.l2.tags.total_refs                     2258341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.658245                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.328666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       347.512231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25927.552921                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801861                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18106635                       # Number of tag accesses
system.l2.tags.data_accesses                 18106635                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015590794500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              103456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6204                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6559                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39858                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6559                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.14                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.790634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.542606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1640.793517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          362     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.022039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.020982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.195415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     96.97%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      2.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2550912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               419776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     38.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   67085567000                       # Total gap between requests
system.mem_ctrls.avgGap                    1445280.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2517504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       418688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 496062.736791981268                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 37525238.104710333049                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6240850.815563733689                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6559                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13125250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1120592250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 658989553500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25240.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28486.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 100471040.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2517632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2550912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       419776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       419776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39858                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6559                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6559                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       496063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     37527146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         38023209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       496063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       496063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6257068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6257068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6257068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       496063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     37527146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44280277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39856                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6542                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               386417500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1133717500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9695.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28445.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28876                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5480                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   246.592925                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   190.857836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.075615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1295     10.75%     10.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7777     64.58%     75.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          916      7.61%     82.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          372      3.09%     86.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          587      4.87%     90.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          191      1.59%     92.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          535      4.44%     96.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          180      1.49%     98.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          189      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2550784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             418688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               38.021301                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.240851                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43918140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23343045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141764700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17085060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5295738240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14180523840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13820409120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   33522782145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.681582                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35803237250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2240160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29044891250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42061740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22356345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142807140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17064180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5295738240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13868813640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14082901920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   33471743205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.920809                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36487551500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2240160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28360577000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6559                       # Transaction distribution
system.membus.trans_dist::CleanEvict              214                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1048                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86489                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86489                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2970688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2970688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39858                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            81359000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211941500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1087514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1057567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1057915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3173397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       217031                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3390428                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    135390848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8511936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              143902784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7091                       # Total snoops (count)
system.tol2bus.snoopTraffic                    419776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1137691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1135888     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1803      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1137691                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  67088288500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2247795000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1586873498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         109040474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
