[Inputs]
CLOCK
RESET
reg_N
reg_Z
reg_V
reg_C
reg_B
=reg_RI[7:0]=
[Outputs]
inc_PC
load_ac
load_pc
load_REM
load_RDM
load_RI
load_N
load_Z
load_V
load_C
load_B
sel_MUXREM
sel_MUXRDM
mem_write
=sel_ULA[3:0]=
[BiDir]
