library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity BCD_to_SevenSeg is
   port ( BCD_digit    : in  std_logic_vector(3 downto 0);
          SevenSeg_out : out std_logic_vector(6 downto 0)
        );
end BCD_to_SevenSeg;

architecture Behavioral of BCD_to_SevenSeg is
begin
   -- For synthesis stub, output all zeros (or any default value).
   SevenSeg_out <= (others => '0');
end Behavioral;


