// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cmpy_complex_top_fxp_sqrt_20_2_20_2_s (
        ap_clk,
        ap_rst,
        in_val_V_read,
        ap_return,
        ap_ce
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_lv21_100001 = 21'b100000000000000000001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv22_180000 = 22'b110000000000000000000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv22_1 = 22'b1;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv22_340000 = 22'b1101000000000000000000;
parameter    ap_const_lv22_2C0000 = 22'b1011000000000000000000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv22_20000 = 22'b100000000000000000;
parameter    ap_const_lv22_60000 = 22'b1100000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv22_10000 = 22'b10000000000000000;
parameter    ap_const_lv22_30000 = 22'b110000000000000000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv22_8000 = 22'b1000000000000000;
parameter    ap_const_lv22_18000 = 22'b11000000000000000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv22_4000 = 22'b100000000000000;
parameter    ap_const_lv22_C000 = 22'b1100000000000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv22_2000 = 22'b10000000000000;
parameter    ap_const_lv22_6000 = 22'b110000000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv22_1000 = 22'b1000000000000;
parameter    ap_const_lv22_3000 = 22'b11000000000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv22_800 = 22'b100000000000;
parameter    ap_const_lv22_1800 = 22'b1100000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv22_400 = 22'b10000000000;
parameter    ap_const_lv22_C00 = 22'b110000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv22_200 = 22'b1000000000;
parameter    ap_const_lv22_600 = 22'b11000000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv22_100 = 22'b100000000;
parameter    ap_const_lv22_300 = 22'b1100000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv22_80 = 22'b10000000;
parameter    ap_const_lv22_180 = 22'b110000000;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv22_40 = 22'b1000000;
parameter    ap_const_lv22_C0 = 22'b11000000;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv22_20 = 22'b100000;
parameter    ap_const_lv22_60 = 22'b1100000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv22_10 = 22'b10000;
parameter    ap_const_lv22_30 = 22'b110000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv22_8 = 22'b1000;
parameter    ap_const_lv22_18 = 22'b11000;
parameter    ap_const_lv18_1 = 18'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv22_4 = 22'b100;
parameter    ap_const_lv22_C = 22'b1100;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv22_2 = 22'b10;
parameter    ap_const_lv22_6 = 22'b110;
parameter    ap_const_lv20_1 = 20'b1;
parameter    ap_const_lv22_3 = 22'b11;
parameter    ap_const_lv22_0 = 22'b0000000000000000000000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_logic_0 = 1'b0;

input   ap_clk;
input   ap_rst;
input  [19:0] in_val_V_read;
output  [18:0] ap_return;
input   ap_ce;

reg   [0:0] tmp_4_reg_1896;
wire   [21:0] p_0353_1_1_fu_298_p2;
reg   [21:0] p_0353_1_1_reg_1902;
reg   [0:0] tmp_5_reg_1907;
reg   [0:0] tmp_8_reg_1913;
wire   [21:0] p_0353_1_3_fu_444_p3;
reg   [21:0] p_0353_1_3_reg_1918;
wire   [2:0] tmp_7_fu_452_p3;
reg   [2:0] tmp_7_reg_1923;
reg   [0:0] tmp_14_reg_1929;
wire   [21:0] p_0353_1_5_fu_607_p3;
reg   [21:0] p_0353_1_5_reg_1935;
wire   [4:0] tmp_11_fu_615_p3;
reg   [4:0] tmp_11_reg_1940;
reg   [0:0] tmp_22_reg_1946;
wire   [21:0] p_0353_1_7_fu_770_p3;
reg   [21:0] p_0353_1_7_reg_1952;
wire   [6:0] tmp_15_fu_778_p3;
reg   [6:0] tmp_15_reg_1957;
reg   [0:0] tmp_30_reg_1963;
wire   [21:0] p_0353_1_9_fu_933_p3;
reg   [21:0] p_0353_1_9_reg_1969;
wire   [8:0] tmp_19_fu_941_p3;
reg   [8:0] tmp_19_reg_1974;
reg   [0:0] tmp_38_reg_1980;
wire   [21:0] p_0353_1_10_fu_1096_p3;
reg   [21:0] p_0353_1_10_reg_1986;
wire   [10:0] tmp_23_fu_1104_p3;
reg   [10:0] tmp_23_reg_1991;
reg   [0:0] tmp_43_reg_1997;
wire   [21:0] p_0353_1_12_fu_1259_p3;
reg   [21:0] p_0353_1_12_reg_2003;
wire   [12:0] tmp_27_fu_1267_p3;
reg   [12:0] tmp_27_reg_2008;
reg   [0:0] tmp_50_reg_2014;
wire   [21:0] p_0353_1_14_fu_1422_p3;
reg   [21:0] p_0353_1_14_reg_2020;
wire   [14:0] tmp_31_fu_1430_p3;
reg   [14:0] tmp_31_reg_2025;
reg   [0:0] tmp_54_reg_2031;
wire   [21:0] p_0353_1_16_fu_1585_p3;
reg   [21:0] p_0353_1_16_reg_2037;
wire   [16:0] tmp_35_fu_1593_p3;
reg   [16:0] tmp_35_reg_2042;
reg   [0:0] tmp_58_reg_2048;
wire   [21:0] p_0353_1_18_fu_1748_p3;
reg   [21:0] p_0353_1_18_reg_2054;
wire   [18:0] tmp_39_fu_1756_p3;
reg   [18:0] tmp_39_reg_2059;
reg   [0:0] tmp_62_reg_2066;
wire   [20:0] tmp_cast_fu_262_p1;
wire   [20:0] tmp_150_s_fu_266_p2;
wire   [19:0] tmp_3_fu_272_p4;
wire   [21:0] p_0353_1_1_in_fu_290_p3;
wire   [21:0] tmp_1_fu_339_p3;
wire   [21:0] tmp_6_fu_334_p2;
wire   [21:0] tmp_2_fu_346_p2;
wire   [21:0] tmp_fu_358_p2;
wire   [2:0] p_s_fu_320_p3;
wire   [2:0] q_V_1_1_fu_327_p3;
wire   [21:0] s_V_2_2_fu_364_p2;
wire   [21:0] s_V_1_2_fu_352_p2;
wire   [2:0] p_0305_1_in_in_2_fu_370_p3;
wire   [21:0] p_0353_1_2_fu_377_p3;
wire   [2:0] q_V_1_2_fu_384_p2;
wire   [21:0] r_V_5_3_fu_404_p3;
wire   [21:0] tmp_12_fu_398_p2;
wire   [21:0] tmp_156_3_fu_412_p2;
wire   [21:0] r_V_7_3_fu_424_p3;
wire   [21:0] tmp_159_3_fu_432_p2;
wire   [0:0] tmp_10_fu_390_p3;
wire   [21:0] s_V_2_3_fu_438_p2;
wire   [21:0] s_V_1_3_fu_418_p2;
wire   [3:0] q_star_V_3_fu_468_p3;
wire   [3:0] q_V_1_3_fu_475_p2;
wire   [21:0] r_V_5_4_fu_486_p3;
wire   [21:0] tmp_16_fu_481_p2;
wire   [21:0] tmp_156_4_fu_494_p2;
wire   [21:0] r_V_7_4_fu_506_p3;
wire   [21:0] tmp_159_4_fu_513_p2;
wire   [21:0] s_V_2_4_fu_519_p2;
wire   [21:0] s_V_1_4_fu_500_p2;
wire   [3:0] tmp_9_fu_532_p3;
wire   [4:0] q_star_V_4_fu_539_p3;
wire   [21:0] p_0353_1_4_fu_525_p3;
wire   [4:0] q_V_1_4_fu_547_p2;
wire   [21:0] r_V_5_5_fu_567_p3;
wire   [21:0] tmp_20_fu_561_p2;
wire   [21:0] tmp_156_5_fu_575_p2;
wire   [21:0] r_V_7_5_fu_587_p3;
wire   [21:0] tmp_159_5_fu_595_p2;
wire   [0:0] tmp_18_fu_553_p3;
wire   [21:0] s_V_2_5_fu_601_p2;
wire   [21:0] s_V_1_5_fu_581_p2;
wire   [5:0] q_star_V_5_fu_631_p3;
wire   [5:0] q_V_1_5_fu_638_p2;
wire   [21:0] r_V_5_6_fu_649_p3;
wire   [21:0] tmp_24_fu_644_p2;
wire   [21:0] tmp_156_6_fu_657_p2;
wire   [21:0] r_V_7_6_fu_669_p3;
wire   [21:0] tmp_159_6_fu_676_p2;
wire   [21:0] s_V_2_6_fu_682_p2;
wire   [21:0] s_V_1_6_fu_663_p2;
wire   [5:0] tmp_13_fu_695_p3;
wire   [6:0] q_star_V_6_fu_702_p3;
wire   [21:0] p_0353_1_6_fu_688_p3;
wire   [6:0] q_V_1_6_fu_710_p2;
wire   [21:0] r_V_5_7_fu_730_p3;
wire   [21:0] tmp_28_fu_724_p2;
wire   [21:0] tmp_156_7_fu_738_p2;
wire   [21:0] r_V_7_7_fu_750_p3;
wire   [21:0] tmp_159_7_fu_758_p2;
wire   [0:0] tmp_26_fu_716_p3;
wire   [21:0] s_V_2_7_fu_764_p2;
wire   [21:0] s_V_1_7_fu_744_p2;
wire   [7:0] q_star_V_7_fu_794_p3;
wire   [7:0] q_V_1_7_fu_801_p2;
wire   [21:0] r_V_5_8_fu_812_p3;
wire   [21:0] tmp_32_fu_807_p2;
wire   [21:0] tmp_156_8_fu_820_p2;
wire   [21:0] r_V_7_8_fu_832_p3;
wire   [21:0] tmp_159_8_fu_839_p2;
wire   [21:0] s_V_2_8_fu_845_p2;
wire   [21:0] s_V_1_8_fu_826_p2;
wire   [7:0] tmp_17_fu_858_p3;
wire   [8:0] q_star_V_8_fu_865_p3;
wire   [21:0] p_0353_1_8_fu_851_p3;
wire   [8:0] q_V_1_8_fu_873_p2;
wire   [21:0] r_V_5_9_fu_893_p3;
wire   [21:0] tmp_36_fu_887_p2;
wire   [21:0] tmp_156_9_fu_901_p2;
wire   [21:0] r_V_7_9_fu_913_p3;
wire   [21:0] tmp_159_9_fu_921_p2;
wire   [0:0] tmp_34_fu_879_p3;
wire   [21:0] s_V_2_9_fu_927_p2;
wire   [21:0] s_V_1_9_fu_907_p2;
wire   [9:0] q_star_V_9_fu_957_p3;
wire   [9:0] q_V_1_9_fu_964_p2;
wire   [21:0] r_V_5_s_fu_975_p3;
wire   [21:0] tmp_40_fu_970_p2;
wire   [21:0] tmp_156_s_fu_983_p2;
wire   [21:0] r_V_7_s_fu_995_p3;
wire   [21:0] tmp_159_s_fu_1002_p2;
wire   [21:0] s_V_2_s_fu_1008_p2;
wire   [21:0] s_V_1_s_fu_989_p2;
wire   [9:0] tmp_21_fu_1021_p3;
wire   [10:0] q_star_V_s_fu_1028_p3;
wire   [21:0] p_0353_1_s_fu_1014_p3;
wire   [10:0] q_V_1_s_fu_1036_p2;
wire   [21:0] r_V_s_fu_1056_p3;
wire   [21:0] tmp_42_fu_1050_p2;
wire   [21:0] tmp_156_1_fu_1064_p2;
wire   [21:0] r_V_6_s_fu_1076_p3;
wire   [21:0] tmp_159_1_fu_1084_p2;
wire   [0:0] tmp_41_fu_1042_p3;
wire   [21:0] s_V_2_1_fu_1090_p2;
wire   [21:0] s_V_1_1_fu_1070_p2;
wire   [11:0] q_star_V_1_fu_1120_p3;
wire   [11:0] q_V_1_10_fu_1127_p2;
wire   [21:0] r_V_1_fu_1138_p3;
wire   [21:0] tmp_47_fu_1133_p2;
wire   [21:0] tmp_156_2_fu_1146_p2;
wire   [21:0] r_V_6_1_fu_1158_p3;
wire   [21:0] tmp_159_2_fu_1165_p2;
wire   [21:0] s_V_2_10_fu_1171_p2;
wire   [21:0] s_V_1_10_fu_1152_p2;
wire   [11:0] tmp_25_fu_1184_p3;
wire   [12:0] q_star_V_2_fu_1191_p3;
wire   [21:0] p_0353_1_11_fu_1177_p3;
wire   [12:0] q_V_1_11_fu_1199_p2;
wire   [21:0] r_V_2_fu_1219_p3;
wire   [21:0] tmp_49_fu_1213_p2;
wire   [21:0] tmp_156_10_fu_1227_p2;
wire   [21:0] r_V_6_2_fu_1239_p3;
wire   [21:0] tmp_159_10_fu_1247_p2;
wire   [0:0] tmp_48_fu_1205_p3;
wire   [21:0] s_V_2_11_fu_1253_p2;
wire   [21:0] s_V_1_11_fu_1233_p2;
wire   [13:0] q_star_V_10_fu_1283_p3;
wire   [13:0] q_V_1_12_fu_1290_p2;
wire   [21:0] r_V_3_fu_1301_p3;
wire   [21:0] tmp_51_fu_1296_p2;
wire   [21:0] tmp_156_11_fu_1309_p2;
wire   [21:0] r_V_6_3_fu_1321_p3;
wire   [21:0] tmp_159_11_fu_1328_p2;
wire   [21:0] s_V_2_12_fu_1334_p2;
wire   [21:0] s_V_1_12_fu_1315_p2;
wire   [13:0] tmp_29_fu_1347_p3;
wire   [14:0] q_star_V_11_fu_1354_p3;
wire   [21:0] p_0353_1_13_fu_1340_p3;
wire   [14:0] q_V_1_13_fu_1362_p2;
wire   [21:0] r_V_4_fu_1382_p3;
wire   [21:0] tmp_53_fu_1376_p2;
wire   [21:0] tmp_156_12_fu_1390_p2;
wire   [21:0] r_V_6_4_fu_1402_p3;
wire   [21:0] tmp_159_12_fu_1410_p2;
wire   [0:0] tmp_52_fu_1368_p3;
wire   [21:0] s_V_2_13_fu_1416_p2;
wire   [21:0] s_V_1_13_fu_1396_p2;
wire   [15:0] q_star_V_12_fu_1446_p3;
wire   [15:0] q_V_1_14_fu_1453_p2;
wire   [21:0] r_V_5_fu_1464_p3;
wire   [21:0] tmp_55_fu_1459_p2;
wire   [21:0] tmp_156_13_fu_1472_p2;
wire   [21:0] r_V_6_5_fu_1484_p3;
wire   [21:0] tmp_159_13_fu_1491_p2;
wire   [21:0] s_V_2_14_fu_1497_p2;
wire   [21:0] s_V_1_14_fu_1478_p2;
wire   [15:0] tmp_33_fu_1510_p3;
wire   [16:0] q_star_V_13_fu_1517_p3;
wire   [21:0] p_0353_1_15_fu_1503_p3;
wire   [16:0] q_V_1_15_fu_1525_p2;
wire   [21:0] r_V_6_fu_1545_p3;
wire   [21:0] tmp_57_fu_1539_p2;
wire   [21:0] tmp_156_14_fu_1553_p2;
wire   [21:0] r_V_6_6_fu_1565_p3;
wire   [21:0] tmp_159_14_fu_1573_p2;
wire   [0:0] tmp_56_fu_1531_p3;
wire   [21:0] s_V_2_15_fu_1579_p2;
wire   [21:0] s_V_1_15_fu_1559_p2;
wire   [17:0] q_star_V_14_fu_1609_p3;
wire   [17:0] q_V_1_16_fu_1616_p2;
wire   [21:0] r_V_7_fu_1627_p3;
wire   [21:0] tmp_59_fu_1622_p2;
wire   [21:0] tmp_156_15_fu_1635_p2;
wire   [21:0] r_V_6_7_fu_1647_p3;
wire   [21:0] tmp_159_15_fu_1654_p2;
wire   [21:0] s_V_2_16_fu_1660_p2;
wire   [21:0] s_V_1_16_fu_1641_p2;
wire   [17:0] tmp_37_fu_1673_p3;
wire   [18:0] q_star_V_15_fu_1680_p3;
wire   [21:0] p_0353_1_17_fu_1666_p3;
wire   [18:0] q_V_1_17_fu_1688_p2;
wire   [21:0] r_V_8_fu_1708_p3;
wire   [21:0] tmp_61_fu_1702_p2;
wire   [21:0] tmp_156_16_fu_1716_p2;
wire   [21:0] r_V_6_8_fu_1728_p3;
wire   [21:0] tmp_159_16_fu_1736_p2;
wire   [0:0] tmp_60_fu_1694_p3;
wire   [21:0] s_V_2_17_fu_1742_p2;
wire   [21:0] s_V_1_17_fu_1722_p2;
wire   [19:0] q_star_V_16_fu_1772_p3;
wire   [19:0] q_V_1_18_fu_1779_p2;
wire   [21:0] r_V_9_fu_1790_p3;
wire   [21:0] tmp_63_fu_1785_p2;
wire   [21:0] r_V_5_1_fu_1798_p2;
wire   [21:0] r_V_6_9_fu_1810_p3;
wire   [21:0] r_V_7_1_fu_1817_p2;
wire   [21:0] s_V_2_18_fu_1823_p2;
wire   [21:0] s_V_1_18_fu_1804_p2;
wire   [18:0] tmp_65_fu_1840_p2;
wire   [18:0] tmp_64_fu_1836_p1;
wire   [18:0] tmp_44_fu_1845_p3;
wire   [19:0] q_star_V_17_fu_1852_p3;
wire   [21:0] p_0353_1_19_fu_1829_p3;
wire   [19:0] q_V_1_19_fu_1860_p2;
wire   [19:0] q_V_fu_1872_p2;
wire   [0:0] tmp_s_fu_1866_p2;
wire   [18:0] tmp_45_fu_1878_p4;




always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_ce)) begin
        p_0353_1_10_reg_1986[21 : 12] <= p_0353_1_10_fu_1096_p3[21 : 12];
        p_0353_1_12_reg_2003[21 : 10] <= p_0353_1_12_fu_1259_p3[21 : 10];
        p_0353_1_14_reg_2020[21 : 8] <= p_0353_1_14_fu_1422_p3[21 : 8];
        p_0353_1_16_reg_2037[21 : 6] <= p_0353_1_16_fu_1585_p3[21 : 6];
        p_0353_1_18_reg_2054[21 : 4] <= p_0353_1_18_fu_1748_p3[21 : 4];
        p_0353_1_1_reg_1902[21 : 2] <= p_0353_1_1_fu_298_p2[21 : 2];
        p_0353_1_3_reg_1918[21 : 4] <= p_0353_1_3_fu_444_p3[21 : 4];
        p_0353_1_5_reg_1935[21 : 6] <= p_0353_1_5_fu_607_p3[21 : 6];
        p_0353_1_7_reg_1952[21 : 8] <= p_0353_1_7_fu_770_p3[21 : 8];
        p_0353_1_9_reg_1969[21 : 10] <= p_0353_1_9_fu_933_p3[21 : 10];
        tmp_11_reg_1940 <= tmp_11_fu_615_p3;
        tmp_14_reg_1929 <= p_0353_1_3_fu_444_p3[ap_const_lv32_15];
        tmp_15_reg_1957 <= tmp_15_fu_778_p3;
        tmp_19_reg_1974 <= tmp_19_fu_941_p3;
        tmp_22_reg_1946 <= p_0353_1_5_fu_607_p3[ap_const_lv32_15];
        tmp_23_reg_1991 <= tmp_23_fu_1104_p3;
        tmp_27_reg_2008 <= tmp_27_fu_1267_p3;
        tmp_30_reg_1963 <= p_0353_1_7_fu_770_p3[ap_const_lv32_15];
        tmp_31_reg_2025 <= tmp_31_fu_1430_p3;
        tmp_35_reg_2042 <= tmp_35_fu_1593_p3;
        tmp_38_reg_1980 <= p_0353_1_9_fu_933_p3[ap_const_lv32_15];
        tmp_39_reg_2059 <= tmp_39_fu_1756_p3;
        tmp_43_reg_1997 <= p_0353_1_10_fu_1096_p3[ap_const_lv32_15];
        tmp_4_reg_1896 <= tmp_150_s_fu_266_p2[ap_const_lv32_14];
        tmp_50_reg_2014 <= p_0353_1_12_fu_1259_p3[ap_const_lv32_15];
        tmp_54_reg_2031 <= p_0353_1_14_fu_1422_p3[ap_const_lv32_15];
        tmp_58_reg_2048 <= p_0353_1_16_fu_1585_p3[ap_const_lv32_15];
        tmp_5_reg_1907 <= p_0353_1_1_fu_298_p2[ap_const_lv32_15];
        tmp_62_reg_2066 <= p_0353_1_18_fu_1748_p3[ap_const_lv32_15];
        tmp_7_reg_1923 <= tmp_7_fu_452_p3;
        tmp_8_reg_1913 <= tmp_150_s_fu_266_p2[ap_const_lv32_14];
    end
end

assign ap_return = ((tmp_s_fu_1866_p2[0:0] === 1'b1) ? tmp_45_fu_1878_p4 : tmp_44_fu_1845_p3);

assign p_0305_1_in_in_2_fu_370_p3 = ((tmp_5_reg_1907[0:0] === 1'b1) ? p_s_fu_320_p3 : q_V_1_1_fu_327_p3);

assign p_0353_1_10_fu_1096_p3 = ((tmp_41_fu_1042_p3[0:0] === 1'b1) ? s_V_2_1_fu_1090_p2 : s_V_1_1_fu_1070_p2);

assign p_0353_1_11_fu_1177_p3 = ((tmp_43_reg_1997[0:0] === 1'b1) ? s_V_2_10_fu_1171_p2 : s_V_1_10_fu_1152_p2);

assign p_0353_1_12_fu_1259_p3 = ((tmp_48_fu_1205_p3[0:0] === 1'b1) ? s_V_2_11_fu_1253_p2 : s_V_1_11_fu_1233_p2);

assign p_0353_1_13_fu_1340_p3 = ((tmp_50_reg_2014[0:0] === 1'b1) ? s_V_2_12_fu_1334_p2 : s_V_1_12_fu_1315_p2);

assign p_0353_1_14_fu_1422_p3 = ((tmp_52_fu_1368_p3[0:0] === 1'b1) ? s_V_2_13_fu_1416_p2 : s_V_1_13_fu_1396_p2);

assign p_0353_1_15_fu_1503_p3 = ((tmp_54_reg_2031[0:0] === 1'b1) ? s_V_2_14_fu_1497_p2 : s_V_1_14_fu_1478_p2);

assign p_0353_1_16_fu_1585_p3 = ((tmp_56_fu_1531_p3[0:0] === 1'b1) ? s_V_2_15_fu_1579_p2 : s_V_1_15_fu_1559_p2);

assign p_0353_1_17_fu_1666_p3 = ((tmp_58_reg_2048[0:0] === 1'b1) ? s_V_2_16_fu_1660_p2 : s_V_1_16_fu_1641_p2);

assign p_0353_1_18_fu_1748_p3 = ((tmp_60_fu_1694_p3[0:0] === 1'b1) ? s_V_2_17_fu_1742_p2 : s_V_1_17_fu_1722_p2);

assign p_0353_1_19_fu_1829_p3 = ((tmp_62_reg_2066[0:0] === 1'b1) ? s_V_2_18_fu_1823_p2 : s_V_1_18_fu_1804_p2);

assign p_0353_1_1_fu_298_p2 = (p_0353_1_1_in_fu_290_p3 + ap_const_lv22_180000);

assign p_0353_1_1_in_fu_290_p3 = {{tmp_3_fu_272_p4}, {ap_const_lv2_0}};

assign p_0353_1_2_fu_377_p3 = ((tmp_5_reg_1907[0:0] === 1'b1) ? s_V_2_2_fu_364_p2 : s_V_1_2_fu_352_p2);

assign p_0353_1_3_fu_444_p3 = ((tmp_10_fu_390_p3[0:0] === 1'b1) ? s_V_2_3_fu_438_p2 : s_V_1_3_fu_418_p2);

assign p_0353_1_4_fu_525_p3 = ((tmp_14_reg_1929[0:0] === 1'b1) ? s_V_2_4_fu_519_p2 : s_V_1_4_fu_500_p2);

assign p_0353_1_5_fu_607_p3 = ((tmp_18_fu_553_p3[0:0] === 1'b1) ? s_V_2_5_fu_601_p2 : s_V_1_5_fu_581_p2);

assign p_0353_1_6_fu_688_p3 = ((tmp_22_reg_1946[0:0] === 1'b1) ? s_V_2_6_fu_682_p2 : s_V_1_6_fu_663_p2);

assign p_0353_1_7_fu_770_p3 = ((tmp_26_fu_716_p3[0:0] === 1'b1) ? s_V_2_7_fu_764_p2 : s_V_1_7_fu_744_p2);

assign p_0353_1_8_fu_851_p3 = ((tmp_30_reg_1963[0:0] === 1'b1) ? s_V_2_8_fu_845_p2 : s_V_1_8_fu_826_p2);

assign p_0353_1_9_fu_933_p3 = ((tmp_34_fu_879_p3[0:0] === 1'b1) ? s_V_2_9_fu_927_p2 : s_V_1_9_fu_907_p2);

assign p_0353_1_s_fu_1014_p3 = ((tmp_38_reg_1980[0:0] === 1'b1) ? s_V_2_s_fu_1008_p2 : s_V_1_s_fu_989_p2);

assign p_s_fu_320_p3 = ((tmp_4_reg_1896[0:0] === 1'b1) ? ap_const_lv3_0 : ap_const_lv3_4);

assign q_V_1_10_fu_1127_p2 = (q_star_V_1_fu_1120_p3 | ap_const_lv12_1);

assign q_V_1_11_fu_1199_p2 = (q_star_V_2_fu_1191_p3 | ap_const_lv13_1);

assign q_V_1_12_fu_1290_p2 = (q_star_V_10_fu_1283_p3 | ap_const_lv14_1);

assign q_V_1_13_fu_1362_p2 = (q_star_V_11_fu_1354_p3 | ap_const_lv15_1);

assign q_V_1_14_fu_1453_p2 = (q_star_V_12_fu_1446_p3 | ap_const_lv16_1);

assign q_V_1_15_fu_1525_p2 = (q_star_V_13_fu_1517_p3 | ap_const_lv17_1);

assign q_V_1_16_fu_1616_p2 = (q_star_V_14_fu_1609_p3 | ap_const_lv18_1);

assign q_V_1_17_fu_1688_p2 = (q_star_V_15_fu_1680_p3 | ap_const_lv19_1);

assign q_V_1_18_fu_1779_p2 = (q_star_V_16_fu_1772_p3 | ap_const_lv20_1);

assign q_V_1_19_fu_1860_p2 = (q_star_V_17_fu_1852_p3 | ap_const_lv20_1);

assign q_V_1_1_fu_327_p3 = ((tmp_4_reg_1896[0:0] === 1'b1) ? ap_const_lv3_2 : ap_const_lv3_6);

assign q_V_1_2_fu_384_p2 = (p_0305_1_in_in_2_fu_370_p3 | ap_const_lv3_1);

assign q_V_1_3_fu_475_p2 = (q_star_V_3_fu_468_p3 | ap_const_lv4_1);

assign q_V_1_4_fu_547_p2 = (q_star_V_4_fu_539_p3 | ap_const_lv5_1);

assign q_V_1_5_fu_638_p2 = (q_star_V_5_fu_631_p3 | ap_const_lv6_1);

assign q_V_1_6_fu_710_p2 = (q_star_V_6_fu_702_p3 | ap_const_lv7_1);

assign q_V_1_7_fu_801_p2 = (q_star_V_7_fu_794_p3 | ap_const_lv8_1);

assign q_V_1_8_fu_873_p2 = (q_star_V_8_fu_865_p3 | ap_const_lv9_1);

assign q_V_1_9_fu_964_p2 = (q_star_V_9_fu_957_p3 | ap_const_lv10_1);

assign q_V_1_s_fu_1036_p2 = (q_star_V_s_fu_1028_p3 | ap_const_lv11_1);

assign q_V_fu_1872_p2 = (q_V_1_19_fu_1860_p2 + ap_const_lv20_1);

assign q_star_V_10_fu_1283_p3 = {{tmp_27_reg_2008}, {ap_const_lv1_0}};

assign q_star_V_11_fu_1354_p3 = {{tmp_29_fu_1347_p3}, {ap_const_lv1_0}};

assign q_star_V_12_fu_1446_p3 = {{tmp_31_reg_2025}, {ap_const_lv1_0}};

assign q_star_V_13_fu_1517_p3 = {{tmp_33_fu_1510_p3}, {ap_const_lv1_0}};

assign q_star_V_14_fu_1609_p3 = {{tmp_35_reg_2042}, {ap_const_lv1_0}};

assign q_star_V_15_fu_1680_p3 = {{tmp_37_fu_1673_p3}, {ap_const_lv1_0}};

assign q_star_V_16_fu_1772_p3 = {{tmp_39_reg_2059}, {ap_const_lv1_0}};

assign q_star_V_17_fu_1852_p3 = {{tmp_44_fu_1845_p3}, {ap_const_lv1_0}};

assign q_star_V_1_fu_1120_p3 = {{tmp_23_reg_1991}, {ap_const_lv1_0}};

assign q_star_V_2_fu_1191_p3 = {{tmp_25_fu_1184_p3}, {ap_const_lv1_0}};

assign q_star_V_3_fu_468_p3 = {{tmp_7_reg_1923}, {ap_const_lv1_0}};

assign q_star_V_4_fu_539_p3 = {{tmp_9_fu_532_p3}, {ap_const_lv1_0}};

assign q_star_V_5_fu_631_p3 = {{tmp_11_reg_1940}, {ap_const_lv1_0}};

assign q_star_V_6_fu_702_p3 = {{tmp_13_fu_695_p3}, {ap_const_lv1_0}};

assign q_star_V_7_fu_794_p3 = {{tmp_15_reg_1957}, {ap_const_lv1_0}};

assign q_star_V_8_fu_865_p3 = {{tmp_17_fu_858_p3}, {ap_const_lv1_0}};

assign q_star_V_9_fu_957_p3 = {{tmp_19_reg_1974}, {ap_const_lv1_0}};

assign q_star_V_s_fu_1028_p3 = {{tmp_21_fu_1021_p3}, {ap_const_lv1_0}};

assign r_V_1_fu_1138_p3 = {{q_V_1_10_fu_1127_p2}, {ap_const_lv10_0}};

assign r_V_2_fu_1219_p3 = {{q_V_1_11_fu_1199_p2}, {ap_const_lv9_0}};

assign r_V_3_fu_1301_p3 = {{q_V_1_12_fu_1290_p2}, {ap_const_lv8_0}};

assign r_V_4_fu_1382_p3 = {{q_V_1_13_fu_1362_p2}, {ap_const_lv7_0}};

assign r_V_5_1_fu_1798_p2 = (r_V_9_fu_1790_p3 | ap_const_lv22_1);

assign r_V_5_3_fu_404_p3 = {{q_V_1_2_fu_384_p2}, {ap_const_lv19_0}};

assign r_V_5_4_fu_486_p3 = {{q_V_1_3_fu_475_p2}, {ap_const_lv18_0}};

assign r_V_5_5_fu_567_p3 = {{q_V_1_4_fu_547_p2}, {ap_const_lv17_0}};

assign r_V_5_6_fu_649_p3 = {{q_V_1_5_fu_638_p2}, {ap_const_lv16_0}};

assign r_V_5_7_fu_730_p3 = {{q_V_1_6_fu_710_p2}, {ap_const_lv15_0}};

assign r_V_5_8_fu_812_p3 = {{q_V_1_7_fu_801_p2}, {ap_const_lv14_0}};

assign r_V_5_9_fu_893_p3 = {{q_V_1_8_fu_873_p2}, {ap_const_lv13_0}};

assign r_V_5_fu_1464_p3 = {{q_V_1_14_fu_1453_p2}, {ap_const_lv6_0}};

assign r_V_5_s_fu_975_p3 = {{q_V_1_9_fu_964_p2}, {ap_const_lv12_0}};

assign r_V_6_1_fu_1158_p3 = {{tmp_23_reg_1991}, {ap_const_lv11_0}};

assign r_V_6_2_fu_1239_p3 = {{tmp_25_fu_1184_p3}, {ap_const_lv10_0}};

assign r_V_6_3_fu_1321_p3 = {{tmp_27_reg_2008}, {ap_const_lv9_0}};

assign r_V_6_4_fu_1402_p3 = {{tmp_29_fu_1347_p3}, {ap_const_lv8_0}};

assign r_V_6_5_fu_1484_p3 = {{tmp_31_reg_2025}, {ap_const_lv7_0}};

assign r_V_6_6_fu_1565_p3 = {{tmp_33_fu_1510_p3}, {ap_const_lv6_0}};

assign r_V_6_7_fu_1647_p3 = {{tmp_35_reg_2042}, {ap_const_lv5_0}};

assign r_V_6_8_fu_1728_p3 = {{tmp_37_fu_1673_p3}, {ap_const_lv4_0}};

assign r_V_6_9_fu_1810_p3 = {{tmp_39_reg_2059}, {ap_const_lv3_0}};

assign r_V_6_fu_1545_p3 = {{q_V_1_15_fu_1525_p2}, {ap_const_lv5_0}};

assign r_V_6_s_fu_1076_p3 = {{tmp_21_fu_1021_p3}, {ap_const_lv12_0}};

assign r_V_7_1_fu_1817_p2 = (r_V_6_9_fu_1810_p3 | ap_const_lv22_3);

assign r_V_7_3_fu_424_p3 = {{p_0305_1_in_in_2_fu_370_p3}, {ap_const_lv19_0}};

assign r_V_7_4_fu_506_p3 = {{tmp_7_reg_1923}, {ap_const_lv19_0}};

assign r_V_7_5_fu_587_p3 = {{tmp_9_fu_532_p3}, {ap_const_lv18_0}};

assign r_V_7_6_fu_669_p3 = {{tmp_11_reg_1940}, {ap_const_lv17_0}};

assign r_V_7_7_fu_750_p3 = {{tmp_13_fu_695_p3}, {ap_const_lv16_0}};

assign r_V_7_8_fu_832_p3 = {{tmp_15_reg_1957}, {ap_const_lv15_0}};

assign r_V_7_9_fu_913_p3 = {{tmp_17_fu_858_p3}, {ap_const_lv14_0}};

assign r_V_7_fu_1627_p3 = {{q_V_1_16_fu_1616_p2}, {ap_const_lv4_0}};

assign r_V_7_s_fu_995_p3 = {{tmp_19_reg_1974}, {ap_const_lv13_0}};

assign r_V_8_fu_1708_p3 = {{q_V_1_17_fu_1688_p2}, {ap_const_lv3_0}};

assign r_V_9_fu_1790_p3 = {{q_V_1_18_fu_1779_p2}, {ap_const_lv2_0}};

assign r_V_s_fu_1056_p3 = {{q_V_1_s_fu_1036_p2}, {ap_const_lv11_0}};

assign s_V_1_10_fu_1152_p2 = (tmp_47_fu_1133_p2 - tmp_156_2_fu_1146_p2);

assign s_V_1_11_fu_1233_p2 = (tmp_49_fu_1213_p2 - tmp_156_10_fu_1227_p2);

assign s_V_1_12_fu_1315_p2 = (tmp_51_fu_1296_p2 - tmp_156_11_fu_1309_p2);

assign s_V_1_13_fu_1396_p2 = (tmp_53_fu_1376_p2 - tmp_156_12_fu_1390_p2);

assign s_V_1_14_fu_1478_p2 = (tmp_55_fu_1459_p2 - tmp_156_13_fu_1472_p2);

assign s_V_1_15_fu_1559_p2 = (tmp_57_fu_1539_p2 - tmp_156_14_fu_1553_p2);

assign s_V_1_16_fu_1641_p2 = (tmp_59_fu_1622_p2 - tmp_156_15_fu_1635_p2);

assign s_V_1_17_fu_1722_p2 = (tmp_61_fu_1702_p2 - tmp_156_16_fu_1716_p2);

assign s_V_1_18_fu_1804_p2 = (tmp_63_fu_1785_p2 - r_V_5_1_fu_1798_p2);

assign s_V_1_1_fu_1070_p2 = (tmp_42_fu_1050_p2 - tmp_156_1_fu_1064_p2);

assign s_V_1_2_fu_352_p2 = (tmp_6_fu_334_p2 - tmp_2_fu_346_p2);

assign s_V_1_3_fu_418_p2 = (tmp_12_fu_398_p2 - tmp_156_3_fu_412_p2);

assign s_V_1_4_fu_500_p2 = (tmp_16_fu_481_p2 - tmp_156_4_fu_494_p2);

assign s_V_1_5_fu_581_p2 = (tmp_20_fu_561_p2 - tmp_156_5_fu_575_p2);

assign s_V_1_6_fu_663_p2 = (tmp_24_fu_644_p2 - tmp_156_6_fu_657_p2);

assign s_V_1_7_fu_744_p2 = (tmp_28_fu_724_p2 - tmp_156_7_fu_738_p2);

assign s_V_1_8_fu_826_p2 = (tmp_32_fu_807_p2 - tmp_156_8_fu_820_p2);

assign s_V_1_9_fu_907_p2 = (tmp_36_fu_887_p2 - tmp_156_9_fu_901_p2);

assign s_V_1_s_fu_989_p2 = (tmp_40_fu_970_p2 - tmp_156_s_fu_983_p2);

assign s_V_2_10_fu_1171_p2 = (tmp_47_fu_1133_p2 + tmp_159_2_fu_1165_p2);

assign s_V_2_11_fu_1253_p2 = (tmp_49_fu_1213_p2 + tmp_159_10_fu_1247_p2);

assign s_V_2_12_fu_1334_p2 = (tmp_51_fu_1296_p2 + tmp_159_11_fu_1328_p2);

assign s_V_2_13_fu_1416_p2 = (tmp_53_fu_1376_p2 + tmp_159_12_fu_1410_p2);

assign s_V_2_14_fu_1497_p2 = (tmp_55_fu_1459_p2 + tmp_159_13_fu_1491_p2);

assign s_V_2_15_fu_1579_p2 = (tmp_57_fu_1539_p2 + tmp_159_14_fu_1573_p2);

assign s_V_2_16_fu_1660_p2 = (tmp_59_fu_1622_p2 + tmp_159_15_fu_1654_p2);

assign s_V_2_17_fu_1742_p2 = (tmp_61_fu_1702_p2 + tmp_159_16_fu_1736_p2);

assign s_V_2_18_fu_1823_p2 = (tmp_63_fu_1785_p2 + r_V_7_1_fu_1817_p2);

assign s_V_2_1_fu_1090_p2 = (tmp_42_fu_1050_p2 + tmp_159_1_fu_1084_p2);

assign s_V_2_2_fu_364_p2 = (tmp_1_fu_339_p3 + tmp_fu_358_p2);

assign s_V_2_3_fu_438_p2 = (tmp_12_fu_398_p2 + tmp_159_3_fu_432_p2);

assign s_V_2_4_fu_519_p2 = (tmp_16_fu_481_p2 + tmp_159_4_fu_513_p2);

assign s_V_2_5_fu_601_p2 = (tmp_20_fu_561_p2 + tmp_159_5_fu_595_p2);

assign s_V_2_6_fu_682_p2 = (tmp_24_fu_644_p2 + tmp_159_6_fu_676_p2);

assign s_V_2_7_fu_764_p2 = (tmp_28_fu_724_p2 + tmp_159_7_fu_758_p2);

assign s_V_2_8_fu_845_p2 = (tmp_32_fu_807_p2 + tmp_159_8_fu_839_p2);

assign s_V_2_9_fu_927_p2 = (tmp_36_fu_887_p2 + tmp_159_9_fu_921_p2);

assign s_V_2_s_fu_1008_p2 = (tmp_40_fu_970_p2 + tmp_159_s_fu_1002_p2);

assign tmp_10_fu_390_p3 = p_0353_1_2_fu_377_p3[ap_const_lv32_15];

assign tmp_11_fu_615_p3 = ((tmp_18_fu_553_p3[0:0] === 1'b1) ? q_star_V_4_fu_539_p3 : q_V_1_4_fu_547_p2);

assign tmp_12_fu_398_p2 = p_0353_1_2_fu_377_p3 << ap_const_lv22_1;

assign tmp_13_fu_695_p3 = ((tmp_22_reg_1946[0:0] === 1'b1) ? q_star_V_5_fu_631_p3 : q_V_1_5_fu_638_p2);

assign tmp_150_s_fu_266_p2 = ($signed(tmp_cast_fu_262_p1) + $signed(ap_const_lv21_100001));

assign tmp_156_10_fu_1227_p2 = (r_V_2_fu_1219_p3 | ap_const_lv22_80);

assign tmp_156_11_fu_1309_p2 = (r_V_3_fu_1301_p3 | ap_const_lv22_40);

assign tmp_156_12_fu_1390_p2 = (r_V_4_fu_1382_p3 | ap_const_lv22_20);

assign tmp_156_13_fu_1472_p2 = (r_V_5_fu_1464_p3 | ap_const_lv22_10);

assign tmp_156_14_fu_1553_p2 = (r_V_6_fu_1545_p3 | ap_const_lv22_8);

assign tmp_156_15_fu_1635_p2 = (r_V_7_fu_1627_p3 | ap_const_lv22_4);

assign tmp_156_16_fu_1716_p2 = (r_V_8_fu_1708_p3 | ap_const_lv22_2);

assign tmp_156_1_fu_1064_p2 = (r_V_s_fu_1056_p3 | ap_const_lv22_200);

assign tmp_156_2_fu_1146_p2 = (r_V_1_fu_1138_p3 | ap_const_lv22_100);

assign tmp_156_3_fu_412_p2 = (r_V_5_3_fu_404_p3 | ap_const_lv22_20000);

assign tmp_156_4_fu_494_p2 = (r_V_5_4_fu_486_p3 | ap_const_lv22_10000);

assign tmp_156_5_fu_575_p2 = (r_V_5_5_fu_567_p3 | ap_const_lv22_8000);

assign tmp_156_6_fu_657_p2 = (r_V_5_6_fu_649_p3 | ap_const_lv22_4000);

assign tmp_156_7_fu_738_p2 = (r_V_5_7_fu_730_p3 | ap_const_lv22_2000);

assign tmp_156_8_fu_820_p2 = (r_V_5_8_fu_812_p3 | ap_const_lv22_1000);

assign tmp_156_9_fu_901_p2 = (r_V_5_9_fu_893_p3 | ap_const_lv22_800);

assign tmp_156_s_fu_983_p2 = (r_V_5_s_fu_975_p3 | ap_const_lv22_400);

assign tmp_159_10_fu_1247_p2 = (r_V_6_2_fu_1239_p3 | ap_const_lv22_180);

assign tmp_159_11_fu_1328_p2 = (r_V_6_3_fu_1321_p3 | ap_const_lv22_C0);

assign tmp_159_12_fu_1410_p2 = (r_V_6_4_fu_1402_p3 | ap_const_lv22_60);

assign tmp_159_13_fu_1491_p2 = (r_V_6_5_fu_1484_p3 | ap_const_lv22_30);

assign tmp_159_14_fu_1573_p2 = (r_V_6_6_fu_1565_p3 | ap_const_lv22_18);

assign tmp_159_15_fu_1654_p2 = (r_V_6_7_fu_1647_p3 | ap_const_lv22_C);

assign tmp_159_16_fu_1736_p2 = (r_V_6_8_fu_1728_p3 | ap_const_lv22_6);

assign tmp_159_1_fu_1084_p2 = (r_V_6_s_fu_1076_p3 | ap_const_lv22_600);

assign tmp_159_2_fu_1165_p2 = (r_V_6_1_fu_1158_p3 | ap_const_lv22_300);

assign tmp_159_3_fu_432_p2 = (r_V_7_3_fu_424_p3 | ap_const_lv22_60000);

assign tmp_159_4_fu_513_p2 = (r_V_7_4_fu_506_p3 | ap_const_lv22_30000);

assign tmp_159_5_fu_595_p2 = (r_V_7_5_fu_587_p3 | ap_const_lv22_18000);

assign tmp_159_6_fu_676_p2 = (r_V_7_6_fu_669_p3 | ap_const_lv22_C000);

assign tmp_159_7_fu_758_p2 = (r_V_7_7_fu_750_p3 | ap_const_lv22_6000);

assign tmp_159_8_fu_839_p2 = (r_V_7_8_fu_832_p3 | ap_const_lv22_3000);

assign tmp_159_9_fu_921_p2 = (r_V_7_9_fu_913_p3 | ap_const_lv22_1800);

assign tmp_159_s_fu_1002_p2 = (r_V_7_s_fu_995_p3 | ap_const_lv22_C00);

assign tmp_15_fu_778_p3 = ((tmp_26_fu_716_p3[0:0] === 1'b1) ? q_star_V_6_fu_702_p3 : q_V_1_6_fu_710_p2);

assign tmp_16_fu_481_p2 = p_0353_1_3_reg_1918 << ap_const_lv22_1;

assign tmp_17_fu_858_p3 = ((tmp_30_reg_1963[0:0] === 1'b1) ? q_star_V_7_fu_794_p3 : q_V_1_7_fu_801_p2);

assign tmp_18_fu_553_p3 = p_0353_1_4_fu_525_p3[ap_const_lv32_15];

assign tmp_19_fu_941_p3 = ((tmp_34_fu_879_p3[0:0] === 1'b1) ? q_star_V_8_fu_865_p3 : q_V_1_8_fu_873_p2);

assign tmp_1_fu_339_p3 = {{tmp_8_reg_1913}, {ap_const_lv21_0}};

assign tmp_20_fu_561_p2 = p_0353_1_4_fu_525_p3 << ap_const_lv22_1;

assign tmp_21_fu_1021_p3 = ((tmp_38_reg_1980[0:0] === 1'b1) ? q_star_V_9_fu_957_p3 : q_V_1_9_fu_964_p2);

assign tmp_23_fu_1104_p3 = ((tmp_41_fu_1042_p3[0:0] === 1'b1) ? q_star_V_s_fu_1028_p3 : q_V_1_s_fu_1036_p2);

assign tmp_24_fu_644_p2 = p_0353_1_5_reg_1935 << ap_const_lv22_1;

assign tmp_25_fu_1184_p3 = ((tmp_43_reg_1997[0:0] === 1'b1) ? q_star_V_1_fu_1120_p3 : q_V_1_10_fu_1127_p2);

assign tmp_26_fu_716_p3 = p_0353_1_6_fu_688_p3[ap_const_lv32_15];

assign tmp_27_fu_1267_p3 = ((tmp_48_fu_1205_p3[0:0] === 1'b1) ? q_star_V_2_fu_1191_p3 : q_V_1_11_fu_1199_p2);

assign tmp_28_fu_724_p2 = p_0353_1_6_fu_688_p3 << ap_const_lv22_1;

assign tmp_29_fu_1347_p3 = ((tmp_50_reg_2014[0:0] === 1'b1) ? q_star_V_10_fu_1283_p3 : q_V_1_12_fu_1290_p2);

assign tmp_2_fu_346_p2 = ($signed(tmp_1_fu_339_p3) + $signed(ap_const_lv22_340000));

assign tmp_31_fu_1430_p3 = ((tmp_52_fu_1368_p3[0:0] === 1'b1) ? q_star_V_11_fu_1354_p3 : q_V_1_13_fu_1362_p2);

assign tmp_32_fu_807_p2 = p_0353_1_7_reg_1952 << ap_const_lv22_1;

assign tmp_33_fu_1510_p3 = ((tmp_54_reg_2031[0:0] === 1'b1) ? q_star_V_12_fu_1446_p3 : q_V_1_14_fu_1453_p2);

assign tmp_34_fu_879_p3 = p_0353_1_8_fu_851_p3[ap_const_lv32_15];

assign tmp_35_fu_1593_p3 = ((tmp_56_fu_1531_p3[0:0] === 1'b1) ? q_star_V_13_fu_1517_p3 : q_V_1_15_fu_1525_p2);

assign tmp_36_fu_887_p2 = p_0353_1_8_fu_851_p3 << ap_const_lv22_1;

assign tmp_37_fu_1673_p3 = ((tmp_58_reg_2048[0:0] === 1'b1) ? q_star_V_14_fu_1609_p3 : q_V_1_16_fu_1616_p2);

assign tmp_39_fu_1756_p3 = ((tmp_60_fu_1694_p3[0:0] === 1'b1) ? q_star_V_15_fu_1680_p3 : q_V_1_17_fu_1688_p2);

assign tmp_3_fu_272_p4 = {{tmp_150_s_fu_266_p2[ap_const_lv32_14 : ap_const_lv32_1]}};

assign tmp_40_fu_970_p2 = p_0353_1_9_reg_1969 << ap_const_lv22_1;

assign tmp_41_fu_1042_p3 = p_0353_1_s_fu_1014_p3[ap_const_lv32_15];

assign tmp_42_fu_1050_p2 = p_0353_1_s_fu_1014_p3 << ap_const_lv22_1;

assign tmp_44_fu_1845_p3 = ((tmp_62_reg_2066[0:0] === 1'b1) ? tmp_65_fu_1840_p2 : tmp_64_fu_1836_p1);

assign tmp_45_fu_1878_p4 = {{q_V_fu_1872_p2[ap_const_lv32_13 : ap_const_lv32_1]}};

assign tmp_47_fu_1133_p2 = p_0353_1_10_reg_1986 << ap_const_lv22_1;

assign tmp_48_fu_1205_p3 = p_0353_1_11_fu_1177_p3[ap_const_lv32_15];

assign tmp_49_fu_1213_p2 = p_0353_1_11_fu_1177_p3 << ap_const_lv22_1;

assign tmp_51_fu_1296_p2 = p_0353_1_12_reg_2003 << ap_const_lv22_1;

assign tmp_52_fu_1368_p3 = p_0353_1_13_fu_1340_p3[ap_const_lv32_15];

assign tmp_53_fu_1376_p2 = p_0353_1_13_fu_1340_p3 << ap_const_lv22_1;

assign tmp_55_fu_1459_p2 = p_0353_1_14_reg_2020 << ap_const_lv22_1;

assign tmp_56_fu_1531_p3 = p_0353_1_15_fu_1503_p3[ap_const_lv32_15];

assign tmp_57_fu_1539_p2 = p_0353_1_15_fu_1503_p3 << ap_const_lv22_1;

assign tmp_59_fu_1622_p2 = p_0353_1_16_reg_2037 << ap_const_lv22_1;

assign tmp_60_fu_1694_p3 = p_0353_1_17_fu_1666_p3[ap_const_lv32_15];

assign tmp_61_fu_1702_p2 = p_0353_1_17_fu_1666_p3 << ap_const_lv22_1;

assign tmp_63_fu_1785_p2 = p_0353_1_18_reg_2054 << ap_const_lv22_1;

assign tmp_64_fu_1836_p1 = q_V_1_18_fu_1779_p2[18:0];

assign tmp_65_fu_1840_p2 = tmp_39_reg_2059 << ap_const_lv19_1;

assign tmp_6_fu_334_p2 = p_0353_1_1_reg_1902 << ap_const_lv22_1;

assign tmp_7_fu_452_p3 = ((tmp_10_fu_390_p3[0:0] === 1'b1) ? p_0305_1_in_in_2_fu_370_p3 : q_V_1_2_fu_384_p2);

assign tmp_9_fu_532_p3 = ((tmp_14_reg_1929[0:0] === 1'b1) ? q_star_V_3_fu_468_p3 : q_V_1_3_fu_475_p2);

assign tmp_cast_fu_262_p1 = in_val_V_read;

assign tmp_fu_358_p2 = ($signed(tmp_6_fu_334_p2) + $signed(ap_const_lv22_2C0000));

assign tmp_s_fu_1866_p2 = ($signed(p_0353_1_19_fu_1829_p3) > $signed(22'b0000000000000000000000)? 1'b1: 1'b0);
always @ (posedge ap_clk) begin
    p_0353_1_1_reg_1902[1:0] <= 2'b00;
    p_0353_1_3_reg_1918[3:0] <= 4'b0000;
    p_0353_1_5_reg_1935[5:0] <= 6'b000000;
    p_0353_1_7_reg_1952[7:0] <= 8'b00000000;
    p_0353_1_9_reg_1969[9:0] <= 10'b0000000000;
    p_0353_1_10_reg_1986[11:0] <= 12'b111000000000;
    p_0353_1_12_reg_2003[9:0] <= 10'b1110000000;
    p_0353_1_14_reg_2020[7:0] <= 8'b11100000;
    p_0353_1_16_reg_2037[5:0] <= 6'b111000;
    p_0353_1_18_reg_2054[3:0] <= 4'b1110;
end



endmodule //cmpy_complex_top_fxp_sqrt_20_2_20_2_s

