{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 20:01:23 2017 " "Info: Processing started: Thu Sep 21 20:01:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off add -c add --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add -c add --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a sum 11.636 ns Longest " "Info: Longest tpd from source pin \"a\" to destination pin \"sum\" is 11.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns a 1 PIN PIN_112 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_112; Fanout = 2; PIN Node = 'a'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "add.bdf" "" { Schematic "G:/Workspace/github/FPGA/add/add.bdf" { { 72 40 208 88 "a" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.126 ns) + CELL(0.370 ns) 7.471 ns inst1 2 COMB LCCOMB_X33_Y9_N0 1 " "Info: 2: + IC(6.126 ns) + CELL(0.370 ns) = 7.471 ns; Loc. = LCCOMB_X33_Y9_N0; Fanout = 1; COMB Node = 'inst1'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.496 ns" { a inst1 } "NODE_NAME" } } { "add.bdf" "" { Schematic "G:/Workspace/github/FPGA/add/add.bdf" { { 152 296 360 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(3.096 ns) 11.636 ns sum 3 PIN PIN_142 0 " "Info: 3: + IC(1.069 ns) + CELL(3.096 ns) = 11.636 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'sum'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.165 ns" { inst1 sum } "NODE_NAME" } } { "add.bdf" "" { Schematic "G:/Workspace/github/FPGA/add/add.bdf" { { 168 440 616 184 "sum" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.441 ns ( 38.17 % ) " "Info: Total cell delay = 4.441 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.195 ns ( 61.83 % ) " "Info: Total interconnect delay = 7.195 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "11.636 ns" { a inst1 sum } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "11.636 ns" { a {} a~combout {} inst1 {} sum {} } { 0.000ns 0.000ns 6.126ns 1.069ns } { 0.000ns 0.975ns 0.370ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 20:01:23 2017 " "Info: Processing ended: Thu Sep 21 20:01:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
