INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.sim/sim_1/synth/timing/xsim/Asy_SinglePortRAM_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_SinglePortRAM
INFO: [VRFC 10-311] analyzing module display7seg
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module top_Asy_SinglePortRAM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/Asy_SinglePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_SinglePortRAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Asy_SinglePortRAM' [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/Asy_SinglePortRAM.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sim_1/new/Asy_SinglePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy_SinglePortRAM_tb
