GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v'
Analyzing included file 'J:\Source_bac\Gowin_leason\MiPi_DPHY_IPcore\Gowin_MIPI_DPHY_refDesign\MIPI_RefDesign\src\DPHY_RX_TOP\temp\MIPI_Rx\dphy_define.v'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":2975)
Back to file 'D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":2975)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v'
Analyzing included file 'J:\Source_bac\Gowin_leason\MiPi_DPHY_IPcore\Gowin_MIPI_DPHY_refDesign\MIPI_RefDesign\src\DPHY_RX_TOP\temp\MIPI_Rx\dphy_define.v'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v":19)
Back to file 'D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v":19)
Compiling module 'DPHY_RX_TOP'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX_TOP.v":193)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.7.03Beta\IDE\ipcore\MIPI_RX\data\DPHY_RX.v":0)
NOTE  (EX0101) : Current top module is "DPHY_RX_TOP"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "J:\Source_bac\Gowin_leason\MiPi_DPHY_IPcore\Gowin_MIPI_DPHY_refDesign\MIPI_RefDesign\src\DPHY_RX_TOP\temp\MIPI_Rx\DPHY_RX_TOP.vg" completed
Generate template file "J:\Source_bac\Gowin_leason\MiPi_DPHY_IPcore\Gowin_MIPI_DPHY_refDesign\MIPI_RefDesign\src\DPHY_RX_TOP\temp\MIPI_Rx\DPHY_RX_TOP_tmp.v" completed
[100%] Generate report file "J:\Source_bac\Gowin_leason\MiPi_DPHY_IPcore\Gowin_MIPI_DPHY_refDesign\MIPI_RefDesign\src\DPHY_RX_TOP\temp\MIPI_Rx\DPHY_RX_TOP_syn.rpt.html" completed
GowinSynthesis finish
