--- Architecture Configuration ---
----------------------------------

--- Main Memory ---

Memory size: 8192 word(s) 
Block size: 1 word(s)/block 
Cycles per access read: 1 unity 
Cycles per access write: 2 unity 
Time cycle: 10 time unity 

--- Cache Memory ---

Cache type: UNIFIED / Level: 1 
Memory size: 32 word(s) 
Block size: 1 word(s)/block 
Cycles per access read: 1 unity 
Cycles per access write: 2 unity 
Time cicle: 1 time unity 
Associativity level: 16 block(s)/set 
Write policy: WriteThrough 
Replacement algorithm: LRU 


Cache type: UNIFIED / Level: 2 
Memory size: 512 word(s) 
Block size: 1 word(s)/block 
Cycles per access read: 1 unity 
Cycles per access write: 2 unity 
Time cicle: 1 time unity 
Associativity level: 16 block(s)/set 
Write policy: WriteThrough 
Replacement algorithm: LRU 


-------------------------
---       Trace       ---
---       Statistics       ---
------------------------------

Unified Cache - Level 1
  Read Access: 8192
  Read Cycles: 8192
  Read Time: 8192
  Write Access: 0
  Write Cycles: 0
  Write Time: 0
  Total Access: 8192
  Total Hit: 5
  Total Miss: 8187
  Hit/rate: 6.1035156E-4
  Total Time: 8192

Unified Cache - Level 2
  Read Access: 8187
  Read Cycles: 8187
  Read Time: 8187
  Write Access: 0
  Write Cycles: 0
  Write Time: 0
  Total Access: 8187
  Total Hit: 35
  Total Miss: 8152
  Hit/rate: 0.00427507
  Total Time: 8187

Main Memory
  Read Access: 8152
  Read Cycles: 8152
  Read Time: 81520
  Write Access: 0
  Write Cycles: 0
  Write Time: 0
  Total Access: 8152
  Total Time: 81520

 Total Time: 97899