--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LockIn_Amplifier.twx LockIn_Amplifier.ncd -o
LockIn_Amplifier.twr LockIn_Amplifier.pcf

Design file:              LockIn_Amplifier.ncd
Physical constraint file: LockIn_Amplifier.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 66743068 paths analyzed, 16558 endpoints analyzed, 212 failing endpoints
 212 timing errors detected. (212 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.846ns.
--------------------------------------------------------------------------------

Paths for end point LPF_additional/Vout_27 (SLICE_X22Y49.CIN), 1493636 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_1 (FF)
  Destination:          LPF_additional/Vout_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.773ns (Levels of Logic = 27)
  Clock Path Skew:      -0.073ns (0.597 - 0.670)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_1 to LPF_additional/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.YQ      Tcko                  0.676   LPF/Vout<0>
                                                       LPF/Vout_1
    SLICE_X31Y38.G3      net (fanout=7)        2.177   LPF/Vout<1>
    SLICE_X31Y38.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<0>
                                                       LPF_additional/Madd_Vout_not0000<1>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.Y       Tciny                 0.864   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<24>
                                                       LPF_additional/Madd_Vout_add0000_xor<25>
    SLICE_X22Y48.G2      net (fanout=1)        0.121   LPF_additional/Vout_add0000<25>
    SLICE_X22Y48.COUT    Topcyg                1.296   LPF_additional/Vout<24>
                                                       LPF_additional/Maccum_Vout_lut<25>
                                                       LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CIN     net (fanout=1)        0.000   LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CLK     Tcinck                1.012   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_cy<26>
                                                       LPF_additional/Maccum_Vout_xor<27>
                                                       LPF_additional/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     24.773ns (13.961ns logic, 10.812ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_5 (FF)
  Destination:          LPF_additional/Vout_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.451ns (Levels of Logic = 25)
  Clock Path Skew:      -0.085ns (0.597 - 0.682)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_5 to LPF_additional/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.YQ      Tcko                  0.676   LPF/Vout<4>
                                                       LPF/Vout_5
    SLICE_X31Y40.G4      net (fanout=8)        2.115   LPF/Vout<5>
    SLICE_X31Y40.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_not0000<5>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.Y       Tciny                 0.864   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<24>
                                                       LPF_additional/Madd_Vout_add0000_xor<25>
    SLICE_X22Y48.G2      net (fanout=1)        0.121   LPF_additional/Vout_add0000<25>
    SLICE_X22Y48.COUT    Topcyg                1.296   LPF_additional/Vout<24>
                                                       LPF_additional/Maccum_Vout_lut<25>
                                                       LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CIN     net (fanout=1)        0.000   LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CLK     Tcinck                1.012   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_cy<26>
                                                       LPF_additional/Maccum_Vout_xor<27>
                                                       LPF_additional/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     24.451ns (13.701ns logic, 10.750ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_1 (FF)
  Destination:          LPF_additional/Vout_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.444ns (Levels of Logic = 27)
  Clock Path Skew:      -0.073ns (0.597 - 0.670)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_1 to LPF_additional/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.YQ      Tcko                  0.676   LPF/Vout<0>
                                                       LPF/Vout_1
    SLICE_X31Y38.G3      net (fanout=7)        2.177   LPF/Vout<1>
    SLICE_X31Y38.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<0>
                                                       LPF_additional/Madd_Vout_not0000<1>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.X       Tcinx                 0.604   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_xor<24>
    SLICE_X22Y48.F3      net (fanout=1)        0.043   LPF_additional/Vout_add0000<24>
    SLICE_X22Y48.COUT    Topcyf                1.305   LPF_additional/Vout<24>
                                                       LPF_additional/Maccum_Vout_lut<24>
                                                       LPF_additional/Maccum_Vout_cy<24>
                                                       LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CIN     net (fanout=1)        0.000   LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CLK     Tcinck                1.012   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_cy<26>
                                                       LPF_additional/Maccum_Vout_xor<27>
                                                       LPF_additional/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     24.444ns (13.710ns logic, 10.734ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point LPF_additional/Vout_26 (SLICE_X22Y49.CIN), 1493636 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_1 (FF)
  Destination:          LPF_additional/Vout_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.457ns (Levels of Logic = 27)
  Clock Path Skew:      -0.073ns (0.597 - 0.670)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_1 to LPF_additional/Vout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.YQ      Tcko                  0.676   LPF/Vout<0>
                                                       LPF/Vout_1
    SLICE_X31Y38.G3      net (fanout=7)        2.177   LPF/Vout<1>
    SLICE_X31Y38.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<0>
                                                       LPF_additional/Madd_Vout_not0000<1>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.Y       Tciny                 0.864   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<24>
                                                       LPF_additional/Madd_Vout_add0000_xor<25>
    SLICE_X22Y48.G2      net (fanout=1)        0.121   LPF_additional/Vout_add0000<25>
    SLICE_X22Y48.COUT    Topcyg                1.296   LPF_additional/Vout<24>
                                                       LPF_additional/Maccum_Vout_lut<25>
                                                       LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CIN     net (fanout=1)        0.000   LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CLK     Tcinck                0.696   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_xor<26>
                                                       LPF_additional/Vout_26
    -------------------------------------------------  ---------------------------
    Total                                     24.457ns (13.645ns logic, 10.812ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_5 (FF)
  Destination:          LPF_additional/Vout_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.135ns (Levels of Logic = 25)
  Clock Path Skew:      -0.085ns (0.597 - 0.682)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_5 to LPF_additional/Vout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.YQ      Tcko                  0.676   LPF/Vout<4>
                                                       LPF/Vout_5
    SLICE_X31Y40.G4      net (fanout=8)        2.115   LPF/Vout<5>
    SLICE_X31Y40.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_not0000<5>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.Y       Tciny                 0.864   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<24>
                                                       LPF_additional/Madd_Vout_add0000_xor<25>
    SLICE_X22Y48.G2      net (fanout=1)        0.121   LPF_additional/Vout_add0000<25>
    SLICE_X22Y48.COUT    Topcyg                1.296   LPF_additional/Vout<24>
                                                       LPF_additional/Maccum_Vout_lut<25>
                                                       LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CIN     net (fanout=1)        0.000   LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CLK     Tcinck                0.696   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_xor<26>
                                                       LPF_additional/Vout_26
    -------------------------------------------------  ---------------------------
    Total                                     24.135ns (13.385ns logic, 10.750ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_1 (FF)
  Destination:          LPF_additional/Vout_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.128ns (Levels of Logic = 27)
  Clock Path Skew:      -0.073ns (0.597 - 0.670)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_1 to LPF_additional/Vout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.YQ      Tcko                  0.676   LPF/Vout<0>
                                                       LPF/Vout_1
    SLICE_X31Y38.G3      net (fanout=7)        2.177   LPF/Vout<1>
    SLICE_X31Y38.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<0>
                                                       LPF_additional/Madd_Vout_not0000<1>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.X       Tcinx                 0.604   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_xor<24>
    SLICE_X22Y48.F3      net (fanout=1)        0.043   LPF_additional/Vout_add0000<24>
    SLICE_X22Y48.COUT    Topcyf                1.305   LPF_additional/Vout<24>
                                                       LPF_additional/Maccum_Vout_lut<24>
                                                       LPF_additional/Maccum_Vout_cy<24>
                                                       LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CIN     net (fanout=1)        0.000   LPF_additional/Maccum_Vout_cy<25>
    SLICE_X22Y49.CLK     Tcinck                0.696   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_xor<26>
                                                       LPF_additional/Vout_26
    -------------------------------------------------  ---------------------------
    Total                                     24.128ns (13.394ns logic, 10.734ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point LPF_additional/Vout_27 (SLICE_X22Y49.F4), 177745 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_1 (FF)
  Destination:          LPF_additional/Vout_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.326ns (Levels of Logic = 27)
  Clock Path Skew:      -0.073ns (0.597 - 0.670)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_1 to LPF_additional/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.YQ      Tcko                  0.676   LPF/Vout<0>
                                                       LPF/Vout_1
    SLICE_X31Y38.G3      net (fanout=7)        2.177   LPF/Vout<1>
    SLICE_X31Y38.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<0>
                                                       LPF_additional/Madd_Vout_not0000<1>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<25>
    SLICE_X23Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<25>
    SLICE_X23Y49.X       Tcinx                 0.604   LPF_additional/Vout_add0000<26>
                                                       LPF_additional/Madd_Vout_add0000_xor<26>
    SLICE_X22Y49.F4      net (fanout=1)        0.060   LPF_additional/Vout_add0000<26>
    SLICE_X22Y49.CLK     Tfck                  2.052   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_lut<26>
                                                       LPF_additional/Maccum_Vout_cy<26>
                                                       LPF_additional/Maccum_Vout_xor<27>
                                                       LPF_additional/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     24.326ns (13.575ns logic, 10.751ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_5 (FF)
  Destination:          LPF_additional/Vout_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      24.004ns (Levels of Logic = 25)
  Clock Path Skew:      -0.085ns (0.597 - 0.682)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_5 to LPF_additional/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.YQ      Tcko                  0.676   LPF/Vout<4>
                                                       LPF/Vout_5
    SLICE_X31Y40.G4      net (fanout=8)        2.115   LPF/Vout<5>
    SLICE_X31Y40.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_not0000<5>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<23>
    SLICE_X30Y29.G2      net (fanout=1)        1.231   LPF_additional/Vout_addsub0002<23>
    SLICE_X30Y29.Y       Tilo                  0.707   LPF/Madd_Vout_not0003<11>11
                                                       LPF_additional/Vout_mux0000<23>1
    SLICE_X23Y47.G1      net (fanout=1)        1.319   LPF_additional/Vout_mux0000<23>
    SLICE_X23Y47.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<22>
                                                       LPF_additional/Madd_Vout_add0000_lut<23>
                                                       LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<23>
    SLICE_X23Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<24>
                                                       LPF_additional/Madd_Vout_add0000_cy<25>
    SLICE_X23Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<25>
    SLICE_X23Y49.X       Tcinx                 0.604   LPF_additional/Vout_add0000<26>
                                                       LPF_additional/Madd_Vout_add0000_xor<26>
    SLICE_X22Y49.F4      net (fanout=1)        0.060   LPF_additional/Vout_add0000<26>
    SLICE_X22Y49.CLK     Tfck                  2.052   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_lut<26>
                                                       LPF_additional/Maccum_Vout_cy<26>
                                                       LPF_additional/Maccum_Vout_xor<27>
                                                       LPF_additional/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     24.004ns (13.315ns logic, 10.689ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPF/Vout_1 (FF)
  Destination:          LPF_additional/Vout_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.960ns (Levels of Logic = 27)
  Clock Path Skew:      -0.073ns (0.597 - 0.670)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LPF/Vout_1 to LPF_additional/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.YQ      Tcko                  0.676   LPF/Vout<0>
                                                       LPF/Vout_1
    SLICE_X31Y38.G3      net (fanout=7)        2.177   LPF/Vout<1>
    SLICE_X31Y38.COUT    Topcyg                1.178   LPF_additional/Vout_addsub0000<0>
                                                       LPF_additional/Madd_Vout_not0000<1>1_INV_0
                                                       LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<1>
    SLICE_X31Y39.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<2>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<3>
    SLICE_X31Y40.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<4>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<5>
    SLICE_X31Y41.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<6>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<7>
    SLICE_X31Y42.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<8>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<9>
    SLICE_X31Y43.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<10>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<11>
    SLICE_X31Y44.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<12>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<13>
    SLICE_X31Y45.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<15>
    SLICE_X31Y46.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<17>
    SLICE_X31Y47.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<19>
    SLICE_X31Y48.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<21>
    SLICE_X31Y49.COUT    Tbyp                  0.130   LPF_additional/Vout_addsub0000<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0000_cy<23>
    SLICE_X31Y50.Y       Tciny                 0.864   LPF_additional/Vout_addsub0000<24>
                                                       LPF_additional/Madd_Vout_addsub0000_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0000_xor<25>
    SLICE_X23Y2.G1       net (fanout=4)        3.623   LPF_additional/Vout_addsub0000<25>
    SLICE_X23Y2.Y        Tilo                  0.648   LPF_additional/Sh109
                                                       LPF_additional/Sh109_SW0
    SLICE_X23Y2.F3       net (fanout=1)        0.043   LPF_additional/Sh109_SW0/O
    SLICE_X23Y2.X        Tilo                  0.643   LPF_additional/Sh109
                                                       LPF_additional/Sh109
    SLICE_X25Y33.F1      net (fanout=4)        1.935   LPF_additional/Sh109
    SLICE_X25Y33.X       Tilo                  0.643   LPF_additional/Madd_Vout_not0002<13>11
                                                       LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.G4      net (fanout=1)        0.363   LPF_additional/Madd_Vout_not0002<13>11
    SLICE_X24Y31.COUT    Topcyg                1.296   LPF_additional/Vout_addsub0002<12>
                                                       LPF_additional/Madd_Vout_not0002<13>39
                                                       LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<13>
    SLICE_X24Y32.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<14>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<15>
    SLICE_X24Y33.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<16>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<17>
    SLICE_X24Y34.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<18>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<19>
    SLICE_X24Y35.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<20>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<21>
    SLICE_X24Y36.COUT    Tbyp                  0.156   LPF_additional/Vout_addsub0002<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<22>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<23>
    SLICE_X24Y37.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_addsub0002_cy<23>
    SLICE_X24Y37.Y       Tciny                 0.902   LPF_additional/Vout_addsub0002<24>
                                                       LPF_additional/Madd_Vout_addsub0002_cy<24>
                                                       LPF_additional/Madd_Vout_addsub0002_xor<25>
    SLICE_X31Y37.F4      net (fanout=1)        0.879   LPF_additional/Vout_addsub0002<25>
    SLICE_X31Y37.X       Tilo                  0.643   LPF_additional/Vout_mux0000<25>
                                                       LPF_additional/Vout_mux0000<25>1
    SLICE_X23Y48.G1      net (fanout=1)        1.343   LPF_additional/Vout_mux0000<25>
    SLICE_X23Y48.COUT    Topcyg                1.178   LPF_additional/Vout_add0000<24>
                                                       LPF_additional/Madd_Vout_add0000_lut<25>
                                                       LPF_additional/Madd_Vout_add0000_cy<25>
    SLICE_X23Y49.CIN     net (fanout=1)        0.000   LPF_additional/Madd_Vout_add0000_cy<25>
    SLICE_X23Y49.X       Tcinx                 0.604   LPF_additional/Vout_add0000<26>
                                                       LPF_additional/Madd_Vout_add0000_xor<26>
    SLICE_X22Y49.F4      net (fanout=1)        0.060   LPF_additional/Vout_add0000<26>
    SLICE_X22Y49.CLK     Tfck                  2.052   LPF_additional/Vout<26>
                                                       LPF_additional/Maccum_Vout_lut<26>
                                                       LPF_additional/Maccum_Vout_cy<26>
                                                       LPF_additional/Maccum_Vout_xor<27>
                                                       LPF_additional/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     23.960ns (13.537ns logic, 10.423ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conversion/blk00002d46 (SLICE_X56Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conversion/blk00000219 (FF)
  Destination:          conversion/blk00002d46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.030 - 0.025)
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conversion/blk00000219 to conversion/blk00002d46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y67.YQ      Tcko                  0.464   conversion/sig00000af3
                                                       conversion/blk00000219
    SLICE_X56Y67.BY      net (fanout=1)        0.361   conversion/sig00000af3
    SLICE_X56Y67.CLK     Tdh         (-Th)     0.126   conversion/sig00000744
                                                       conversion/blk00002d46
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.338ns logic, 0.361ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point YourInstanceName/blk00000003/blk00000054 (SLICE_X63Y74.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conversion_to_degrees/blk00000001/blk00000146 (FF)
  Destination:          YourInstanceName/blk00000003/blk00000054 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.491 - 0.340)
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conversion_to_degrees/blk00000001/blk00000146 to YourInstanceName/blk00000003/blk00000054
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y77.YQ      Tcko                  0.464   wb_degree_product<20>
                                                       conversion_to_degrees/blk00000001/blk00000146
    SLICE_X63Y74.BY      net (fanout=1)        0.352   wb_degree_product<21>
    SLICE_X63Y74.CLK     Tckdi       (-Th)    -0.140   YourInstanceName/blk00000003/sig000000a9
                                                       YourInstanceName/blk00000003/blk00000054
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.604ns logic, 0.352ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point YourInstanceName/blk00000003/blk00000697 (SLICE_X62Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               YourInstanceName/blk00000003/blk00000682 (FF)
  Destination:          YourInstanceName/blk00000003/blk00000697 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.039ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.892 - 0.686)
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: YourInstanceName/blk00000003/blk00000682 to YourInstanceName/blk00000003/blk00000697
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.YQ      Tcko                  0.464   YourInstanceName/blk00000003/sig0000083e
                                                       YourInstanceName/blk00000003/blk00000682
    SLICE_X62Y49.BY      net (fanout=1)        0.402   YourInstanceName/blk00000003/sig0000083e
    SLICE_X62Y49.CLK     Tckdi       (-Th)    -0.173   YourInstanceName/blk00000003/sig00000853
                                                       YourInstanceName/blk00000003/blk00000697
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.637ns logic, 0.402ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: w_SPI_MOSI_DAC/CLK
  Logical resource: DAC_Driver/DAC_Driver/SPI_MOSI/CK
  Location pin: SLICE_X30Y55.CLK
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: w_SPI_MOSI_DAC/CLK
  Logical resource: DAC_Driver/DAC_Driver/SPI_MOSI/CK
  Location pin: SLICE_X30Y55.CLK
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: w_SPI_MOSI_DAC/CLK
  Logical resource: DAC_Driver/DAC_Driver/SPI_MOSI/CK
  Location pin: SLICE_X30Y55.CLK
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "CLK_50M";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6785173 paths analyzed, 293 endpoints analyzed, 272 failing endpoints
 272 timing errors detected. (272 setup errors, 0 hold errors)
 Minimum allowable offset is  17.999ns.
--------------------------------------------------------------------------------

Paths for end point LPF_ninety/Vout_27 (SLICE_X24Y21.CIN), 170987 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.999ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF_ninety/Vout_27 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.429ns (Levels of Logic = 21)
  Clock Path Delay:     2.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF_ninety/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X35Y10.F2      net (fanout=513)      2.687   SW_1_IBUF
    SLICE_X35Y10.X       Tilo                  0.643   LPF_ninety/Sh967
                                                       LPF_ninety/Sh9720
    SLICE_X22Y11.F3      net (fanout=2)        0.758   LPF_ninety/Sh967
    SLICE_X22Y11.X       Tilo                  0.692   LPF_ninety/Sh96
                                                       LPF_ninety/Sh9631
    SLICE_X31Y8.F1       net (fanout=3)        1.519   LPF_ninety/Sh96
    SLICE_X31Y8.X        Tilo                  0.643   N371
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>_SW0
    SLICE_X29Y9.F1       net (fanout=1)        0.760   N371
    SLICE_X29Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_addsub0002<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.X       Tcinx                 0.604   LPF_ninety/Vout_addsub0002<2>
                                                       LPF_ninety/Madd_Vout_addsub0002_xor<2>
    SLICE_X32Y14.F2      net (fanout=1)        0.931   LPF_ninety/Vout_addsub0002<2>
    SLICE_X32Y14.X       Tilo                  0.692   LPF_ninety/Vout_mux0000<2>
                                                       LPF_ninety/Vout_mux0000<2>134
    SLICE_X25Y9.F1       net (fanout=1)        1.791   LPF_ninety/Vout_mux0000<2>
    SLICE_X25Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_add0000<2>
                                                       LPF_ninety/Madd_Vout_add0000_lut<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.COUT    Tbyp                  0.130   LPF_ninety/Vout_add0000<4>
                                                       LPF_ninety/Madd_Vout_add0000_cy<4>
                                                       LPF_ninety/Madd_Vout_add0000_cy<5>
    SLICE_X25Y11.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_add0000_cy<5>
    SLICE_X25Y11.Y       Tciny                 0.864   LPF_ninety/Vout_add0000<6>
                                                       LPF_ninety/Madd_Vout_add0000_cy<6>
                                                       LPF_ninety/Madd_Vout_add0000_xor<7>
    SLICE_X24Y11.G1      net (fanout=1)        0.165   LPF_ninety/Vout_add0000<7>
    SLICE_X24Y11.COUT    Topcyg                1.296   LPF_ninety/Vout<6>
                                                       LPF_ninety/Maccum_Vout_lut<7>
                                                       LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.COUT    Tbyp                  0.156   LPF_ninety/Vout<8>
                                                       LPF_ninety/Maccum_Vout_cy<8>
                                                       LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.COUT    Tbyp                  0.156   LPF_ninety/Vout<10>
                                                       LPF_ninety/Maccum_Vout_cy<10>
                                                       LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.COUT    Tbyp                  0.156   LPF_ninety/Vout<12>
                                                       LPF_ninety/Maccum_Vout_cy<12>
                                                       LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.COUT    Tbyp                  0.156   LPF_ninety/Vout<14>
                                                       LPF_ninety/Maccum_Vout_cy<14>
                                                       LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.COUT    Tbyp                  0.156   LPF_ninety/Vout<16>
                                                       LPF_ninety/Maccum_Vout_cy<16>
                                                       LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.COUT    Tbyp                  0.156   LPF_ninety/Vout<18>
                                                       LPF_ninety/Maccum_Vout_cy<18>
                                                       LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.COUT    Tbyp                  0.156   LPF_ninety/Vout<20>
                                                       LPF_ninety/Maccum_Vout_cy<20>
                                                       LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.COUT    Tbyp                  0.156   LPF_ninety/Vout<22>
                                                       LPF_ninety/Maccum_Vout_cy<22>
                                                       LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.COUT    Tbyp                  0.156   LPF_ninety/Vout<24>
                                                       LPF_ninety/Maccum_Vout_cy<24>
                                                       LPF_ninety/Maccum_Vout_cy<25>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<25>
    SLICE_X24Y21.CLK     Tcinck                1.012   LPF_ninety/Vout<26>
                                                       LPF_ninety/Maccum_Vout_cy<26>
                                                       LPF_ninety/Maccum_Vout_xor<27>
                                                       LPF_ninety/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     20.429ns (11.818ns logic, 8.611ns route)
                                                       (57.8% logic, 42.2% route)

  Minimum Clock Path: CLK_50M to LPF_ninety/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X24Y21.CLK     net (fanout=2262)     0.938   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.465ns logic, 0.965ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.981ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF_ninety/Vout_27 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.411ns (Levels of Logic = 21)
  Clock Path Delay:     2.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF_ninety/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X35Y10.F2      net (fanout=513)      2.687   SW_1_IBUF
    SLICE_X35Y10.X       Tilo                  0.643   LPF_ninety/Sh967
                                                       LPF_ninety/Sh9720
    SLICE_X22Y11.F3      net (fanout=2)        0.758   LPF_ninety/Sh967
    SLICE_X22Y11.X       Tilo                  0.692   LPF_ninety/Sh96
                                                       LPF_ninety/Sh9631
    SLICE_X31Y8.F1       net (fanout=3)        1.519   LPF_ninety/Sh96
    SLICE_X31Y8.X        Tilo                  0.643   N371
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>_SW0
    SLICE_X29Y9.F1       net (fanout=1)        0.760   N371
    SLICE_X29Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_addsub0002<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.X       Tcinx                 0.604   LPF_ninety/Vout_addsub0002<2>
                                                       LPF_ninety/Madd_Vout_addsub0002_xor<2>
    SLICE_X32Y14.F2      net (fanout=1)        0.931   LPF_ninety/Vout_addsub0002<2>
    SLICE_X32Y14.X       Tilo                  0.692   LPF_ninety/Vout_mux0000<2>
                                                       LPF_ninety/Vout_mux0000<2>134
    SLICE_X25Y9.F1       net (fanout=1)        1.791   LPF_ninety/Vout_mux0000<2>
    SLICE_X25Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_add0000<2>
                                                       LPF_ninety/Madd_Vout_add0000_lut<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.Y       Tciny                 0.864   LPF_ninety/Vout_add0000<4>
                                                       LPF_ninety/Madd_Vout_add0000_cy<4>
                                                       LPF_ninety/Madd_Vout_add0000_xor<5>
    SLICE_X24Y10.G2      net (fanout=1)        0.121   LPF_ninety/Vout_add0000<5>
    SLICE_X24Y10.COUT    Topcyg                1.296   LPF_ninety/Vout<4>
                                                       LPF_ninety/Maccum_Vout_lut<5>
                                                       LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.COUT    Tbyp                  0.156   LPF_ninety/Vout<6>
                                                       LPF_ninety/Maccum_Vout_cy<6>
                                                       LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.COUT    Tbyp                  0.156   LPF_ninety/Vout<8>
                                                       LPF_ninety/Maccum_Vout_cy<8>
                                                       LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.COUT    Tbyp                  0.156   LPF_ninety/Vout<10>
                                                       LPF_ninety/Maccum_Vout_cy<10>
                                                       LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.COUT    Tbyp                  0.156   LPF_ninety/Vout<12>
                                                       LPF_ninety/Maccum_Vout_cy<12>
                                                       LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.COUT    Tbyp                  0.156   LPF_ninety/Vout<14>
                                                       LPF_ninety/Maccum_Vout_cy<14>
                                                       LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.COUT    Tbyp                  0.156   LPF_ninety/Vout<16>
                                                       LPF_ninety/Maccum_Vout_cy<16>
                                                       LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.COUT    Tbyp                  0.156   LPF_ninety/Vout<18>
                                                       LPF_ninety/Maccum_Vout_cy<18>
                                                       LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.COUT    Tbyp                  0.156   LPF_ninety/Vout<20>
                                                       LPF_ninety/Maccum_Vout_cy<20>
                                                       LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.COUT    Tbyp                  0.156   LPF_ninety/Vout<22>
                                                       LPF_ninety/Maccum_Vout_cy<22>
                                                       LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.COUT    Tbyp                  0.156   LPF_ninety/Vout<24>
                                                       LPF_ninety/Maccum_Vout_cy<24>
                                                       LPF_ninety/Maccum_Vout_cy<25>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<25>
    SLICE_X24Y21.CLK     Tcinck                1.012   LPF_ninety/Vout<26>
                                                       LPF_ninety/Maccum_Vout_cy<26>
                                                       LPF_ninety/Maccum_Vout_xor<27>
                                                       LPF_ninety/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     20.411ns (11.844ns logic, 8.567ns route)
                                                       (58.0% logic, 42.0% route)

  Minimum Clock Path: CLK_50M to LPF_ninety/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X24Y21.CLK     net (fanout=2262)     0.938   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.465ns logic, 0.965ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.975ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF_ninety/Vout_27 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.405ns (Levels of Logic = 21)
  Clock Path Delay:     2.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF_ninety/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X35Y10.F2      net (fanout=513)      2.687   SW_1_IBUF
    SLICE_X35Y10.X       Tilo                  0.643   LPF_ninety/Sh967
                                                       LPF_ninety/Sh9720
    SLICE_X22Y11.F3      net (fanout=2)        0.758   LPF_ninety/Sh967
    SLICE_X22Y11.X       Tilo                  0.692   LPF_ninety/Sh96
                                                       LPF_ninety/Sh9631
    SLICE_X31Y8.F1       net (fanout=3)        1.519   LPF_ninety/Sh96
    SLICE_X31Y8.X        Tilo                  0.643   N371
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>_SW0
    SLICE_X29Y9.F1       net (fanout=1)        0.760   N371
    SLICE_X29Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_addsub0002<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.X       Tcinx                 0.604   LPF_ninety/Vout_addsub0002<2>
                                                       LPF_ninety/Madd_Vout_addsub0002_xor<2>
    SLICE_X32Y14.F2      net (fanout=1)        0.931   LPF_ninety/Vout_addsub0002<2>
    SLICE_X32Y14.X       Tilo                  0.692   LPF_ninety/Vout_mux0000<2>
                                                       LPF_ninety/Vout_mux0000<2>134
    SLICE_X25Y9.F1       net (fanout=1)        1.791   LPF_ninety/Vout_mux0000<2>
    SLICE_X25Y9.Y        Topy                  1.853   LPF_ninety/Vout_add0000<2>
                                                       LPF_ninety/Madd_Vout_add0000_lut<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<2>
                                                       LPF_ninety/Madd_Vout_add0000_xor<3>
    SLICE_X24Y9.G1       net (fanout=1)        0.165   LPF_ninety/Vout_add0000<3>
    SLICE_X24Y9.COUT     Topcyg                1.296   LPF_ninety/Vout<2>
                                                       LPF_ninety/Maccum_Vout_lut<3>
                                                       LPF_ninety/Maccum_Vout_cy<3>
    SLICE_X24Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<3>
    SLICE_X24Y10.COUT    Tbyp                  0.156   LPF_ninety/Vout<4>
                                                       LPF_ninety/Maccum_Vout_cy<4>
                                                       LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.COUT    Tbyp                  0.156   LPF_ninety/Vout<6>
                                                       LPF_ninety/Maccum_Vout_cy<6>
                                                       LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.COUT    Tbyp                  0.156   LPF_ninety/Vout<8>
                                                       LPF_ninety/Maccum_Vout_cy<8>
                                                       LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.COUT    Tbyp                  0.156   LPF_ninety/Vout<10>
                                                       LPF_ninety/Maccum_Vout_cy<10>
                                                       LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.COUT    Tbyp                  0.156   LPF_ninety/Vout<12>
                                                       LPF_ninety/Maccum_Vout_cy<12>
                                                       LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.COUT    Tbyp                  0.156   LPF_ninety/Vout<14>
                                                       LPF_ninety/Maccum_Vout_cy<14>
                                                       LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.COUT    Tbyp                  0.156   LPF_ninety/Vout<16>
                                                       LPF_ninety/Maccum_Vout_cy<16>
                                                       LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.COUT    Tbyp                  0.156   LPF_ninety/Vout<18>
                                                       LPF_ninety/Maccum_Vout_cy<18>
                                                       LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.COUT    Tbyp                  0.156   LPF_ninety/Vout<20>
                                                       LPF_ninety/Maccum_Vout_cy<20>
                                                       LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.COUT    Tbyp                  0.156   LPF_ninety/Vout<22>
                                                       LPF_ninety/Maccum_Vout_cy<22>
                                                       LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.COUT    Tbyp                  0.156   LPF_ninety/Vout<24>
                                                       LPF_ninety/Maccum_Vout_cy<24>
                                                       LPF_ninety/Maccum_Vout_cy<25>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<25>
    SLICE_X24Y21.CLK     Tcinck                1.012   LPF_ninety/Vout<26>
                                                       LPF_ninety/Maccum_Vout_cy<26>
                                                       LPF_ninety/Maccum_Vout_xor<27>
                                                       LPF_ninety/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     20.405ns (11.794ns logic, 8.611ns route)
                                                       (57.8% logic, 42.2% route)

  Minimum Clock Path: CLK_50M to LPF_ninety/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X24Y21.CLK     net (fanout=2262)     0.938   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.465ns logic, 0.965ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point LPF_ninety/Vout_25 (SLICE_X24Y20.CIN), 138170 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.843ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF_ninety/Vout_25 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.273ns (Levels of Logic = 20)
  Clock Path Delay:     2.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF_ninety/Vout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X35Y10.F2      net (fanout=513)      2.687   SW_1_IBUF
    SLICE_X35Y10.X       Tilo                  0.643   LPF_ninety/Sh967
                                                       LPF_ninety/Sh9720
    SLICE_X22Y11.F3      net (fanout=2)        0.758   LPF_ninety/Sh967
    SLICE_X22Y11.X       Tilo                  0.692   LPF_ninety/Sh96
                                                       LPF_ninety/Sh9631
    SLICE_X31Y8.F1       net (fanout=3)        1.519   LPF_ninety/Sh96
    SLICE_X31Y8.X        Tilo                  0.643   N371
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>_SW0
    SLICE_X29Y9.F1       net (fanout=1)        0.760   N371
    SLICE_X29Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_addsub0002<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.X       Tcinx                 0.604   LPF_ninety/Vout_addsub0002<2>
                                                       LPF_ninety/Madd_Vout_addsub0002_xor<2>
    SLICE_X32Y14.F2      net (fanout=1)        0.931   LPF_ninety/Vout_addsub0002<2>
    SLICE_X32Y14.X       Tilo                  0.692   LPF_ninety/Vout_mux0000<2>
                                                       LPF_ninety/Vout_mux0000<2>134
    SLICE_X25Y9.F1       net (fanout=1)        1.791   LPF_ninety/Vout_mux0000<2>
    SLICE_X25Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_add0000<2>
                                                       LPF_ninety/Madd_Vout_add0000_lut<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.COUT    Tbyp                  0.130   LPF_ninety/Vout_add0000<4>
                                                       LPF_ninety/Madd_Vout_add0000_cy<4>
                                                       LPF_ninety/Madd_Vout_add0000_cy<5>
    SLICE_X25Y11.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_add0000_cy<5>
    SLICE_X25Y11.Y       Tciny                 0.864   LPF_ninety/Vout_add0000<6>
                                                       LPF_ninety/Madd_Vout_add0000_cy<6>
                                                       LPF_ninety/Madd_Vout_add0000_xor<7>
    SLICE_X24Y11.G1      net (fanout=1)        0.165   LPF_ninety/Vout_add0000<7>
    SLICE_X24Y11.COUT    Topcyg                1.296   LPF_ninety/Vout<6>
                                                       LPF_ninety/Maccum_Vout_lut<7>
                                                       LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.COUT    Tbyp                  0.156   LPF_ninety/Vout<8>
                                                       LPF_ninety/Maccum_Vout_cy<8>
                                                       LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.COUT    Tbyp                  0.156   LPF_ninety/Vout<10>
                                                       LPF_ninety/Maccum_Vout_cy<10>
                                                       LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.COUT    Tbyp                  0.156   LPF_ninety/Vout<12>
                                                       LPF_ninety/Maccum_Vout_cy<12>
                                                       LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.COUT    Tbyp                  0.156   LPF_ninety/Vout<14>
                                                       LPF_ninety/Maccum_Vout_cy<14>
                                                       LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.COUT    Tbyp                  0.156   LPF_ninety/Vout<16>
                                                       LPF_ninety/Maccum_Vout_cy<16>
                                                       LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.COUT    Tbyp                  0.156   LPF_ninety/Vout<18>
                                                       LPF_ninety/Maccum_Vout_cy<18>
                                                       LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.COUT    Tbyp                  0.156   LPF_ninety/Vout<20>
                                                       LPF_ninety/Maccum_Vout_cy<20>
                                                       LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.COUT    Tbyp                  0.156   LPF_ninety/Vout<22>
                                                       LPF_ninety/Maccum_Vout_cy<22>
                                                       LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CLK     Tcinck                1.012   LPF_ninety/Vout<24>
                                                       LPF_ninety/Maccum_Vout_cy<24>
                                                       LPF_ninety/Maccum_Vout_xor<25>
                                                       LPF_ninety/Vout_25
    -------------------------------------------------  ---------------------------
    Total                                     20.273ns (11.662ns logic, 8.611ns route)
                                                       (57.5% logic, 42.5% route)

  Minimum Clock Path: CLK_50M to LPF_ninety/Vout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X24Y20.CLK     net (fanout=2262)     0.938   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.465ns logic, 0.965ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.825ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF_ninety/Vout_25 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.255ns (Levels of Logic = 20)
  Clock Path Delay:     2.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF_ninety/Vout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X35Y10.F2      net (fanout=513)      2.687   SW_1_IBUF
    SLICE_X35Y10.X       Tilo                  0.643   LPF_ninety/Sh967
                                                       LPF_ninety/Sh9720
    SLICE_X22Y11.F3      net (fanout=2)        0.758   LPF_ninety/Sh967
    SLICE_X22Y11.X       Tilo                  0.692   LPF_ninety/Sh96
                                                       LPF_ninety/Sh9631
    SLICE_X31Y8.F1       net (fanout=3)        1.519   LPF_ninety/Sh96
    SLICE_X31Y8.X        Tilo                  0.643   N371
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>_SW0
    SLICE_X29Y9.F1       net (fanout=1)        0.760   N371
    SLICE_X29Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_addsub0002<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.X       Tcinx                 0.604   LPF_ninety/Vout_addsub0002<2>
                                                       LPF_ninety/Madd_Vout_addsub0002_xor<2>
    SLICE_X32Y14.F2      net (fanout=1)        0.931   LPF_ninety/Vout_addsub0002<2>
    SLICE_X32Y14.X       Tilo                  0.692   LPF_ninety/Vout_mux0000<2>
                                                       LPF_ninety/Vout_mux0000<2>134
    SLICE_X25Y9.F1       net (fanout=1)        1.791   LPF_ninety/Vout_mux0000<2>
    SLICE_X25Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_add0000<2>
                                                       LPF_ninety/Madd_Vout_add0000_lut<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_add0000_cy<3>
    SLICE_X25Y10.Y       Tciny                 0.864   LPF_ninety/Vout_add0000<4>
                                                       LPF_ninety/Madd_Vout_add0000_cy<4>
                                                       LPF_ninety/Madd_Vout_add0000_xor<5>
    SLICE_X24Y10.G2      net (fanout=1)        0.121   LPF_ninety/Vout_add0000<5>
    SLICE_X24Y10.COUT    Topcyg                1.296   LPF_ninety/Vout<4>
                                                       LPF_ninety/Maccum_Vout_lut<5>
                                                       LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.COUT    Tbyp                  0.156   LPF_ninety/Vout<6>
                                                       LPF_ninety/Maccum_Vout_cy<6>
                                                       LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.COUT    Tbyp                  0.156   LPF_ninety/Vout<8>
                                                       LPF_ninety/Maccum_Vout_cy<8>
                                                       LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.COUT    Tbyp                  0.156   LPF_ninety/Vout<10>
                                                       LPF_ninety/Maccum_Vout_cy<10>
                                                       LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.COUT    Tbyp                  0.156   LPF_ninety/Vout<12>
                                                       LPF_ninety/Maccum_Vout_cy<12>
                                                       LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.COUT    Tbyp                  0.156   LPF_ninety/Vout<14>
                                                       LPF_ninety/Maccum_Vout_cy<14>
                                                       LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.COUT    Tbyp                  0.156   LPF_ninety/Vout<16>
                                                       LPF_ninety/Maccum_Vout_cy<16>
                                                       LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.COUT    Tbyp                  0.156   LPF_ninety/Vout<18>
                                                       LPF_ninety/Maccum_Vout_cy<18>
                                                       LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.COUT    Tbyp                  0.156   LPF_ninety/Vout<20>
                                                       LPF_ninety/Maccum_Vout_cy<20>
                                                       LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.COUT    Tbyp                  0.156   LPF_ninety/Vout<22>
                                                       LPF_ninety/Maccum_Vout_cy<22>
                                                       LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CLK     Tcinck                1.012   LPF_ninety/Vout<24>
                                                       LPF_ninety/Maccum_Vout_cy<24>
                                                       LPF_ninety/Maccum_Vout_xor<25>
                                                       LPF_ninety/Vout_25
    -------------------------------------------------  ---------------------------
    Total                                     20.255ns (11.688ns logic, 8.567ns route)
                                                       (57.7% logic, 42.3% route)

  Minimum Clock Path: CLK_50M to LPF_ninety/Vout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X24Y20.CLK     net (fanout=2262)     0.938   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.465ns logic, 0.965ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.819ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF_ninety/Vout_25 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.249ns (Levels of Logic = 20)
  Clock Path Delay:     2.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF_ninety/Vout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X35Y10.F2      net (fanout=513)      2.687   SW_1_IBUF
    SLICE_X35Y10.X       Tilo                  0.643   LPF_ninety/Sh967
                                                       LPF_ninety/Sh9720
    SLICE_X22Y11.F3      net (fanout=2)        0.758   LPF_ninety/Sh967
    SLICE_X22Y11.X       Tilo                  0.692   LPF_ninety/Sh96
                                                       LPF_ninety/Sh9631
    SLICE_X31Y8.F1       net (fanout=3)        1.519   LPF_ninety/Sh96
    SLICE_X31Y8.X        Tilo                  0.643   N371
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>_SW0
    SLICE_X29Y9.F1       net (fanout=1)        0.760   N371
    SLICE_X29Y9.COUT     Topcyf                1.195   LPF_ninety/Vout_addsub0002<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_lut<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<0>
                                                       LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Madd_Vout_addsub0002_cy<1>
    SLICE_X29Y10.X       Tcinx                 0.604   LPF_ninety/Vout_addsub0002<2>
                                                       LPF_ninety/Madd_Vout_addsub0002_xor<2>
    SLICE_X32Y14.F2      net (fanout=1)        0.931   LPF_ninety/Vout_addsub0002<2>
    SLICE_X32Y14.X       Tilo                  0.692   LPF_ninety/Vout_mux0000<2>
                                                       LPF_ninety/Vout_mux0000<2>134
    SLICE_X25Y9.F1       net (fanout=1)        1.791   LPF_ninety/Vout_mux0000<2>
    SLICE_X25Y9.Y        Topy                  1.853   LPF_ninety/Vout_add0000<2>
                                                       LPF_ninety/Madd_Vout_add0000_lut<2>
                                                       LPF_ninety/Madd_Vout_add0000_cy<2>
                                                       LPF_ninety/Madd_Vout_add0000_xor<3>
    SLICE_X24Y9.G1       net (fanout=1)        0.165   LPF_ninety/Vout_add0000<3>
    SLICE_X24Y9.COUT     Topcyg                1.296   LPF_ninety/Vout<2>
                                                       LPF_ninety/Maccum_Vout_lut<3>
                                                       LPF_ninety/Maccum_Vout_cy<3>
    SLICE_X24Y10.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<3>
    SLICE_X24Y10.COUT    Tbyp                  0.156   LPF_ninety/Vout<4>
                                                       LPF_ninety/Maccum_Vout_cy<4>
                                                       LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<5>
    SLICE_X24Y11.COUT    Tbyp                  0.156   LPF_ninety/Vout<6>
                                                       LPF_ninety/Maccum_Vout_cy<6>
                                                       LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<7>
    SLICE_X24Y12.COUT    Tbyp                  0.156   LPF_ninety/Vout<8>
                                                       LPF_ninety/Maccum_Vout_cy<8>
                                                       LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<9>
    SLICE_X24Y13.COUT    Tbyp                  0.156   LPF_ninety/Vout<10>
                                                       LPF_ninety/Maccum_Vout_cy<10>
                                                       LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<11>
    SLICE_X24Y14.COUT    Tbyp                  0.156   LPF_ninety/Vout<12>
                                                       LPF_ninety/Maccum_Vout_cy<12>
                                                       LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<13>
    SLICE_X24Y15.COUT    Tbyp                  0.156   LPF_ninety/Vout<14>
                                                       LPF_ninety/Maccum_Vout_cy<14>
                                                       LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<15>
    SLICE_X24Y16.COUT    Tbyp                  0.156   LPF_ninety/Vout<16>
                                                       LPF_ninety/Maccum_Vout_cy<16>
                                                       LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<17>
    SLICE_X24Y17.COUT    Tbyp                  0.156   LPF_ninety/Vout<18>
                                                       LPF_ninety/Maccum_Vout_cy<18>
                                                       LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<19>
    SLICE_X24Y18.COUT    Tbyp                  0.156   LPF_ninety/Vout<20>
                                                       LPF_ninety/Maccum_Vout_cy<20>
                                                       LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<21>
    SLICE_X24Y19.COUT    Tbyp                  0.156   LPF_ninety/Vout<22>
                                                       LPF_ninety/Maccum_Vout_cy<22>
                                                       LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   LPF_ninety/Maccum_Vout_cy<23>
    SLICE_X24Y20.CLK     Tcinck                1.012   LPF_ninety/Vout<24>
                                                       LPF_ninety/Maccum_Vout_cy<24>
                                                       LPF_ninety/Maccum_Vout_xor<25>
                                                       LPF_ninety/Vout_25
    -------------------------------------------------  ---------------------------
    Total                                     20.249ns (11.638ns logic, 8.611ns route)
                                                       (57.5% logic, 42.5% route)

  Minimum Clock Path: CLK_50M to LPF_ninety/Vout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X24Y20.CLK     net (fanout=2262)     0.938   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.465ns logic, 0.965ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point LPF/Vout_27 (SLICE_X40Y43.CIN), 170987 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.713ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF/Vout_27 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.135ns (Levels of Logic = 21)
  Clock Path Delay:     2.422ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X27Y20.G4      net (fanout=513)      2.266   SW_1_IBUF
    SLICE_X27Y20.Y       Tilo                  0.648   LPF/Sh262
                                                       LPF_additional/Sh1020
    SLICE_X21Y10.F1      net (fanout=2)        1.119   LPF/Sh2617
    SLICE_X21Y10.X       Tilo                  0.643   LPF/Sh261
                                                       LPF_additional/Sh9311
    SLICE_X21Y13.G3      net (fanout=6)        0.722   LPF/Sh261
    SLICE_X21Y13.Y       Tilo                  0.648   LPF/Madd_Vout_not0003<5>11
                                                       LPF/Madd_Vout_not0003<1>83
    SLICE_X28Y22.G1      net (fanout=1)        1.644   LPF/Madd_Vout_not0003<1>83
    SLICE_X28Y22.COUT    Topcyg                1.296   LPF/Vout_addsub0003<0>
                                                       LPF/Madd_Vout_not0003<1>85
                                                       LPF/Madd_Vout_addsub0003_cy<1>
    SLICE_X28Y23.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<1>
    SLICE_X28Y23.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<2>
                                                       LPF/Madd_Vout_addsub0003_cy<2>
                                                       LPF/Madd_Vout_addsub0003_cy<3>
    SLICE_X28Y24.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<3>
    SLICE_X28Y24.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<4>
                                                       LPF/Madd_Vout_addsub0003_cy<4>
                                                       LPF/Madd_Vout_addsub0003_cy<5>
    SLICE_X28Y25.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<5>
    SLICE_X28Y25.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<6>
                                                       LPF/Madd_Vout_addsub0003_cy<6>
                                                       LPF/Madd_Vout_addsub0003_cy<7>
    SLICE_X28Y26.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<7>
    SLICE_X28Y26.Y       Tciny                 0.902   LPF/Vout_addsub0003<8>
                                                       LPF/Madd_Vout_addsub0003_cy<8>
                                                       LPF/Madd_Vout_addsub0003_xor<9>
    SLICE_X32Y29.F1      net (fanout=1)        1.038   LPF/Vout_addsub0003<9>
    SLICE_X32Y29.X       Tilo                  0.692   LPF/Vout_mux0001<9>
                                                       LPF/Vout_mux0001<9>58
    SLICE_X41Y34.G3      net (fanout=1)        0.994   LPF/Vout_mux0001<9>
    SLICE_X41Y34.COUT    Topcyg                1.178   LPF/Vout_add0000<8>
                                                       LPF/Madd_Vout_add0000_lut<9>
                                                       LPF/Madd_Vout_add0000_cy<9>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_add0000_cy<9>
    SLICE_X41Y35.Y       Tciny                 0.864   LPF/Vout_add0000<10>
                                                       LPF/Madd_Vout_add0000_cy<10>
                                                       LPF/Madd_Vout_add0000_xor<11>
    SLICE_X40Y35.G1      net (fanout=1)        0.165   LPF/Vout_add0000<11>
    SLICE_X40Y35.COUT    Topcyg                1.296   LPF/Vout<10>
                                                       LPF/Maccum_Vout_lut<11>
                                                       LPF/Maccum_Vout_cy<11>
    SLICE_X40Y36.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<11>
    SLICE_X40Y36.COUT    Tbyp                  0.156   LPF/Vout<12>
                                                       LPF/Maccum_Vout_cy<12>
                                                       LPF/Maccum_Vout_cy<13>
    SLICE_X40Y37.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<13>
    SLICE_X40Y37.COUT    Tbyp                  0.156   LPF/Vout<14>
                                                       LPF/Maccum_Vout_cy<14>
                                                       LPF/Maccum_Vout_cy<15>
    SLICE_X40Y38.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<15>
    SLICE_X40Y38.COUT    Tbyp                  0.156   LPF/Vout<16>
                                                       LPF/Maccum_Vout_cy<16>
                                                       LPF/Maccum_Vout_cy<17>
    SLICE_X40Y39.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<17>
    SLICE_X40Y39.COUT    Tbyp                  0.156   LPF/Vout<18>
                                                       LPF/Maccum_Vout_cy<18>
                                                       LPF/Maccum_Vout_cy<19>
    SLICE_X40Y40.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<19>
    SLICE_X40Y40.COUT    Tbyp                  0.156   LPF/Vout<20>
                                                       LPF/Maccum_Vout_cy<20>
                                                       LPF/Maccum_Vout_cy<21>
    SLICE_X40Y41.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<21>
    SLICE_X40Y41.COUT    Tbyp                  0.156   LPF/Vout<22>
                                                       LPF/Maccum_Vout_cy<22>
                                                       LPF/Maccum_Vout_cy<23>
    SLICE_X40Y42.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<23>
    SLICE_X40Y42.COUT    Tbyp                  0.156   LPF/Vout<24>
                                                       LPF/Maccum_Vout_cy<24>
                                                       LPF/Maccum_Vout_cy<25>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<25>
    SLICE_X40Y43.CLK     Tcinck                1.012   LPF/Vout<26>
                                                       LPF/Maccum_Vout_cy<26>
                                                       LPF/Maccum_Vout_xor<27>
                                                       LPF/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     20.135ns (12.187ns logic, 7.948ns route)
                                                       (60.5% logic, 39.5% route)

  Minimum Clock Path: CLK_50M to LPF/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X40Y43.CLK     net (fanout=2262)     0.930   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.465ns logic, 0.957ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.685ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF/Vout_27 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.107ns (Levels of Logic = 21)
  Clock Path Delay:     2.422ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X27Y20.G4      net (fanout=513)      2.266   SW_1_IBUF
    SLICE_X27Y20.Y       Tilo                  0.648   LPF/Sh262
                                                       LPF_additional/Sh1020
    SLICE_X21Y10.F1      net (fanout=2)        1.119   LPF/Sh2617
    SLICE_X21Y10.X       Tilo                  0.643   LPF/Sh261
                                                       LPF_additional/Sh9311
    SLICE_X21Y13.G3      net (fanout=6)        0.722   LPF/Sh261
    SLICE_X21Y13.Y       Tilo                  0.648   LPF/Madd_Vout_not0003<5>11
                                                       LPF/Madd_Vout_not0003<1>83
    SLICE_X28Y22.G1      net (fanout=1)        1.644   LPF/Madd_Vout_not0003<1>83
    SLICE_X28Y22.COUT    Topcyg                1.296   LPF/Vout_addsub0003<0>
                                                       LPF/Madd_Vout_not0003<1>85
                                                       LPF/Madd_Vout_addsub0003_cy<1>
    SLICE_X28Y23.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<1>
    SLICE_X28Y23.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<2>
                                                       LPF/Madd_Vout_addsub0003_cy<2>
                                                       LPF/Madd_Vout_addsub0003_cy<3>
    SLICE_X28Y24.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<3>
    SLICE_X28Y24.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<4>
                                                       LPF/Madd_Vout_addsub0003_cy<4>
                                                       LPF/Madd_Vout_addsub0003_cy<5>
    SLICE_X28Y25.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<5>
    SLICE_X28Y25.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<6>
                                                       LPF/Madd_Vout_addsub0003_cy<6>
                                                       LPF/Madd_Vout_addsub0003_cy<7>
    SLICE_X28Y26.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<7>
    SLICE_X28Y26.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<8>
                                                       LPF/Madd_Vout_addsub0003_cy<8>
                                                       LPF/Madd_Vout_addsub0003_cy<9>
    SLICE_X28Y27.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<9>
    SLICE_X28Y27.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<10>
                                                       LPF/Madd_Vout_addsub0003_cy<10>
                                                       LPF/Madd_Vout_addsub0003_cy<11>
    SLICE_X28Y28.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<11>
    SLICE_X28Y28.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<12>
                                                       LPF/Madd_Vout_addsub0003_cy<12>
                                                       LPF/Madd_Vout_addsub0003_cy<13>
    SLICE_X28Y29.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<13>
    SLICE_X28Y29.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<14>
                                                       LPF/Madd_Vout_addsub0003_cy<14>
                                                       LPF/Madd_Vout_addsub0003_cy<15>
    SLICE_X28Y30.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<15>
    SLICE_X28Y30.Y       Tciny                 0.902   LPF/Vout_addsub0003<16>
                                                       LPF/Madd_Vout_addsub0003_cy<16>
                                                       LPF/Madd_Vout_addsub0003_xor<17>
    SLICE_X26Y32.F3      net (fanout=1)        0.947   LPF/Vout_addsub0003<17>
    SLICE_X26Y32.X       Tilo                  0.692   LPF/Vout_mux0001<17>
                                                       LPF/Vout_mux0001<17>47
    SLICE_X41Y38.G2      net (fanout=1)        1.057   LPF/Vout_mux0001<17>
    SLICE_X41Y38.COUT    Topcyg                1.178   LPF/Vout_add0000<16>
                                                       LPF/Madd_Vout_add0000_lut<17>
                                                       LPF/Madd_Vout_add0000_cy<17>
    SLICE_X41Y39.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_add0000_cy<17>
    SLICE_X41Y39.Y       Tciny                 0.864   LPF/Vout_add0000<18>
                                                       LPF/Madd_Vout_add0000_cy<18>
                                                       LPF/Madd_Vout_add0000_xor<19>
    SLICE_X40Y39.G1      net (fanout=1)        0.165   LPF/Vout_add0000<19>
    SLICE_X40Y39.COUT    Topcyg                1.296   LPF/Vout<18>
                                                       LPF/Maccum_Vout_lut<19>
                                                       LPF/Maccum_Vout_cy<19>
    SLICE_X40Y40.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<19>
    SLICE_X40Y40.COUT    Tbyp                  0.156   LPF/Vout<20>
                                                       LPF/Maccum_Vout_cy<20>
                                                       LPF/Maccum_Vout_cy<21>
    SLICE_X40Y41.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<21>
    SLICE_X40Y41.COUT    Tbyp                  0.156   LPF/Vout<22>
                                                       LPF/Maccum_Vout_cy<22>
                                                       LPF/Maccum_Vout_cy<23>
    SLICE_X40Y42.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<23>
    SLICE_X40Y42.COUT    Tbyp                  0.156   LPF/Vout<24>
                                                       LPF/Maccum_Vout_cy<24>
                                                       LPF/Maccum_Vout_cy<25>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<25>
    SLICE_X40Y43.CLK     Tcinck                1.012   LPF/Vout<26>
                                                       LPF/Maccum_Vout_cy<26>
                                                       LPF/Maccum_Vout_xor<27>
                                                       LPF/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     20.107ns (12.187ns logic, 7.920ns route)
                                                       (60.6% logic, 39.4% route)

  Minimum Clock Path: CLK_50M to LPF/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X40Y43.CLK     net (fanout=2262)     0.930   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.465ns logic, 0.957ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.661ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW<1> (PAD)
  Destination:          LPF/Vout_27 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      20.083ns (Levels of Logic = 21)
  Clock Path Delay:     2.422ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SW<1> to LPF/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.448   SW<1>
                                                       SW<1>
                                                       SW_1_IBUF
                                                       SW<1>.DELAY_ADJ
    SLICE_X27Y20.G4      net (fanout=513)      2.266   SW_1_IBUF
    SLICE_X27Y20.Y       Tilo                  0.648   LPF/Sh262
                                                       LPF_additional/Sh1020
    SLICE_X21Y10.F1      net (fanout=2)        1.119   LPF/Sh2617
    SLICE_X21Y10.X       Tilo                  0.643   LPF/Sh261
                                                       LPF_additional/Sh9311
    SLICE_X21Y13.G3      net (fanout=6)        0.722   LPF/Sh261
    SLICE_X21Y13.Y       Tilo                  0.648   LPF/Madd_Vout_not0003<5>11
                                                       LPF/Madd_Vout_not0003<1>83
    SLICE_X28Y22.G1      net (fanout=1)        1.644   LPF/Madd_Vout_not0003<1>83
    SLICE_X28Y22.COUT    Topcyg                1.296   LPF/Vout_addsub0003<0>
                                                       LPF/Madd_Vout_not0003<1>85
                                                       LPF/Madd_Vout_addsub0003_cy<1>
    SLICE_X28Y23.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<1>
    SLICE_X28Y23.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<2>
                                                       LPF/Madd_Vout_addsub0003_cy<2>
                                                       LPF/Madd_Vout_addsub0003_cy<3>
    SLICE_X28Y24.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<3>
    SLICE_X28Y24.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<4>
                                                       LPF/Madd_Vout_addsub0003_cy<4>
                                                       LPF/Madd_Vout_addsub0003_cy<5>
    SLICE_X28Y25.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<5>
    SLICE_X28Y25.COUT    Tbyp                  0.156   LPF/Vout_addsub0003<6>
                                                       LPF/Madd_Vout_addsub0003_cy<6>
                                                       LPF/Madd_Vout_addsub0003_cy<7>
    SLICE_X28Y26.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_addsub0003_cy<7>
    SLICE_X28Y26.Y       Tciny                 0.902   LPF/Vout_addsub0003<8>
                                                       LPF/Madd_Vout_addsub0003_cy<8>
                                                       LPF/Madd_Vout_addsub0003_xor<9>
    SLICE_X32Y29.F1      net (fanout=1)        1.038   LPF/Vout_addsub0003<9>
    SLICE_X32Y29.X       Tilo                  0.692   LPF/Vout_mux0001<9>
                                                       LPF/Vout_mux0001<9>58
    SLICE_X41Y34.G3      net (fanout=1)        0.994   LPF/Vout_mux0001<9>
    SLICE_X41Y34.COUT    Topcyg                1.178   LPF/Vout_add0000<8>
                                                       LPF/Madd_Vout_add0000_lut<9>
                                                       LPF/Madd_Vout_add0000_cy<9>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_add0000_cy<9>
    SLICE_X41Y35.COUT    Tbyp                  0.130   LPF/Vout_add0000<10>
                                                       LPF/Madd_Vout_add0000_cy<10>
                                                       LPF/Madd_Vout_add0000_cy<11>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_add0000_cy<11>
    SLICE_X41Y36.COUT    Tbyp                  0.130   LPF/Vout_add0000<12>
                                                       LPF/Madd_Vout_add0000_cy<12>
                                                       LPF/Madd_Vout_add0000_cy<13>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   LPF/Madd_Vout_add0000_cy<13>
    SLICE_X41Y37.Y       Tciny                 0.864   LPF/Vout_add0000<14>
                                                       LPF/Madd_Vout_add0000_cy<14>
                                                       LPF/Madd_Vout_add0000_xor<15>
    SLICE_X40Y37.G1      net (fanout=1)        0.165   LPF/Vout_add0000<15>
    SLICE_X40Y37.COUT    Topcyg                1.296   LPF/Vout<14>
                                                       LPF/Maccum_Vout_lut<15>
                                                       LPF/Maccum_Vout_cy<15>
    SLICE_X40Y38.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<15>
    SLICE_X40Y38.COUT    Tbyp                  0.156   LPF/Vout<16>
                                                       LPF/Maccum_Vout_cy<16>
                                                       LPF/Maccum_Vout_cy<17>
    SLICE_X40Y39.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<17>
    SLICE_X40Y39.COUT    Tbyp                  0.156   LPF/Vout<18>
                                                       LPF/Maccum_Vout_cy<18>
                                                       LPF/Maccum_Vout_cy<19>
    SLICE_X40Y40.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<19>
    SLICE_X40Y40.COUT    Tbyp                  0.156   LPF/Vout<20>
                                                       LPF/Maccum_Vout_cy<20>
                                                       LPF/Maccum_Vout_cy<21>
    SLICE_X40Y41.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<21>
    SLICE_X40Y41.COUT    Tbyp                  0.156   LPF/Vout<22>
                                                       LPF/Maccum_Vout_cy<22>
                                                       LPF/Maccum_Vout_cy<23>
    SLICE_X40Y42.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<23>
    SLICE_X40Y42.COUT    Tbyp                  0.156   LPF/Vout<24>
                                                       LPF/Maccum_Vout_cy<24>
                                                       LPF/Maccum_Vout_cy<25>
    SLICE_X40Y43.CIN     net (fanout=1)        0.000   LPF/Maccum_Vout_cy<25>
    SLICE_X40Y43.CLK     Tcinck                1.012   LPF/Vout<26>
                                                       LPF/Maccum_Vout_cy<26>
                                                       LPF/Maccum_Vout_xor<27>
                                                       LPF/Vout_27
    -------------------------------------------------  ---------------------------
    Total                                     20.083ns (12.135ns logic, 7.948ns route)
                                                       (60.4% logic, 39.6% route)

  Minimum Clock Path: CLK_50M to LPF/Vout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X40Y43.CLK     net (fanout=2262)     0.930   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.465ns logic, 0.957ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "CLK_50M";
--------------------------------------------------------------------------------

Paths for end point chopper_period_control/status_FSM_FFd2 (SLICE_X52Y0.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.575ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               ROT_B (PAD)
  Destination:          chopper_period_control/status_FSM_FFd2 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 2)
  Clock Path Delay:     2.690ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ROT_B to chopper_period_control/status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R14.I                Tiopi                 1.266   ROT_B
                                                       ROT_B
                                                       ROT_B_IBUF
                                                       ROT_B.DELAY_ADJ
    SLICE_X52Y0.F1       net (fanout=5)        0.494   ROT_B_IBUF
    SLICE_X52Y0.CLK      Tckf        (-Th)    -0.505   chopper_period_control/status_FSM_FFd2
                                                       chopper_period_control/status_FSM_FFd2-In1
                                                       chopper_period_control/status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.771ns logic, 0.494ns route)
                                                       (78.2% logic, 21.8% route)

  Maximum Clock Path: CLK_50M to chopper_period_control/status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X52Y0.CLK      net (fanout=2262)     0.988   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.669ns logic, 1.021ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point chopper_period_control/status_FSM_FFd1 (SLICE_X52Y0.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.595ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               ROT_B (PAD)
  Destination:          chopper_period_control/status_FSM_FFd1 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.285ns (Levels of Logic = 2)
  Clock Path Delay:     2.690ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ROT_B to chopper_period_control/status_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R14.I                Tiopi                 1.266   ROT_B
                                                       ROT_B
                                                       ROT_B_IBUF
                                                       ROT_B.DELAY_ADJ
    SLICE_X52Y0.G1       net (fanout=5)        0.502   ROT_B_IBUF
    SLICE_X52Y0.CLK      Tckg        (-Th)    -0.517   chopper_period_control/status_FSM_FFd2
                                                       chopper_period_control/status_FSM_FFd1-In1
                                                       chopper_period_control/status_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (1.783ns logic, 0.502ns route)
                                                       (78.0% logic, 22.0% route)

  Maximum Clock Path: CLK_50M to chopper_period_control/status_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X52Y0.CLK      net (fanout=2262)     0.988   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.669ns logic, 1.021ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point chopper_period_control/status_FSM_FFd2 (SLICE_X52Y0.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.653ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               ROT_A (PAD)
  Destination:          chopper_period_control/status_FSM_FFd2 (FF)
  Destination Clock:    CLK_50M_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 2)
  Clock Path Delay:     2.690ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ROT_A to chopper_period_control/status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T13.I                Tiopi                 1.266   ROT_A
                                                       ROT_A
                                                       ROT_A_IBUF
                                                       ROT_A.DELAY_ADJ
    SLICE_X52Y0.F2       net (fanout=5)        0.572   ROT_A_IBUF
    SLICE_X52Y0.CLK      Tckf        (-Th)    -0.505   chopper_period_control/status_FSM_FFd2
                                                       chopper_period_control/status_FSM_FFd2-In1
                                                       chopper_period_control/status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (1.771ns logic, 0.572ns route)
                                                       (75.6% logic, 24.4% route)

  Maximum Clock Path: CLK_50M to chopper_period_control/status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X52Y0.CLK      net (fanout=2262)     0.988   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.669ns logic, 1.021ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "CLK_50M";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.040ns.
--------------------------------------------------------------------------------

Paths for end point SPI_MOSI (AB14.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.960ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DAC_Driver/DAC_Driver/SPI_MOSI (FF)
  Destination:          SPI_MOSI (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      10.283ns (Levels of Logic = 2)
  Clock Path Delay:     2.757ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50M to DAC_Driver/DAC_Driver/SPI_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X30Y55.CLK     net (fanout=2262)     1.055   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.669ns logic, 1.088ns route)
                                                       (60.5% logic, 39.5% route)

  Maximum Data Path: DAC_Driver/DAC_Driver/SPI_MOSI to SPI_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.XQ      Tcko                  0.631   w_SPI_MOSI_DAC
                                                       DAC_Driver/DAC_Driver/SPI_MOSI
    SLICE_X39Y46.G2      net (fanout=3)        1.530   w_SPI_MOSI_DAC
    SLICE_X39Y46.Y       Tilo                  0.648   ADC_Driver/SPI_MOSI_and0000
                                                       SPI_MOSI1
    AB14.O1              net (fanout=1)        2.486   SPI_MOSI_OBUF
    AB14.PAD             Tioop                 4.988   SPI_MOSI
                                                       SPI_MOSI_OBUF
                                                       SPI_MOSI
    -------------------------------------------------  ---------------------------
    Total                                     10.283ns (6.267ns logic, 4.016ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.879ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ADC_Driver/AMP_CS (FF)
  Destination:          SPI_MOSI (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.314ns (Levels of Logic = 2)
  Clock Path Delay:     2.807ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50M to ADC_Driver/AMP_CS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X41Y46.CLK     net (fanout=2262)     1.105   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (1.669ns logic, 1.138ns route)
                                                       (59.5% logic, 40.5% route)

  Maximum Data Path: ADC_Driver/AMP_CS to SPI_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.XQ      Tcko                  0.591   AMP_CS_OBUF
                                                       ADC_Driver/AMP_CS
    SLICE_X39Y46.G1      net (fanout=7)        0.601   AMP_CS_OBUF
    SLICE_X39Y46.Y       Tilo                  0.648   ADC_Driver/SPI_MOSI_and0000
                                                       SPI_MOSI1
    AB14.O1              net (fanout=1)        2.486   SPI_MOSI_OBUF
    AB14.PAD             Tioop                 4.988   SPI_MOSI
                                                       SPI_MOSI_OBUF
                                                       SPI_MOSI
    -------------------------------------------------  ---------------------------
    Total                                      9.314ns (6.227ns logic, 3.087ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.895ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ADC_Driver/SPI_MOSI (FF)
  Destination:          SPI_MOSI (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.357ns (Levels of Logic = 2)
  Clock Path Delay:     2.748ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50M to ADC_Driver/SPI_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X40Y50.CLK     net (fanout=2262)     1.046   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (1.669ns logic, 1.079ns route)
                                                       (60.7% logic, 39.3% route)

  Maximum Data Path: ADC_Driver/SPI_MOSI to SPI_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.XQ      Tcko                  0.631   w_SPI_MOSI_preAmp
                                                       ADC_Driver/SPI_MOSI
    SLICE_X39Y46.G4      net (fanout=1)        0.604   w_SPI_MOSI_preAmp
    SLICE_X39Y46.Y       Tilo                  0.648   ADC_Driver/SPI_MOSI_and0000
                                                       SPI_MOSI1
    AB14.O1              net (fanout=1)        2.486   SPI_MOSI_OBUF
    AB14.PAD             Tioop                 4.988   SPI_MOSI
                                                       SPI_MOSI_OBUF
                                                       SPI_MOSI
    -------------------------------------------------  ---------------------------
    Total                                      9.357ns (6.267ns logic, 3.090ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point AMP_CS (W6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  7.994ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ADC_Driver/AMP_CS (FF)
  Destination:          AMP_CS (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.199ns (Levels of Logic = 1)
  Clock Path Delay:     2.807ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50M to ADC_Driver/AMP_CS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X41Y46.CLK     net (fanout=2262)     1.105   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (1.669ns logic, 1.138ns route)
                                                       (59.5% logic, 40.5% route)

  Maximum Data Path: ADC_Driver/AMP_CS to AMP_CS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.XQ      Tcko                  0.591   AMP_CS_OBUF
                                                       ADC_Driver/AMP_CS
    W6.O1                net (fanout=7)        3.620   AMP_CS_OBUF
    W6.PAD               Tioop                 4.988   AMP_CS
                                                       AMP_CS_OBUF
                                                       AMP_CS
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (5.579ns logic, 3.620ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point AD_CONV (Y6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  8.085ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ADC_Driver/AD_CONV (FF)
  Destination:          AD_CONV (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.130ns (Levels of Logic = 1)
  Clock Path Delay:     2.785ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK_50M to ADC_Driver/AD_CONV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X35Y48.CLK     net (fanout=2262)     1.083   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (1.669ns logic, 1.116ns route)
                                                       (59.9% logic, 40.1% route)

  Maximum Data Path: ADC_Driver/AD_CONV to AD_CONV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.YQ      Tcko                  0.580   AD_CONV_OBUF
                                                       ADC_Driver/AD_CONV
    Y6.O1                net (fanout=7)        3.562   AD_CONV_OBUF
    Y6.PAD               Tioop                 4.988   AD_CONV
                                                       AD_CONV_OBUF
                                                       AD_CONV
    -------------------------------------------------  ---------------------------
    Total                                      9.130ns (5.568ns logic, 3.562ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 20 ns AFTER COMP "CLK_50M";
--------------------------------------------------------------------------------

Paths for end point LCD_DB<6> (AB16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  7.544ns (clock arrival + clock path + data path - uncertainty)
  Source:               LCD_driver_pm10to4/lcd_data_2 (FF)
  Destination:          LCD_DB<6> (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Clock Path Delay:     2.349ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: CLK_50M to LCD_driver_pm10to4/lcd_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X49Y1.CLK      net (fanout=2262)     0.857   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (1.465ns logic, 0.884ns route)
                                                       (62.4% logic, 37.6% route)

  Minimum Data Path: LCD_driver_pm10to4/lcd_data_2 to LCD_DB<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y1.XQ       Tcko                  0.473   LCD_DB_6_OBUF
                                                       LCD_driver_pm10to4/lcd_data_2
    AB16.O1              net (fanout=3)        0.313   LCD_DB_6_OBUF
    AB16.PAD             Tioop                 4.409   LCD_DB<6>
                                                       LCD_DB_6_OBUF
                                                       LCD_DB<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (4.882ns logic, 0.313ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point LCD_DB<5> (Y16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  7.747ns (clock arrival + clock path + data path - uncertainty)
  Source:               LCD_driver_pm10to4/lcd_data_1 (FF)
  Destination:          LCD_DB<5> (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Data Path Delay:      5.404ns (Levels of Logic = 1)
  Clock Path Delay:     2.343ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: CLK_50M to LCD_driver_pm10to4/lcd_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X49Y5.CLK      net (fanout=2262)     0.851   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (1.465ns logic, 0.878ns route)
                                                       (62.5% logic, 37.5% route)

  Minimum Data Path: LCD_driver_pm10to4/lcd_data_1 to LCD_DB<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y5.XQ       Tcko                  0.473   LCD_DB_5_OBUF
                                                       LCD_driver_pm10to4/lcd_data_1
    Y16.O1               net (fanout=2)        0.522   LCD_DB_5_OBUF
    Y16.PAD              Tioop                 4.409   LCD_DB<5>
                                                       LCD_DB_5_OBUF
                                                       LCD_DB<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.404ns (4.882ns logic, 0.522ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point LCD_DB<7> (Y15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  7.928ns (clock arrival + clock path + data path - uncertainty)
  Source:               LCD_driver_pm10to4/lcd_data_3 (FF)
  Destination:          LCD_DB<7> (PAD)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Delay:     2.343ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: CLK_50M to LCD_driver_pm10to4/lcd_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK_50M
                                                       CLK_50M
                                                       CLK_50M_BUFGP/IBUFG
                                                       CLK_50M.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_50M_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_50M_BUFGP/BUFG
                                                       CLK_50M_BUFGP/BUFG.GCLKMUX
                                                       CLK_50M_BUFGP/BUFG
    SLICE_X49Y4.CLK      net (fanout=2262)     0.851   CLK_50M_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (1.465ns logic, 0.878ns route)
                                                       (62.5% logic, 37.5% route)

  Minimum Data Path: LCD_driver_pm10to4/lcd_data_3 to LCD_DB<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y4.XQ       Tcko                  0.473   LCD_DB_7_OBUF
                                                       LCD_driver_pm10to4/lcd_data_3
    Y15.O1               net (fanout=2)        0.703   LCD_DB_7_OBUF
    Y15.PAD              Tioop                 4.409   LCD_DB<7>
                                                       LCD_DB_7_OBUF
                                                       LCD_DB<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (4.882ns logic, 0.703ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_50M
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ADC_OUT     |    2.609(R)|   -1.240(R)|CLK_50M_BUFGP     |   0.000|
ROT_A       |    2.005(R)|    0.347(R)|CLK_50M_BUFGP     |   0.000|
ROT_B       |    1.869(R)|    0.425(R)|CLK_50M_BUFGP     |   0.000|
SW<0>       |   16.351(R)|   -3.353(R)|CLK_50M_BUFGP     |   0.000|
SW<1>       |   17.999(R)|   -3.724(R)|CLK_50M_BUFGP     |   0.000|
SW<2>       |   17.181(R)|   -2.658(R)|CLK_50M_BUFGP     |   0.000|
SW<3>       |   16.769(R)|   -2.405(R)|CLK_50M_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_50M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AD_CONV     |   11.915(R)|CLK_50M_BUFGP     |   0.000|
AMP_CS      |   12.006(R)|CLK_50M_BUFGP     |   0.000|
DAC_CS      |   11.083(R)|CLK_50M_BUFGP     |   0.000|
LCD_DB<4>   |   10.073(R)|CLK_50M_BUFGP     |   0.000|
LCD_DB<5>   |    8.936(R)|CLK_50M_BUFGP     |   0.000|
LCD_DB<6>   |    8.680(R)|CLK_50M_BUFGP     |   0.000|
LCD_DB<7>   |    9.162(R)|CLK_50M_BUFGP     |   0.000|
LCD_E       |   10.251(R)|CLK_50M_BUFGP     |   0.000|
LCD_RS      |    9.270(R)|CLK_50M_BUFGP     |   0.000|
SPI_MOSI    |   13.040(R)|CLK_50M_BUFGP     |   0.000|
SPI_SCK     |   11.444(R)|CLK_50M_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |   24.846|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "CLK_50M";
Worst Case Data Window 18.424; Ideal Clock Offset To Actual Clock 8.787; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
ADC_OUT           |    2.609(R)|   -1.240(R)|    7.391|   11.240|       -1.925|
ROT_A             |    2.005(R)|    0.347(R)|    7.995|    9.653|       -0.829|
ROT_B             |    1.869(R)|    0.425(R)|    8.131|    9.575|       -0.722|
SW<0>             |   16.351(R)|   -3.353(R)|   -6.351|   13.353|       -9.852|
SW<1>             |   17.999(R)|   -3.724(R)|   -7.999|   13.724|      -10.862|
SW<2>             |   17.181(R)|   -2.658(R)|   -7.181|   12.658|       -9.920|
SW<3>             |   16.769(R)|   -2.405(R)|   -6.769|   12.405|       -9.587|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      17.999|       0.425|   -7.999|    9.575|             |
------------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 20 ns AFTER COMP "CLK_50M";
Bus Skew: 4.360 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
AD_CONV                                        |       11.915|         3.235|
AMP_CS                                         |       12.006|         3.326|
DAC_CS                                         |       11.083|         2.403|
LCD_DB<4>                                      |       10.073|         1.393|
LCD_DB<5>                                      |        8.936|         0.256|
LCD_DB<6>                                      |        8.680|         0.000|
LCD_DB<7>                                      |        9.162|         0.482|
LCD_E                                          |       10.251|         1.571|
LCD_RS                                         |        9.270|         0.590|
SPI_MOSI                                       |       13.040|         4.360|
SPI_SCK                                        |       11.444|         2.764|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 484  Score: 1835898  (Setup/Max: 1835898, Hold: 0)

Constraints cover 73528254 paths, 0 nets, and 23563 connections

Design statistics:
   Minimum period:  24.846ns{1}   (Maximum frequency:  40.248MHz)
   Minimum input required time before clock:  17.999ns
   Minimum output required time after clock:  13.040ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 12 10:02:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 330 MB



