// Seed: 2074146898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  supply1 id_8;
  wire id_9;
  tri1 id_10;
  wire id_11;
  assign id_7  = 1;
  assign id_1  = id_8;
  assign id_10 = -1 & id_8;
  wire id_12;
  assign id_1 = id_8;
  assign id_2 = 1;
  wire id_13, id_14;
  wire id_15;
  assign id_12 = id_14;
  wire id_16, id_17;
  wire \id_18 , id_19;
  wire id_20;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
  assign id_18 = id_8;
  always id_6 <= id_4;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_13,
      id_18,
      id_10,
      id_2
  );
  wire id_20, id_21;
  wire id_22;
endmodule
