<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/SeeBetter30/hdla_gen_hierarchy.html'.
INFO: (VHDL-1504) The default vhdl library search path is now "C:/Program Files (x86)/Lattice/diamond/2.1_x64/cae_library/vhdl_packages/vdbs"
-- (VHDL-1481) Analyzing VHDL file C:/Program Files (x86)/Lattice/diamond/2.1_x64/cae_library/synthesis/vhdl/machxo.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/Program Files (x86)/Lattice/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
-- (VHDL-1493) Restoring VHDL parse-tree std.standard from C:/Program Files (x86)/Lattice/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/wordRegister.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/Program Files (x86)/Lattice/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/Program Files (x86)/Lattice/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/wordRegister.vhd(30,8-30,20) INFO: (VHDL-1012) analyzing entity wordregister
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/wordRegister.vhd(41,14-41,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd(14,8-14,15) INFO: (VHDL-1012) analyzing entity aerfifo
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd(30,14-30,23) INFO: (VHDL-1010) analyzing architecture structure
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/clockgen.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/clockgen.vhd(14,8-14,16) INFO: (VHDL-1012) analyzing entity clockgen
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/clockgen.vhd(24,14-24,23) INFO: (VHDL-1010) analyzing architecture structure
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/earlyPaketTimer.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/earlyPaketTimer.vhd(25,8-25,23) INFO: (VHDL-1012) analyzing entity earlypakettimer
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/earlyPaketTimer.vhd(33,14-33,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/EventBeforeOverflow.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/EventBeforeOverflow.vhd(30,8-30,27) INFO: (VHDL-1012) analyzing entity eventbeforeoverflow
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/EventBeforeOverflow.vhd(39,14-39,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/eventCounter.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/eventCounter.vhd(26,8-26,20) INFO: (VHDL-1012) analyzing entity eventcounter
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/eventCounter.vhd(35,14-35,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/fifoStatemachine.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/fifoStatemachine.vhd(25,8-25,24) INFO: (VHDL-1012) analyzing entity fifostatemachine
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/fifoStatemachine.vhd(53,14-53,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/monitorStateMachine.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/monitorStateMachine.vhd(25,8-25,27) INFO: (VHDL-1012) analyzing entity monitorstatemachine
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/monitorStateMachine.vhd(67,14-67,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/synchronizerStateMachine.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/synchronizerStateMachine.vhd(19,8-19,32) INFO: (VHDL-1012) analyzing entity synchronizerstatemachine
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/synchronizerStateMachine.vhd(45,14-45,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/timestampCounter.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/timestampCounter.vhd(25,8-25,24) INFO: (VHDL-1012) analyzing entity timestampcounter
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/timestampCounter.vhd(36,14-36,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/USBAER_top_level.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/Program Files (x86)/Lattice/diamond/2.1_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/USBAER_top_level.vhd(26,8-26,24) INFO: (VHDL-1012) analyzing entity usbaer_top_level
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/USBAER_top_level.vhd(107,14-107,24) INFO: (VHDL-1010) analyzing architecture structural
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCvalueReady.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCvalueReady.vhd(25,8-25,21) INFO: (VHDL-1012) analyzing entity adcvalueready
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCvalueReady.vhd(36,14-36,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachine.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachine.vhd(25,8-25,23) INFO: (VHDL-1012) analyzing entity adcstatemachine
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachine.vhd(56,14-56,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/cDVSResetStateMachine.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/cDVSResetStateMachine.vhd(25,8-25,29) INFO: (VHDL-1012) analyzing entity cdvsresetstatemachine
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/cDVSResetStateMachine.vhd(37,14-37,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/shiftRegister.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/shiftRegister.vhd(30,8-30,21) INFO: (VHDL-1012) analyzing entity shiftregister
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/shiftRegister.vhd(42,14-42,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/ADCStateMachine_tb.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/ADCStateMachine_tb.vhd(20,8-20,26) INFO: (VHDL-1012) analyzing entity adcstatemachine_tb
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/ADCStateMachine_tb.vhd(23,14-23,25) INFO: (VHDL-1010) analyzing architecture behavioural
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineAB.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineAB.vhd(25,8-25,25) INFO: (VHDL-1012) analyzing entity adcstatemachineab
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineAB.vhd(57,14-57,24) INFO: (VHDL-1010) analyzing architecture behavioral
-- (VHDL-1481) Analyzing VHDL file C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineABC.vhd
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineABC.vhd(25,8-25,26) INFO: (VHDL-1012) analyzing entity adcstatemachineabc
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineABC.vhd(59,14-59,24) INFO: (VHDL-1010) analyzing architecture behavioral
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/EventBeforeOverflow.vhd(30,8-30,27) INFO: (VHDL-1067) elaborating EventBeforeOverflow(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/USBAER_top_level.vhd(26,8-26,24) INFO: (VHDL-1067) elaborating USBAER_top_level(Structural)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/clockgen.vhd(14,8-14,16) INFO: (VHDL-1067) elaborating clockgen_uniq_0(Structure)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/clockgen.vhd(79,5-80,33) WARNING: (VHDL-1250) vlo remains a black-box since it has no binding entity
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/clockgen.vhd(82,5-92,54) WARNING: (VHDL-1250) ehxpllc remains a black-box since it has no binding entity
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/shiftRegister.vhd(30,8-30,21) INFO: (VHDL-1067) elaborating shiftRegister_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd(14,8-14,15) INFO: (VHDL-1067) elaborating AERfifo_uniq_0(Structure)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd(140,5-171,27) WARNING: (VHDL-1250) fifo8ka remains a black-box since it has no binding entity
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd(173,5-174,33) WARNING: (VHDL-1250) vhi remains a black-box since it has no binding entity
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd(176,5-177,33) WARNING: (VHDL-1250) vlo remains a black-box since it has no binding entity
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/AERfifo.vhd(179,5-209,67) WARNING: (VHDL-1250) fifo8ka remains a black-box since it has no binding entity
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/wordRegister.vhd(30,8-30,20) INFO: (VHDL-1067) elaborating wordRegister_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/wordRegister.vhd(30,8-30,20) INFO: (VHDL-1067) elaborating wordRegister_uniq_1(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/earlyPaketTimer.vhd(25,8-25,23) INFO: (VHDL-1067) elaborating earlyPaketTimer_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/eventCounter.vhd(26,8-26,20) INFO: (VHDL-1067) elaborating eventCounter_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/timestampCounter.vhd(25,8-25,24) INFO: (VHDL-1067) elaborating timestampCounter_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/synchronizerStateMachine.vhd(19,8-19,32) INFO: (VHDL-1067) elaborating synchronizerStateMachine_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/fifoStatemachine.vhd(25,8-25,24) INFO: (VHDL-1067) elaborating fifoStatemachine_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/monitorStateMachine.vhd(25,8-25,27) INFO: (VHDL-1067) elaborating monitorStateMachine_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineABC.vhd(25,8-25,26) INFO: (VHDL-1067) elaborating ADCStateMachineABC_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCvalueReady.vhd(25,8-25,21) INFO: (VHDL-1067) elaborating ADCvalueReady_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/cDVSResetStateMachine.vhd(25,8-25,29) INFO: (VHDL-1067) elaborating cDVSResetStateMachine_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachine.vhd(25,8-25,23) INFO: (VHDL-1067) elaborating ADCStateMachine(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/ADCStateMachine_tb.vhd(20,8-20,26) INFO: (VHDL-1067) elaborating ADCStateMachine_tb(Behavioural)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineAB.vhd(25,8-25,25) INFO: (VHDL-1067) elaborating ADCStateMachineAB_uniq_0(Behavioral)
C:/Users/Minhao/Documents/jaer/deviceFirmwarePCBLayout/LatticeMachXO/SeeBetter30/sourcecode/ADCStateMachineAB.vhd(47,5-47,18) INFO: (VHDL-9001) input port exttriggerxei has no actual or default value
Design load finished with (0) errors, and (6) warnings.

</PRE></BODY></HTML>