--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Sep 27 20:49:04 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fastclk_c]
            1114 items scored, 1114 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.580ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_517__i9  (from fastclk_c +)
   Destination:    FD1P3AX    D              sda_t_140  (to fastclk_c +)

   Delay:                  12.755ns  (14.2% logic, 85.8% route), 10 logic levels.

 Constraint Details:

     12.755ns data_path cnt_517__i9 to sda_t_140 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 7.580ns

 Path Details: cnt_517__i9 to sda_t_140

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_517__i9 (from fastclk_c)
Route        15   e 1.661                                  cnt[9]
LUT4        ---     0.166              B to Z              i1_2_lut_rep_65
Route         6   e 1.378                                  n3825
LUT4        ---     0.166              D to Z              i2924_3_lut_4_lut
Route         6   e 1.378                                  n3548
LUT4        ---     0.166              C to Z              i1_3_lut_rep_54_4_lut
Route         7   e 1.409                                  n3814
LUT4        ---     0.166              A to Z              mux_426_i1_4_lut
Route         1   e 1.020                                  n1001
LUT4        ---     0.166              D to Z              mux_434_i1_3_lut_4_lut
Route         1   e 1.020                                  n1012
LUT4        ---     0.166              B to Z              i1_4_lut_adj_10
Route         1   e 1.020                                  n2926
LUT4        ---     0.166              B to Z              i2950_3_lut
Route         1   e 0.020                                  sda_t_N_114
MUXL5       ---     0.116           ALUT to Z              mux_424_i1
Route         1   e 1.020                                  sda_t_N_105
LUT4        ---     0.166              C to Z              i1323_2_lut_3_lut
Route         1   e 1.020                                  sda_t_N_104
                  --------
                   12.755  (14.2% logic, 85.8% route), 10 logic levels.


Error:  The following path violates requirements by 7.566ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_517__i7  (from fastclk_c +)
   Destination:    FD1P3AX    D              sda_t_140  (to fastclk_c +)

   Delay:                  12.741ns  (14.2% logic, 85.8% route), 10 logic levels.

 Constraint Details:

     12.741ns data_path cnt_517__i7 to sda_t_140 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 7.566ns

 Path Details: cnt_517__i7 to sda_t_140

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_517__i7 (from fastclk_c)
Route        14   e 1.647                                  cnt[7]
LUT4        ---     0.166              A to Z              i1_2_lut_rep_65
Route         6   e 1.378                                  n3825
LUT4        ---     0.166              D to Z              i2924_3_lut_4_lut
Route         6   e 1.378                                  n3548
LUT4        ---     0.166              C to Z              i1_3_lut_rep_54_4_lut
Route         7   e 1.409                                  n3814
LUT4        ---     0.166              A to Z              mux_426_i1_4_lut
Route         1   e 1.020                                  n1001
LUT4        ---     0.166              D to Z              mux_434_i1_3_lut_4_lut
Route         1   e 1.020                                  n1012
LUT4        ---     0.166              B to Z              i1_4_lut_adj_10
Route         1   e 1.020                                  n2926
LUT4        ---     0.166              B to Z              i2950_3_lut
Route         1   e 0.020                                  sda_t_N_114
MUXL5       ---     0.116           ALUT to Z              mux_424_i1
Route         1   e 1.020                                  sda_t_N_105
LUT4        ---     0.166              C to Z              i1323_2_lut_3_lut
Route         1   e 1.020                                  sda_t_N_104
                  --------
                   12.741  (14.2% logic, 85.8% route), 10 logic levels.


Error:  The following path violates requirements by 7.373ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_517__i4  (from fastclk_c +)
   Destination:    FD1P3AX    D              sda_t_140  (to fastclk_c +)

   Delay:                  12.548ns  (14.4% logic, 85.6% route), 10 logic levels.

 Constraint Details:

     12.548ns data_path cnt_517__i4 to sda_t_140 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 7.373ns

 Path Details: cnt_517__i4 to sda_t_140

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_517__i4 (from fastclk_c)
Route         3   e 1.339                                  cnt[4]
LUT4        ---     0.166              A to Z              i1338_2_lut
Route         4   e 1.297                                  n1937
LUT4        ---     0.166              B to Z              i1_4_lut_adj_24
Route        16   e 1.574                                  n2870
LUT4        ---     0.166              D to Z              i1_3_lut_rep_54_4_lut
Route         7   e 1.409                                  n3814
LUT4        ---     0.166              A to Z              mux_426_i1_4_lut
Route         1   e 1.020                                  n1001
LUT4        ---     0.166              D to Z              mux_434_i1_3_lut_4_lut
Route         1   e 1.020                                  n1012
LUT4        ---     0.166              B to Z              i1_4_lut_adj_10
Route         1   e 1.020                                  n2926
LUT4        ---     0.166              B to Z              i2950_3_lut
Route         1   e 0.020                                  sda_t_N_114
MUXL5       ---     0.116           ALUT to Z              mux_424_i1
Route         1   e 1.020                                  sda_t_N_105
LUT4        ---     0.166              C to Z              i1323_2_lut_3_lut
Route         1   e 1.020                                  sda_t_N_104
                  --------
                   12.548  (14.4% logic, 85.6% route), 10 logic levels.

Warning: 12.580 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |     5.000 ns|    12.580 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
por_15__N_67                            |      20|     494|     44.34%
                                        |        |        |
n3812                                   |      26|     466|     41.83%
                                        |        |        |
n3348                                   |       1|     310|     27.83%
                                        |        |        |
n1488                                   |      16|     256|     22.98%
                                        |        |        |
n3344                                   |       1|     176|     15.80%
                                        |        |        |
n15                                     |      20|     124|     11.13%
                                        |        |        |
n2870                                   |      16|     123|     11.04%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1114  Score: 3205471

Constraints cover  2714 paths, 260 nets, and 766 connections (99.2% coverage)


Peak memory: 99074048 bytes, TRCE: 45056 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
