\doxysection{CAN\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_a_n___type_def}\index{CAN\_TypeDef@{CAN\_TypeDef}}


Controller Area Network.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}



Collaboration diagram for CAN\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{struct_c_a_n___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RF0R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RF1R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ESR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BTR}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [88]
\item 
\textbf{ CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \textbf{ s\+Tx\+Mail\+Box} [3]
\item 
\textbf{ CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def} \textbf{ s\+FIFOMail\+Box} [2]
\item 
uint32\+\_\+t \textbf{ RESERVED1} [12]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FMR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FM1R}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FS1R}
\item 
uint32\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FFA1R}
\item 
uint32\+\_\+t \textbf{ RESERVED4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FA1R}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [8]
\item 
\textbf{ CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \textbf{ s\+Filter\+Register} [28]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Controller Area Network. 

Definition at line 267 of file stm32f407xx.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!BTR@{BTR}}
\index{BTR@{BTR}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{BTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BTR}

CAN bit timing register, Address offset\+: 0x1C ~\newline
 

Definition at line 276 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!ESR@{ESR}}
\index{ESR@{ESR}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{ESR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ESR}

CAN error status register, Address offset\+: 0x18 ~\newline
 

Definition at line 275 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!FA1R@{FA1R}}
\index{FA1R@{FA1R}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{FA1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FA1R}

CAN filter activation register, Address offset\+: 0x21C ~\newline
 

Definition at line 288 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!FFA1R@{FFA1R}}
\index{FFA1R@{FFA1R}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{FFA1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FFA1R}

CAN filter FIFO assignment register, Address offset\+: 0x214 ~\newline
 

Definition at line 286 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!FM1R@{FM1R}}
\index{FM1R@{FM1R}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{FM1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FM1R}

CAN filter mode register, Address offset\+: 0x204 ~\newline
 

Definition at line 282 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!FMR@{FMR}}
\index{FMR@{FMR}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{FMR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FMR}

CAN filter master register, Address offset\+: 0x200 ~\newline
 

Definition at line 281 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!FS1R@{FS1R}}
\index{FS1R@{FS1R}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{FS1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FS1R}

CAN filter scale register, Address offset\+: 0x20C ~\newline
 

Definition at line 284 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!IER@{IER}}
\index{IER@{IER}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{IER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IER}

CAN interrupt enable register, Address offset\+: 0x14 ~\newline
 

Definition at line 274 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{MCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCR}

CAN master control register, Address offset\+: 0x00 ~\newline
 

Definition at line 269 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!MSR@{MSR}}
\index{MSR@{MSR}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{MSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MSR}

CAN master status register, Address offset\+: 0x04 ~\newline
 

Definition at line 270 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0[88]}

Reserved, 0x020 -\/ 0x17F ~\newline
 

Definition at line 277 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[12]}

Reserved, 0x1\+D0 -\/ 0x1\+FF ~\newline
 

Definition at line 280 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x208 ~\newline
 

Definition at line 283 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, 0x210 ~\newline
 

Definition at line 285 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, 0x218 ~\newline
 

Definition at line 287 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5[8]}

Reserved, 0x220-\/0x23F ~\newline
 

Definition at line 289 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RF0R@{RF0R}}
\index{RF0R@{RF0R}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RF0R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RF0R}

CAN receive FIFO 0 register, Address offset\+: 0x0C ~\newline
 

Definition at line 272 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!RF1R@{RF1R}}
\index{RF1R@{RF1R}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{RF1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RF1R}

CAN receive FIFO 1 register, Address offset\+: 0x10 ~\newline
 

Definition at line 273 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!sFIFOMailBox@{sFIFOMailBox}}
\index{sFIFOMailBox@{sFIFOMailBox}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{sFIFOMailBox}
{\footnotesize\ttfamily \textbf{ CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def} s\+FIFOMail\+Box[2]}

CAN FIFO Mail\+Box, Address offset\+: 0x1\+B0 -\/ 0x1\+CC 

Definition at line 279 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!sFilterRegister@{sFilterRegister}}
\index{sFilterRegister@{sFilterRegister}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{sFilterRegister}
{\footnotesize\ttfamily \textbf{ CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} s\+Filter\+Register[28]}

CAN Filter Register, Address offset\+: 0x240-\/0x31C ~\newline
 

Definition at line 290 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!sTxMailBox@{sTxMailBox}}
\index{sTxMailBox@{sTxMailBox}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{sTxMailBox}
{\footnotesize\ttfamily \textbf{ CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} s\+Tx\+Mail\+Box[3]}

CAN Tx Mail\+Box, Address offset\+: 0x180 -\/ 0x1\+AC 

Definition at line 278 of file stm32f407xx.\+h.

\mbox{\label{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}} 
\index{CAN\_TypeDef@{CAN\_TypeDef}!TSR@{TSR}}
\index{TSR@{TSR}!CAN\_TypeDef@{CAN\_TypeDef}}
\doxysubsubsection{TSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TSR}

CAN transmit status register, Address offset\+: 0x08 ~\newline
 

Definition at line 271 of file stm32f407xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\textbf{ stm32f407xx.\+h}\end{DoxyCompactItemize}
