// Seed: 1514091289
module module_0 (
    output wand id_0,
    output supply1 id_1
);
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wor   id_4
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire id_6;
endmodule
module module_2 (
    output wor id_0,
    output wor id_1,
    output uwire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    output wor id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri id_14,
    input wor id_15,
    output wor id_16,
    inout uwire id_17,
    input wand id_18,
    input wire id_19,
    output wire id_20,
    output wire id_21,
    output wire id_22,
    input tri0 id_23,
    input supply0 id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_10
  );
endmodule
