{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/1235_US20240143524A1.pdf"}, "page_content": "[0007] In accordance with the first aspect, the AXI memory interconnect is arranged to read and write compu- tation data via a data memory controller of the software processor, and to exchange the computation data with the plurality of hardware accelerator modules of the hardware processor through an AX] protocol.\n\nto\n\n[0008] In accordance with the first aspect, the hardware processor further comprises a DMA intermedium arranged facilitate exchanging the computation data between\n\nthe\n\nMay 2, 2024\n\nmemory interconnect and the plurality of hardware accelerator modules through the AXI protocol.\n\nAXI\n\nthe software\n\nwith the first\n\nIn\n\n[0009] accordance aspect, processor is arranged to control transfer of computation data and passes configured parameters of the hardware processor through an AX] lite protocol via the AXI peripheral inter- connect.\n\n[0010] In accordance with the first aspect, the AXI lite peripheral interconnect is arranged to read and write plurality of control registers associated with the plurality of ardware accelerator modules in the hardware processor through the AXI-Lite protocol.\n\na\n\n[0011] In accordance with the first aspect, the plurality of ardware accelerator modules includes an NTT transforma- tion module arranged to accelerate multiplication of two olynomials.\n\n[0012] In accordance with the first aspect, the NTT trans- formation module is a hybrid NTT/Inverse-NTT (INTT) transformation module configurable to operate in a selected of an NTT mode or an INTT mode.\n\none", "type": "Document"}}