library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity dec_BCD is

	port
	(
		-- Input ports
		numero: in  std_logic_vector(5 downto 0);
		
		-- Output ports
		BCD: out std_logic_vector(7 downto 0);
	
end dec_BCD;

architecture code of dec_BCD is

   signal bcd_temp : unsigned(7 downto 0);

begin

    process (nummero)
    begin
        bcd_temp <= (others => '0');
        for i in 0 to 5 loop
            bcd_temp(7 downto 4) <= bcd_temp(3 downto 0);
            bcd_temp(3 downto 0) <= std_logic_vector(unsigned(bcd_temp(3 downto 0)) + unsigned(binary_in(i downto i)) + (unsigned(bcd_temp(3 downto 0)) > 4) + (unsigned(bcd_temp(7 downto 4)) > 4));
        end loop;
        BCD <= std_logic_vector(bcd_temp);
    end process;
	
end code;
