{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527249010977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527249010977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 08:50:10 2018 " "Processing started: Fri May 25 08:50:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527249010977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527249010977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527249010977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1527249011947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_milestone2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_milestone2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_milestone2_top-struct " "Found design unit 1: testbench_milestone2_top-struct" {  } { { "source/testbench_milestone2_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_milestone2_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012479 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_milestone2_top " "Found entity 1: testbench_milestone2_top" {  } { { "source/testbench_milestone2_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_milestone2_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_fir_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_fir_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_fir_design-struct " "Found design unit 1: testbench_fir_design-struct" {  } { { "source/testbench_fir_design.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_fir_design.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012494 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_fir_design " "Found entity 1: testbench_fir_design" {  } { { "source/testbench_fir_design.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_fir_design.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-beh_ram " "Found design unit 1: single_port_ram-beh_ram" {  } { { "source/single_port_ram.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/single_port_ram.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012510 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "source/single_port_ram.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/single_port_ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fir_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/fir_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_core-rtl " "Found design unit 1: fir_core-rtl" {  } { { "source/fir_core.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012526 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_core " "Found entity 1: fir_core" {  } { { "source/fir_core.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/audio_filter_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/audio_filter_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_filter_pkg " "Found design unit 1: audio_filter_pkg" {  } { { "source/audio_filter_pkg.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/audio_filter_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/milestone2_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/milestone2_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Milestone2_infrastructure_block-struct " "Found design unit 1: Milestone2_infrastructure_block-struct" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Milestone2_infrastructure_block " "Found entity 1: Milestone2_infrastructure_block" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/s2p_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/s2p_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p_register-rtl " "Found design unit 1: s2p_register-rtl" {  } { { "source/s2p_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/s2p_register.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012572 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2p_register " "Found entity 1: s2p_register" {  } { { "source/s2p_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/s2p_register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/p2s_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/p2s_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s_register-rtl " "Found design unit 1: p2s_register-rtl" {  } { { "source/p2s_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/p2s_register.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012588 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2s_register " "Found entity 1: p2s_register" {  } { { "source/p2s_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/p2s_register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_audio_synth_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_audio_synth_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_audio_synth_top-struct " "Found design unit 1: testbench_audio_synth_top-struct" {  } { { "source/testbench_audio_synth_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_audio_synth_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012604 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_audio_synth_top " "Found entity 1: testbench_audio_synth_top" {  } { { "source/testbench_audio_synth_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_audio_synth_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/takt_teiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/takt_teiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 takt_teiler-rtl " "Found design unit 1: takt_teiler-rtl" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/takt_teiler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012619 ""} { "Info" "ISGN_ENTITY_NAME" "1 takt_teiler " "Found entity 1: takt_teiler" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/takt_teiler.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sync_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/sync_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_block-rtl " "Found design unit 1: sync_block-rtl" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/sync_block.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012635 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_block " "Found entity 1: sync_block" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/sync_block.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "source/reg_table_pkg.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/milestone1_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/milestone1_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Milestone1_infrastructure_block-struct " "Found design unit 1: Milestone1_infrastructure_block-struct" {  } { { "source/Milestone1_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone1_infrastructure_block.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Milestone1_infrastructure_block " "Found entity 1: Milestone1_infrastructure_block" {  } { { "source/Milestone1_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone1_infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure_block-struct " "Found design unit 1: infrastructure_block-struct" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012682 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure_block " "Found entity 1: infrastructure_block" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_slave_bfm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012700 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_slave_bfm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012703 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/frame_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/frame_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_decoder-rtl " "Found design unit 1: frame_decoder-rtl" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012719 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_decoder " "Found entity 1: frame_decoder" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/codec_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/codec_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_control-rtl " "Found design unit 1: codec_control-rtl" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012731 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_control " "Found entity 1: codec_control" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bclk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/bclk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bclk_gen-rtl " "Found design unit 1: bclk_gen-rtl" {  } { { "source/bclk_gen.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/bclk_gen.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012736 ""} { "Info" "ISGN_ENTITY_NAME" "1 bclk_gen " "Found entity 1: bclk_gen" {  } { { "source/bclk_gen.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/bclk_gen.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/digital_audio_interface_driver_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/digital_audio_interface_driver_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_audio_interface_driver_top-struct " "Found design unit 1: digital_audio_interface_driver_top-struct" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012743 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_audio_interface_driver_top " "Found entity 1: digital_audio_interface_driver_top" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2s_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2s_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master_top-struct " "Found design unit 1: i2s_master_top-struct" {  } { { "source/i2s_master_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012749 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master_top " "Found entity 1: i2s_master_top" {  } { { "source/i2s_master_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249012749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249012749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Milestone2_infrastructure_block " "Elaborating entity \"Milestone2_infrastructure_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527249012838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure_block infrastructure_block:inst_infrastructure_block " "Elaborating entity \"infrastructure_block\" for hierarchy \"infrastructure_block:inst_infrastructure_block\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "inst_infrastructure_block" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249012939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "takt_teiler infrastructure_block:inst_infrastructure_block\|takt_teiler:inst_takt_teiler " "Elaborating entity \"takt_teiler\" for hierarchy \"infrastructure_block:inst_infrastructure_block\|takt_teiler:inst_takt_teiler\"" {  } { { "source/infrastructure_block.vhd" "inst_takt_teiler" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249012941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_block infrastructure_block:inst_infrastructure_block\|sync_block:inst_sync_block_1 " "Elaborating entity \"sync_block\" for hierarchy \"infrastructure_block:inst_infrastructure_block\|sync_block:inst_sync_block_1\"" {  } { { "source/infrastructure_block.vhd" "inst_sync_block_1" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249012944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_control codec_control:inst_codec_control " "Elaborating entity \"codec_control\" for hierarchy \"codec_control:inst_codec_control\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "inst_codec_control" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249012949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst_i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst_i2c_master\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "inst_i2c_master" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249012952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_audio_interface_driver_top digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top " "Elaborating entity \"digital_audio_interface_driver_top\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "inst_digital_audio_interface_driver_top" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249012955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_DACDAT_pl_fir digital_audio_interface_driver_top.vhd(32) " "Verilog HDL or VHDL warning at digital_audio_interface_driver_top.vhd(32): object \"top_DACDAT_pl_fir\" assigned a value but never read" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527249013013 "|Milestone2_infrastructure_block|digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_DACDAT_pr_fir digital_audio_interface_driver_top.vhd(33) " "Verilog HDL or VHDL warning at digital_audio_interface_driver_top.vhd(33): object \"top_DACDAT_pr_fir\" assigned a value but never read" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527249013013 "|Milestone2_infrastructure_block|digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_core digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l " "Elaborating entity \"fir_core\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\"" {  } { { "source/digital_audio_interface_driver_top.vhd" "inst_fir_core_l" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|single_port_ram:tap_line " "Elaborating entity \"single_port_ram\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|single_port_ram:tap_line\"" {  } { { "source/fir_core.vhd" "tap_line" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master_top digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master " "Elaborating entity \"i2s_master_top\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\"" {  } { { "source/digital_audio_interface_driver_top.vhd" "inst_i2s_master" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bclk_gen digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|bclk_gen:inst_bclk_gen " "Elaborating entity \"bclk_gen\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|bclk_gen:inst_bclk_gen\"" {  } { { "source/i2s_master_top.vhd" "inst_bclk_gen" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_decoder digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder " "Elaborating entity \"frame_decoder\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\"" {  } { { "source/i2s_master_top.vhd" "inst_frame_decoder" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s_register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|p2s_register:inst_p2s_right " "Elaborating entity \"p2s_register\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|p2s_register:inst_p2s_right\"" {  } { { "source/i2s_master_top.vhd" "inst_p2s_right" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p_register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|s2p_register:inst_s2p_right " "Elaborating entity \"s2p_register\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|s2p_register:inst_s2p_right\"" {  } { { "source/i2s_master_top.vhd" "inst_s2p_right" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013118 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "codec_control:inst_codec_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"codec_control:inst_codec_control\|Mod0\"" {  } { { "source/codec_control.vhd" "Mod0" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249013651 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527249013651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "codec_control:inst_codec_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"codec_control:inst_codec_control\|lpm_divide:Mod0\"" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249013698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "codec_control:inst_codec_control\|lpm_divide:Mod0 " "Instantiated megafunction \"codec_control:inst_codec_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527249013698 ""}  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527249013698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249013776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249013776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249013792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249013792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249013807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249013807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249013885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249013885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527249013964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527249013964 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 300 -1 0 } } { "source/p2s_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/p2s_register.vhd" 60 -1 0 } } { "source/s2p_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/s2p_register.vhd" 57 -1 0 } } { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } } { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1527249014308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1527249014308 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[6\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[6\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527249014432 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[5\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[5\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527249014432 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[4\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[4\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527249014432 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[3\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[3\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527249014432 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[2\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[2\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527249014432 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[0\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[0\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527249014432 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[1\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[1\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527249014432 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1527249014432 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527249014842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527249015160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone2_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527249015339 "|Milestone2_infrastructure_block|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1527249015339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527249015339 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527249015339 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1527249015339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527249015339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527249015339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527249015633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 08:50:15 2018 " "Processing ended: Fri May 25 08:50:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527249015633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527249015633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527249015633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527249015633 ""}
