// Seed: 1446970609
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  logic [7:0][1][(  ~  1  )] id_4 = 1;
endmodule : id_5
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    inout wor id_2
    , id_6,
    output tri0 id_3,
    output supply1 id_4
);
  wire id_7;
  assign id_0 = id_6;
  tri id_8, id_9 = 1, id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  module_0(
      id_8, id_10
  );
  wire id_15;
  reg  id_16;
  always id_16 <= 1;
  assign id_13 = id_15;
  assign id_11 = 1;
endmodule
