=============================================================================
Filelist generated by IPexpress    06/19/2013    11:51:41          
Filename: tsmac36_filelist.log                                         
Copyright(c) 2008 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: /home/hadaq/greg/projects/git/gbe2_ecp3/ipcores_ecp3/tsmac36 
-----------------------------------------------------------------------------
  tsmac36.lpc
      : IP ispLEVER LPC File
  tsmac36.ngo
      : IP ispLEVER Database File
  tsmac36_bb.v
      : IP Verilog Blackbox Module
  tsmac36_inst.v
      : IP Verilog Instantiation Template
  tsmac36_beh.v
      : IP Verilog Behaviorial Sim Model
  tsmac36_gen.log
      : IP Status Log
  tsmac36_generate.log
      : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all Tri-Speed MAC configurations
    ../ts_mac_eval/testbench/top 
    ../ts_mac_eval/testbench/tests 
 
Models common to all Tri-Speed MAC configurations
    ../ts_mac_eval/models/ecp3 
 
Evaluation source files specific to tsmac36 configuration
    ../ts_mac_eval/tsmac36/src/rtl/top 
    ../ts_mac_eval/tsmac36/src/rtl/templates 
    ../ts_mac_eval/tsmac36/src/params 
 
Simulation files specific to tsmac36 configuration
    ../ts_mac_eval/tsmac36/sim/modelsim 
 
Implementation files specific to tsmac36 configuration
    ../ts_mac_eval/tsmac36/impl/synplify 

