[
  {
    "id" : "017441fe-70a0-4802-9b73-2a700f1b6833",
    "prId" : 30326,
    "prUrl" : "https://github.com/tensorflow/tensorflow/pull/30326#pullrequestreview-258944990",
    "prSource" : "GitHub",
    "comments" : [
      {
        "id" : "77ad74e9-5933-4d29-9485-8fc31acab4ba",
        "parentId" : null,
        "authorId" : "3c76b64e-5fbc-43db-843d-8c0f62dadcab",
        "body" : "Does it make sense to replace the term \"libdevice\" with something more generic since it's NVidia specific?",
        "createdAt" : "2019-07-04T13:44:22Z",
        "updatedAt" : "2019-07-26T00:19:38Z",
        "lastEditedBy" : "3c76b64e-5fbc-43db-843d-8c0f62dadcab",
        "tags" : [
        ]
      },
      {
        "id" : "f3edba30-10dc-455e-987d-6e8869ef4b98",
        "parentId" : "77ad74e9-5933-4d29-9485-8fc31acab4ba",
        "authorId" : "0d1f2cd3-123c-44ec-b1f1-cbab0f4281ac",
        "body" : "I intend to retain the interface of `CompileToPtx` and keep its comments as-is.\r\n\r\nAfter this PR gets reviewed / revised and merged, I'll submit another PR for AMDGPU-specific logic. On AMDGPU side, a new interface `CompileToHsaco` would be introduced, and it would return `StatusOr<std::vector<uint8>>` as LLVM AMDGPU produces AMD GCN ISA binary in \"HSA Code Object (HSACO)\" format.",
        "createdAt" : "2019-07-08T14:33:47Z",
        "updatedAt" : "2019-07-26T00:19:38Z",
        "lastEditedBy" : "0d1f2cd3-123c-44ec-b1f1-cbab0f4281ac",
        "tags" : [
        ]
      }
    ],
    "commit" : "5500842877acf54b6286b3f391445ece37245724",
    "line" : 13,
    "diffHunk" : "@@ -1,1 +32,36 @@\nnamespace nvptx {\n// Compiles the argument module and returns it. libdevice_dir_path is the parent\n// directory of the libdevice bitcode libraries. The contents of the module may\n// be changed."
  }
]