[N
21
16
8 iInstExt
5
10 ADDR_WIDTH
9
8 mux2t1_n
11
5 reg_n
8
1 N
19
5 mixed
6
8 mux4t1_n
3
3 rtl
12
9 structure
13
12 n_full_adder
21
12 OUTPUT_TRACE
18
2 tb
14
8 nadd_sub
15
15 riscv_processor
4
10 DATA_WIDTH
7
10 structural
2
3 mem
1
102 /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/containers/sim_container_0/work
10
9 mux32t1_n
20
9 gCLK_HPER
17
9 iInstAddr
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
12
1
5
1
0
10
0
0 0
0
0
]
[G
1
18
19
1
21
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
18
19
1
20
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
18
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
12
1
4
0
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
12
1
8
1
0
32
0
0 0
0
0
]
[P
1
15
12
16
17
1
0
0
]
