{ "Info" "ICPT_EVAL_MODE" "8 Aug 04, 2015 " "Thank you for using the Quartus II software 30-day evaluation. You have 8 days left (until Aug 04, 2015) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1438031608653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438031608658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438031608659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 18:13:28 2015 " "Processing started: Mon Jul 27 18:13:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438031608659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438031608659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GeniusVGA -c GeniusVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off GeniusVGA -c GeniusVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438031608660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1438031609353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031609457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031609457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacevga.v 1 1 " "Found 1 design units, including 1 entities, in source file interfacevga.v" { { "Info" "ISGN_ENTITY_NAME" "1 interfacevga " "Found entity 1: interfacevga" {  } { { "interfacevga.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031609464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031609464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geniusvga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file geniusvga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GeniusVGA " "Found entity 1: GeniusVGA" {  } { { "GeniusVGA.bdf" "" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031609471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031609471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file controladorprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorPrincipal " "Found entity 1: ControladorPrincipal" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031609479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031609479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memo.v 1 1 " "Found 1 design units, including 1 entities, in source file memo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memo " "Found entity 1: Memo" {  } { { "Memo.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Memo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031609495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031609495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031609505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031609505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GeniusVGA " "Elaborating entity \"GeniusVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438031609562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfacevga interfacevga:inst9 " "Elaborating entity \"interfacevga\" for hierarchy \"interfacevga:inst9\"" {  } { { "GeniusVGA.bdf" "inst9" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 528 16 208 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031609588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interfacevga.v(26) " "Verilog HDL assignment warning at interfacevga.v(26): truncated value with size 32 to match size of target (1)" {  } { { "interfacevga.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438031609793 "|GeniusVGA|interfacevga:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interfacevga.v(28) " "Verilog HDL assignment warning at interfacevga.v(28): truncated value with size 32 to match size of target (1)" {  } { { "interfacevga.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438031609793 "|GeniusVGA|interfacevga:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interfacevga.v(30) " "Verilog HDL assignment warning at interfacevga.v(30): truncated value with size 32 to match size of target (1)" {  } { { "interfacevga.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438031609794 "|GeniusVGA|interfacevga:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interfacevga.v(44) " "Verilog HDL assignment warning at interfacevga.v(44): truncated value with size 32 to match size of target (10)" {  } { { "interfacevga.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438031609798 "|GeniusVGA|interfacevga:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 interfacevga.v(48) " "Verilog HDL assignment warning at interfacevga.v(48): truncated value with size 32 to match size of target (10)" {  } { { "interfacevga.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438031609799 "|GeniusVGA|interfacevga:inst9"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cor_in interfacevga.v(58) " "Verilog HDL Always Construct warning at interfacevga.v(58): variable \"cor_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interfacevga.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031609800 "|GeniusVGA|interfacevga:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "GeniusVGA.bdf" "inst2" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { -88 -528 -288 64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031609923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438031610258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610259 ""}  } { { "pll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438031610259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031610394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031610394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite sprite:inst1 " "Elaborating entity \"sprite\" for hierarchy \"sprite:inst1\"" {  } { { "GeniusVGA.bdf" "inst1" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 320 16 216 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610569 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shapegreen Sprite.v(15) " "Verilog HDL or VHDL warning at Sprite.v(15): object \"shapegreen\" assigned a value but never read" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438031610583 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shapeyellow Sprite.v(18) " "Verilog HDL or VHDL warning at Sprite.v(18): object \"shapeyellow\" assigned a value but never read" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438031610584 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shapered Sprite.v(21) " "Verilog HDL or VHDL warning at Sprite.v(21): object \"shapered\" assigned a value but never read" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438031610584 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shapeblue Sprite.v(24) " "Verilog HDL or VHDL warning at Sprite.v(24): object \"shapeblue\" assigned a value but never read" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438031610585 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "amarelo Sprite.v(110) " "Verilog HDL Always Construct warning at Sprite.v(110): variable \"amarelo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610587 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "linha Sprite.v(110) " "Verilog HDL Always Construct warning at Sprite.v(110): variable \"linha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610588 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coluna Sprite.v(110) " "Verilog HDL Always Construct warning at Sprite.v(110): variable \"coluna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610588 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "azul Sprite.v(112) " "Verilog HDL Always Construct warning at Sprite.v(112): variable \"azul\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610588 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "linha Sprite.v(112) " "Verilog HDL Always Construct warning at Sprite.v(112): variable \"linha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610588 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coluna Sprite.v(112) " "Verilog HDL Always Construct warning at Sprite.v(112): variable \"coluna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610589 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vermelho Sprite.v(114) " "Verilog HDL Always Construct warning at Sprite.v(114): variable \"vermelho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610589 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "linha Sprite.v(114) " "Verilog HDL Always Construct warning at Sprite.v(114): variable \"linha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610589 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coluna Sprite.v(114) " "Verilog HDL Always Construct warning at Sprite.v(114): variable \"coluna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610590 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "verde Sprite.v(116) " "Verilog HDL Always Construct warning at Sprite.v(116): variable \"verde\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610590 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "linha Sprite.v(116) " "Verilog HDL Always Construct warning at Sprite.v(116): variable \"linha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610590 "|GeniusVGA|sprite:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coluna Sprite.v(116) " "Verilog HDL Always Construct warning at Sprite.v(116): variable \"coluna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Sprite.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1438031610591 "|GeniusVGA|sprite:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorPrincipal ControladorPrincipal:inst " "Elaborating entity \"ControladorPrincipal\" for hierarchy \"ControladorPrincipal:inst\"" {  } { { "GeniusVGA.bdf" "inst" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 80 -32 240 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ControladorPrincipal.v(66) " "Verilog HDL assignment warning at ControladorPrincipal.v(66): truncated value with size 32 to match size of target (15)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438031610617 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x ControladorPrincipal.v(44) " "Verilog HDL Always Construct warning at ControladorPrincipal.v(44): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438031610623 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cor_out ControladorPrincipal.v(44) " "Verilog HDL Always Construct warning at ControladorPrincipal.v(44): inferring latch(es) for variable \"cor_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438031610623 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address ControladorPrincipal.v(44) " "Verilog HDL Always Construct warning at ControladorPrincipal.v(44): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438031610624 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clock_memory ControladorPrincipal.v(44) " "Verilog HDL Always Construct warning at ControladorPrincipal.v(44): inferring latch(es) for variable \"clock_memory\", which holds its previous value in one or more paths through the always construct" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438031610624 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oitoPixels_8bits_1 ControladorPrincipal.v(44) " "Verilog HDL Always Construct warning at ControladorPrincipal.v(44): inferring latch(es) for variable \"oitoPixels_8bits_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438031610624 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oitoPixels_8bits_2 ControladorPrincipal.v(44) " "Verilog HDL Always Construct warning at ControladorPrincipal.v(44): inferring latch(es) for variable \"oitoPixels_8bits_2\", which holds its previous value in one or more paths through the always construct" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1438031610625 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[0\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[0\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610633 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[1\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[1\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610633 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[2\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[2\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610633 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[3\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[3\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610634 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[4\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[4\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610634 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[5\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[5\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610634 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[6\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[6\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610634 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[7\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[7\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610634 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[8\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[8\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610635 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[9\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[9\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610635 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[10\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[10\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610635 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[11\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[11\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610635 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[12\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[12\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610635 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[13\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[13\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610636 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[14\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[14\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610636 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[15\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[15\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610636 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[16\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[16\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610637 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[17\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[17\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610638 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[18\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[18\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610638 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[19\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[19\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610638 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[20\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[20\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610638 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[21\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[21\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610639 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[22\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[22\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610639 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[23\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[23\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610639 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[24\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[24\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610639 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[25\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[25\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610640 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[26\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[26\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610640 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[27\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[27\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610640 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[28\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[28\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610640 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[29\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[29\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610640 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[30\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[30\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610641 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[31\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[31\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610641 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[32\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[32\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610641 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[33\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[33\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610641 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[34\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[34\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610641 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[35\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[35\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610642 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[36\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[36\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610642 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[37\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[37\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610642 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[38\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[38\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610642 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[39\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[39\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610642 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[40\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[40\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610642 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[41\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[41\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610643 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[42\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[42\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610643 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[43\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[43\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610643 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[44\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[44\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610643 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[45\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[45\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610643 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[46\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[46\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610644 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[47\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[47\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610644 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[48\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[48\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610644 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[49\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[49\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610644 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[50\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[50\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610644 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[51\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[51\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610645 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[52\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[52\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610645 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[53\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[53\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610645 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[54\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[54\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610645 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[55\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[55\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610646 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[56\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[56\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610646 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[57\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[57\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610646 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[58\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[58\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610646 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[59\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[59\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610646 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[60\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[60\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610647 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[61\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[61\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610647 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[62\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[62\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610647 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_2\[63\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_2\[63\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610647 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[0\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[0\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610648 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[1\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[1\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610648 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[2\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[2\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610648 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[3\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[3\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610648 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[4\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[4\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610648 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[5\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[5\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610648 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[6\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[6\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610649 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[7\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[7\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610649 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[8\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[8\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610649 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[9\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[9\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610649 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[10\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[10\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610649 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[11\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[11\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610650 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[12\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[12\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610650 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[13\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[13\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610650 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[14\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[14\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610650 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[15\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[15\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610651 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[16\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[16\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610652 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[17\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[17\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610652 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[18\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[18\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610652 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[19\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[19\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610653 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[20\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[20\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610653 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[21\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[21\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610653 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[22\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[22\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610653 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[23\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[23\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610653 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[24\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[24\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610654 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[25\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[25\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610654 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[26\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[26\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610654 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[27\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[27\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610654 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[28\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[28\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610654 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[29\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[29\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610655 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[30\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[30\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610655 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[31\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[31\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610655 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[32\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[32\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610655 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[33\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[33\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610655 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[34\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[34\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610656 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[35\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[35\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610656 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[36\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[36\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610656 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[37\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[37\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610656 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[38\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[38\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610656 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[39\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[39\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610657 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[40\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[40\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610657 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[41\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[41\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610657 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[42\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[42\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610657 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[43\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[43\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610657 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[44\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[44\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610658 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[45\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[45\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610658 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[46\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[46\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610658 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[47\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[47\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610658 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[48\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[48\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610658 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[49\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[49\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610659 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[50\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[50\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610659 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[51\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[51\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610659 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[52\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[52\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610659 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[53\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[53\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610659 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[54\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[54\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610659 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[55\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[55\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610660 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[56\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[56\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610660 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[57\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[57\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610660 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[58\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[58\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610660 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[59\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[59\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610660 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[60\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[60\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610661 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[61\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[61\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610661 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[62\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[62\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610661 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oitoPixels_8bits_1\[63\] ControladorPrincipal.v(44) " "Inferred latch for \"oitoPixels_8bits_1\[63\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610661 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_memory ControladorPrincipal.v(44) " "Inferred latch for \"clock_memory\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610661 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[0\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610662 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[1\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610662 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[2\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610662 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[3\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610662 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[4\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610662 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[5\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610662 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[6\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610663 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[7\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610663 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[8\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610663 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[9\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610663 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[10\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610663 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[11\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610664 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[12\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610664 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[13\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610664 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] ControladorPrincipal.v(44) " "Inferred latch for \"address\[14\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610664 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[0\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[0\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610664 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[1\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[1\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610664 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[2\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[2\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610665 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[3\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[3\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610665 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[4\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[4\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610665 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[5\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[5\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610665 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[6\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[6\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610666 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor_out\[7\] ControladorPrincipal.v(44) " "Inferred latch for \"cor_out\[7\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610666 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[0\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610666 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[1\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610666 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[2\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610666 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[3\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610667 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[4\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610667 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[5\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610667 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[6\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610667 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[7\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610667 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[8\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610667 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[9\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610668 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[10\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610668 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[11\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610668 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[12\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610668 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[13\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610668 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[14\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610669 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[15\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610669 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[16\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610669 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[17\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610669 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[18\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610670 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[19\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610670 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[20\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610670 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[21\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610670 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[22\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610670 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[23\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610670 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[24\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610671 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[25\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610671 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[26\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610671 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[27\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610671 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[28\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610671 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[29\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610672 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[30\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610672 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] ControladorPrincipal.v(44) " "Inferred latch for \"x\[31\]\" at ControladorPrincipal.v(44)" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438031610672 "|GeniusVGA|ControladorPrincipal:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memo Memo:inst3 " "Elaborating entity \"Memo\" for hierarchy \"Memo:inst3\"" {  } { { "GeniusVGA.bdf" "inst3" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 80 464 680 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031610707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memo:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memo:inst3\|altsyncram:altsyncram_component\"" {  } { { "Memo.v" "altsyncram_component" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Memo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memo:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memo:inst3\|altsyncram:altsyncram_component\"" {  } { { "Memo.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Memo.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memo:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memo:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file genius.mif " "Parameter \"init_file\" = \"genius.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611389 ""}  } { { "Memo.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/Memo.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438031611389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe91 " "Found entity 1: altsyncram_oe91" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/altsyncram_oe91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031611583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031611583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe91 Memo:inst3\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated " "Elaborating entity \"altsyncram_oe91\" for hierarchy \"Memo:inst3\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031611586 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "32640 32768 32640 10 " "32640 out of 32768 addresses are reinitialized. The latest initialized data will replace the existing data. There are 32640 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1438031613195 ""}  } { { "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/genius.mif" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/genius.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1438031613195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031618702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031618702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a Memo:inst3\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"Memo:inst3\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_oe91.tdf" "rden_decode" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/altsyncram_oe91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031618706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438031618841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438031618841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob Memo:inst3\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"Memo:inst3\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_oe91.tdf" "mux2" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/altsyncram_oe91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438031618845 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "interfacevga:inst9\|Ram0 " "RAM logic \"interfacevga:inst9\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "interfacevga.v" "Ram0" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/interfacevga.v" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438031619776 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1438031619776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[0\] " "Latch ControladorPrincipal:inst\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621983 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|clock_memory " "Latch ControladorPrincipal:inst\|clock_memory has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.espera_1 " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.espera_1" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621985 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[13\] " "Latch ControladorPrincipal:inst\|x\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621985 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[14\] " "Latch ControladorPrincipal:inst\|x\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621986 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[1\] " "Latch ControladorPrincipal:inst\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621986 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[2\] " "Latch ControladorPrincipal:inst\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621986 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[3\] " "Latch ControladorPrincipal:inst\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621986 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[4\] " "Latch ControladorPrincipal:inst\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621987 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[5\] " "Latch ControladorPrincipal:inst\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621987 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[6\] " "Latch ControladorPrincipal:inst\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621987 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[7\] " "Latch ControladorPrincipal:inst\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621988 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[8\] " "Latch ControladorPrincipal:inst\|x\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621988 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[9\] " "Latch ControladorPrincipal:inst\|x\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621988 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[10\] " "Latch ControladorPrincipal:inst\|x\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621988 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[11\] " "Latch ControladorPrincipal:inst\|x\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621988 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControladorPrincipal:inst\|x\[12\] " "Latch ControladorPrincipal:inst\|x\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControladorPrincipal:inst\|estado_atual.implementar_x " "Ports D and ENA on the latch are fed by the same signal ControladorPrincipal:inst\|estado_atual.implementar_x" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1438031621989 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1438031621989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1438031622618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1438031623997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1438031624622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438031624622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "872 " "Implemented 872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1438031624875 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1438031624875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "581 " "Implemented 581 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1438031624875 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1438031624875 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1438031624875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1438031624875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438031624938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 27 18:13:44 2015 " "Processing ended: Mon Jul 27 18:13:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438031624938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438031624938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438031624938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438031624938 ""}
{ "Info" "ICPT_EVAL_MODE" "8 Aug 04, 2015 " "Thank you for using the Quartus II software 30-day evaluation. You have 8 days left (until Aug 04, 2015) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1438031626809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438031627338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438031627340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 18:13:46 2015 " "Processing started: Mon Jul 27 18:13:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438031627340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1438031627340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GeniusVGA -c GeniusVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GeniusVGA -c GeniusVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1438031627340 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1438031627557 ""}
{ "Info" "0" "" "Project  = GeniusVGA" {  } {  } 0 0 "Project  = GeniusVGA" 0 0 "Fitter" 0 0 1438031627558 ""}
{ "Info" "0" "" "Revision = GeniusVGA" {  } {  } 0 0 "Revision = GeniusVGA" 0 0 "Fitter" 0 0 1438031627559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1438031627749 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GeniusVGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"GeniusVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1438031627798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1438031627907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1438031627908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1438031627908 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1438031628097 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1438031628097 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1438031628233 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438031629234 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1438031629234 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 5259 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438031629241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 5261 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438031629241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 5263 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438031629241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 5265 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438031629241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 5267 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438031629241 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1438031629241 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1438031629244 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1438031629269 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 34 " "No exact pin location assignment(s) for 4 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "amarelo " "Pin amarelo not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { amarelo } } } { "GeniusVGA.bdf" "" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 424 -304 -136 440 "amarelo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { amarelo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1438031632117 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "azul " "Pin azul not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { azul } } } { "GeniusVGA.bdf" "" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 440 -304 -136 456 "azul" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { azul } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1438031632117 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vermelho " "Pin vermelho not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vermelho } } } { "GeniusVGA.bdf" "" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 408 -304 -136 424 "vermelho" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vermelho } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1438031632117 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "verde " "Pin verde not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { verde } } } { "GeniusVGA.bdf" "" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { 392 -304 -136 408 "verde" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { verde } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1438031632117 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1438031632117 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "167 " "TimeQuest Timing Analyzer is analyzing 167 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1438031632970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GeniusVGA.sdc " "Synopsys Design Constraints File file not found: 'GeniusVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1438031632973 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1438031632974 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1438031632981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1438031632999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1438031633001 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1438031633004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438031633111 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst2|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438031633111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControladorPrincipal:inst\|clock_memory  " "Automatically promoted node ControladorPrincipal:inst\|clock_memory " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438031633111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|clock_memory " "Destination node ControladorPrincipal:inst\|clock_memory" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|clock_memory } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1438031633111 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|clock_memory } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438031633111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControladorPrincipal:inst\|Selector5~11  " "Automatically promoted node ControladorPrincipal:inst\|Selector5~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438031633112 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector5~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438031633112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControladorPrincipal:inst\|Selector5~12  " "Automatically promoted node ControladorPrincipal:inst\|Selector5~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438031633112 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector5~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438031633112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControladorPrincipal:inst\|estado_atual.acessar_mem  " "Automatically promoted node ControladorPrincipal:inst\|estado_atual.acessar_mem " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector5~8 " "Destination node ControladorPrincipal:inst\|Selector5~8" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector5~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 844 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector11~8 " "Destination node ControladorPrincipal:inst\|Selector11~8" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector11~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector6~5 " "Destination node ControladorPrincipal:inst\|Selector6~5" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector6~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector12~8 " "Destination node ControladorPrincipal:inst\|Selector12~8" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector12~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector8~8 " "Destination node ControladorPrincipal:inst\|Selector8~8" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector8~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector9~8 " "Destination node ControladorPrincipal:inst\|Selector9~8" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector9~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 901 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector10~8 " "Destination node ControladorPrincipal:inst\|Selector10~8" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector10~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|Selector7~8 " "Destination node ControladorPrincipal:inst\|Selector7~8" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|Selector7~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|estado_atual~20 " "Destination node ControladorPrincipal:inst\|estado_atual~20" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|estado_atual~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 948 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|WideOr1~0 " "Destination node ControladorPrincipal:inst\|WideOr1~0" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|WideOr1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 1075 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633115 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1438031633115 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|estado_atual.acessar_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438031633115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControladorPrincipal:inst\|WideOr0~0  " "Automatically promoted node ControladorPrincipal:inst\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438031633118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|x\[0\] " "Destination node ControladorPrincipal:inst\|x\[0\]" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1438031633118 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438031633118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControladorPrincipal:inst\|estado_atual.inicio  " "Automatically promoted node ControladorPrincipal:inst\|estado_atual.inicio " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438031633118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|WideOr0~0 " "Destination node ControladorPrincipal:inst\|WideOr0~0" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|estado_atual~22 " "Destination node ControladorPrincipal:inst\|estado_atual~22" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|estado_atual~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 954 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControladorPrincipal:inst\|estado_atual~24 " "Destination node ControladorPrincipal:inst\|estado_atual~24" {  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|estado_atual~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438031633118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1438031633118 ""}  } { { "ControladorPrincipal.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/ControladorPrincipal.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControladorPrincipal:inst|estado_atual.inicio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438031633118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1438031634011 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1438031634014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1438031634014 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1438031634018 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1438031634021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1438031634023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1438031634024 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1438031634026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1438031634027 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1438031634030 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1438031634030 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1438031634055 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1438031634055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1438031634055 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 28 43 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1438031634059 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1438031634059 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1438031634059 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/pll.v" 90 0 0 } } { "GeniusVGA.bdf" "" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { -88 -528 -288 64 "inst2" "" } } } } { "GeniusVGA.bdf" "" { Schematic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/GeniusVGA.bdf" { { -32 -248 -72 -16 "VGA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1438031634118 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[0\] " "Node \"leds\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1438031634187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[1\] " "Node \"leds\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1438031634187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[2\] " "Node \"leds\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1438031634187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[3\] " "Node \"leds\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1438031634187 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sync " "Node \"sync\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1438031634187 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1438031634187 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438031634188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1438031641703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438031642508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1438031642544 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1438031653872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438031653873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1438031655140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1438031665438 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1438031665438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438031683208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1438031683214 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1438031683214 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.60 " "Total time spent on timing analysis during the Fitter is 3.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1438031683359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1438031683474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1438031684638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1438031684753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1438031685895 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438031687173 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1438031689361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/output_files/GeniusVGA.fit.smsg " "Generated suppressed messages file C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/output_files/GeniusVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1438031689879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438031692603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 27 18:14:52 2015 " "Processing ended: Mon Jul 27 18:14:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438031692603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438031692603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438031692603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1438031692603 ""}
{ "Info" "ICPT_EVAL_MODE" "8 Aug 04, 2015 " "Thank you for using the Quartus II software 30-day evaluation. You have 8 days left (until Aug 04, 2015) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Fitter" 0 -1 1438031694429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1438031694434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438031694435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 18:14:54 2015 " "Processing started: Mon Jul 27 18:14:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438031694435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1438031694435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GeniusVGA -c GeniusVGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GeniusVGA -c GeniusVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1438031694435 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1438031694965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438031695352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 27 18:14:55 2015 " "Processing ended: Mon Jul 27 18:14:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438031695352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438031695352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438031695352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1438031695352 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1438031696069 ""}
{ "Info" "ICPT_EVAL_MODE" "8 Aug 04, 2015 " "Thank you for using the Quartus II software 30-day evaluation. You have 8 days left (until Aug 04, 2015) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Assembler" 0 -1 1438031697023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1438031697469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438031697470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 18:14:56 2015 " "Processing started: Mon Jul 27 18:14:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438031697470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438031697470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GeniusVGA -c GeniusVGA " "Command: quartus_sta GeniusVGA -c GeniusVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438031697471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1438031697704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1438031698227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1438031698227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1438031698339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1438031698340 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "167 " "TimeQuest Timing Analyzer is analyzing 167 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1438031698894 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GeniusVGA.sdc " "Synopsys Design Constraints File file not found: 'GeniusVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1438031699055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1438031699056 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699064 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699064 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1438031699065 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.acessar_mem ControladorPrincipal:inst\|estado_atual.acessar_mem " "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.acessar_mem ControladorPrincipal:inst\|estado_atual.acessar_mem" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699067 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.implementar_x ControladorPrincipal:inst\|estado_atual.implementar_x " "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.implementar_x ControladorPrincipal:inst\|estado_atual.implementar_x" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699067 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControladorPrincipal:inst\|clock_memory ControladorPrincipal:inst\|clock_memory " "create_clock -period 1.000 -name ControladorPrincipal:inst\|clock_memory ControladorPrincipal:inst\|clock_memory" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699067 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.inicio ControladorPrincipal:inst\|estado_atual.inicio " "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.inicio ControladorPrincipal:inst\|estado_atual.inicio" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699067 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.paridade ControladorPrincipal:inst\|estado_atual.paridade " "create_clock -period 1.000 -name ControladorPrincipal:inst\|estado_atual.paridade ControladorPrincipal:inst\|estado_atual.paridade" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699067 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1438031699712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699717 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1438031699722 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1438031699803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1438031699944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1438031699944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.707 " "Worst-case setup slack is -4.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.707      -447.085 ControladorPrincipal:inst\|estado_atual.paridade  " "   -4.707      -447.085 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.532       -91.118 ControladorPrincipal:inst\|estado_atual.inicio  " "   -4.532       -91.118 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.908       -55.722 ControladorPrincipal:inst\|estado_atual.implementar_x  " "   -3.908       -55.722 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.687     -1352.705 ControladorPrincipal:inst\|clock_memory  " "   -3.687     -1352.705 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.574       -21.672 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "   -1.574       -21.672 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621        -1.550 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.621        -1.550 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031699948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.508 " "Worst-case hold slack is -2.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508       -22.855 ControladorPrincipal:inst\|estado_atual.inicio  " "   -2.508       -22.855 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157       -13.013 ControladorPrincipal:inst\|estado_atual.implementar_x  " "   -1.157       -13.013 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -0.343 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "   -0.343        -0.343 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219        -0.719 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.219        -0.719 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 ControladorPrincipal:inst\|estado_atual.paridade  " "    0.429         0.000 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586         0.000 ControladorPrincipal:inst\|clock_memory  " "    0.586         0.000 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031699969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1438031699974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1438031699979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.693 " "Worst-case minimum pulse width slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693     -1383.956 ControladorPrincipal:inst\|clock_memory  " "   -2.693     -1383.956 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "    0.312         0.000 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370         0.000 ControladorPrincipal:inst\|estado_atual.implementar_x  " "    0.370         0.000 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 ControladorPrincipal:inst\|estado_atual.inicio  " "    0.405         0.000 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 ControladorPrincipal:inst\|estado_atual.paridade  " "    0.434         0.000 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891         0.000 inclk0  " "    9.891         0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.708         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.708         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031699983 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1438031700406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1438031700457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1438031701943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702207 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1438031702248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1438031702248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.508 " "Worst-case setup slack is -4.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.508      -409.871 ControladorPrincipal:inst\|estado_atual.paridade  " "   -4.508      -409.871 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.061       -82.046 ControladorPrincipal:inst\|estado_atual.inicio  " "   -4.061       -82.046 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515       -50.234 ControladorPrincipal:inst\|estado_atual.implementar_x  " "   -3.515       -50.234 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.205     -1177.797 ControladorPrincipal:inst\|clock_memory  " "   -3.205     -1177.797 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375       -19.038 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "   -1.375       -19.038 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416        -0.631 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.416        -0.631 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031702261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.070 " "Worst-case hold slack is -2.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070       -19.100 ControladorPrincipal:inst\|estado_atual.inicio  " "   -2.070       -19.100 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031       -11.315 ControladorPrincipal:inst\|estado_atual.implementar_x  " "   -1.031       -11.315 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313        -1.083 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.313        -1.083 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143        -0.143 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "   -0.143        -0.143 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 ControladorPrincipal:inst\|estado_atual.paridade  " "    0.424         0.000 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 ControladorPrincipal:inst\|clock_memory  " "    0.517         0.000 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031702288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1438031702301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1438031702316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.649 " "Worst-case minimum pulse width slack is -2.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649     -1361.428 ControladorPrincipal:inst\|clock_memory  " "   -2.649     -1361.428 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 ControladorPrincipal:inst\|estado_atual.inicio  " "    0.346         0.000 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 ControladorPrincipal:inst\|estado_atual.paridade  " "    0.359         0.000 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "    0.391         0.000 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 ControladorPrincipal:inst\|estado_atual.implementar_x  " "    0.428         0.000 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887         0.000 inclk0  " "    9.887         0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031702330 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1438031702927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1438031703353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1438031703353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.041 " "Worst-case setup slack is -2.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041      -196.199 ControladorPrincipal:inst\|estado_atual.paridade  " "   -2.041      -196.199 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.019       -37.400 ControladorPrincipal:inst\|estado_atual.inicio  " "   -2.019       -37.400 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.914      -488.745 ControladorPrincipal:inst\|clock_memory  " "   -1.914      -488.745 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698       -23.914 ControladorPrincipal:inst\|estado_atual.implementar_x  " "   -1.698       -23.914 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490        -6.223 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "   -0.490        -6.223 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110        -0.110 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.110        -0.110 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031703393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.433 " "Worst-case hold slack is -1.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433       -17.529 ControladorPrincipal:inst\|estado_atual.inicio  " "   -1.433       -17.529 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878       -10.982 ControladorPrincipal:inst\|estado_atual.implementar_x  " "   -0.878       -10.982 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174        -0.184 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "   -0.174        -0.184 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.471 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.136        -0.471 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 ControladorPrincipal:inst\|estado_atual.paridade  " "    0.313         0.000 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 ControladorPrincipal:inst\|clock_memory  " "    0.457         0.000 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031703462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1438031703495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1438031703527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -516.000 ControladorPrincipal:inst\|clock_memory  " "   -1.000      -516.000 ControladorPrincipal:inst\|clock_memory " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 ControladorPrincipal:inst\|estado_atual.paridade  " "    0.245         0.000 ControladorPrincipal:inst\|estado_atual.paridade " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258         0.000 ControladorPrincipal:inst\|estado_atual.implementar_x  " "    0.258         0.000 ControladorPrincipal:inst\|estado_atual.implementar_x " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270         0.000 ControladorPrincipal:inst\|estado_atual.acessar_mem  " "    0.270         0.000 ControladorPrincipal:inst\|estado_atual.acessar_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 ControladorPrincipal:inst\|estado_atual.inicio  " "    0.298         0.000 ControladorPrincipal:inst\|estado_atual.inicio " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574         0.000 inclk0  " "    9.574         0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.780         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.780         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1438031703551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1438031705179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1438031705181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438031705653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 27 18:15:05 2015 " "Processing ended: Mon Jul 27 18:15:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438031705653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438031705653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438031705653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438031705653 ""}
{ "Info" "ICPT_EVAL_MODE" "8 Aug 04, 2015 " "Thank you for using the Quartus II software 30-day evaluation. You have 8 days left (until Aug 04, 2015) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1438031707694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438031707699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438031707700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 18:15:07 2015 " "Processing started: Mon Jul 27 18:15:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438031707700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438031707700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GeniusVGA -c GeniusVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GeniusVGA -c GeniusVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438031707700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA_7_1200mv_85c_slow.vo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA_7_1200mv_85c_slow.vo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031709335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA_7_1200mv_0c_slow.vo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA_7_1200mv_0c_slow.vo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031709775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA_min_1200mv_0c_fast.vo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA_min_1200mv_0c_fast.vo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031710212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA.vo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA.vo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031710649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA_7_1200mv_85c_v_slow.sdo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031710946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA_7_1200mv_0c_v_slow.sdo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031711241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA_min_1200mv_0c_v_fast.sdo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031711545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GeniusVGA_v.sdo C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/ simulation " "Generated file GeniusVGA_v.sdo in folder \"C:/Users/Simone/Desktop/Quartus/GeniusVGA_23_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1438031711845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438031712126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 27 18:15:12 2015 " "Processing ended: Mon Jul 27 18:15:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438031712126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438031712126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438031712126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438031712126 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438031713026 ""}
