#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 11 21:21:18 2020
# Process ID: 7429
# Current directory: /home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1
# Command line: vivado -log RSA_accelerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RSA_accelerator.tcl
# Log file: /home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/RSA_accelerator.vds
# Journal file: /home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source RSA_accelerator.tcl -notrace
Command: synth_design -top RSA_accelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.051 ; gain = 201.719 ; free physical = 1585 ; free virtual = 8712
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_accelerator.vhd:84]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_regio.vhd:116]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_register_count bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg_reg[33] was removed.  [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_regio.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_regio.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_regio.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'RSA_Core' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_core.vhd:54]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponentiation' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/exponentiation.vhd:30]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MonPro' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/MonPro.vhd:35]
	Parameter C_block_size bound to: 256 - type: integer 
	Parameter bit_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'CompressorMultiBit_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:5' bound to instance 'Cprs_Inst' of component 'CompressorMultiBit_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/MonPro.vhd:95]
INFO: [Synth 8-638] synthesizing module 'CompressorMultiBit_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:18]
	Parameter bit_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:33]
INFO: [Synth 8-638] synthesizing module 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:13]
INFO: [Synth 8-3491] module 'Full_Adder' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/FullAdder.vhd:6' bound to instance 'FA0' of component 'Full_Adder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/FullAdder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (4#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/FullAdder.vhd:16]
INFO: [Synth 8-3491] module 'Full_Adder' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/FullAdder.vhd:6' bound to instance 'FA1' of component 'Full_Adder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'CompressorSimple_4to2' (5#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:13]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:36]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'CompressorMultiBit_4to2' (6#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/CompressorMultiBit_4to2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'KoggeStoneAdder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/KoggeStoneAdder.vhd:9]
INFO: [Synth 8-638] synthesizing module 'gp_generator' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/gp_generator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'gp_generator' (7#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/gp_generator.vhd:39]
INFO: [Synth 8-638] synthesizing module 'carry_operation' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/carry_operation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carry_operation' (8#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/carry_operation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'KoggeStoneAdder' (9#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/KoggeStoneAdder.vhd:9]
INFO: [Synth 8-226] default block is never used [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/MonPro.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (10#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/MonPro.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (11#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Exponentiation/source/exponentiation.vhd:30]
WARNING: [Synth 8-3848] Net rsa_status in module/entity RSA_Core does not have driver. [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_core.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'RSA_Core' (12#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_core.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (13#1572) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_accelerator.vhd:84]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[31]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[30]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[29]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[28]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[27]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[26]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[25]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[24]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[23]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[22]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[21]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[20]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[19]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[18]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[17]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[16]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[15]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[14]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[13]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[12]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[11]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[10]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[9]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[8]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[7]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[6]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[5]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[4]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[3]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[2]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[1]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[0]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1948.801 ; gain = 293.469 ; free physical = 1565 ; free virtual = 8695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.613 ; gain = 311.281 ; free physical = 1573 ; free virtual = 8701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.613 ; gain = 311.281 ; free physical = 1573 ; free virtual = 8701
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1966.613 ; gain = 0.000 ; free physical = 1543 ; free virtual = 8672
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Master_constraints/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/Master_constraints/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2150.301 ; gain = 0.000 ; free physical = 1428 ; free virtual = 8557
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2154.270 ; gain = 3.969 ; free physical = 1428 ; free virtual = 8556
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2154.270 ; gain = 498.938 ; free physical = 1543 ; free virtual = 8672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2154.270 ; gain = 498.938 ; free physical = 1543 ; free virtual = 8672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2154.270 ; gain = 498.938 ; free physical = 1543 ; free virtual = 8672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_exp_reg' in module 'exponentiation'
INFO: [Synth 8-802] inferred FSM for state register 'state_msg_reg' in module 'RSA_Core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                 initial |                            00010 |                              001
                loop_exp |                            00100 |                              010
                    last |                            01000 |                              011
                data_out |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_exp_reg' using encoding 'one-hot' in module 'exponentiation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   msgin |                               00 |                               00
           wait_for_busy |                               01 |                               01
                  msgout |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_msg_reg' using encoding 'sequential' in module 'RSA_Core'
WARNING: [Synth 8-327] inferring latch for variable 'prev_state_reg' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/source/rsa_core.vhd:116]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2154.270 ; gain = 498.938 ; free physical = 1538 ; free virtual = 8669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3080  
+---Registers : 
	              257 Bit    Registers := 4     
	              256 Bit    Registers := 21    
	               32 Bit    Registers := 42    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 6     
	   2 Input    256 Bit        Muxes := 6     
	   3 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rsa_regio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   2 Input      1 Bit        Muxes := 5     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module gp_generator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module KoggeStoneAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 255   
Module MonPro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponentiation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   3 Input    256 Bit        Muxes := 2     
	   4 Input    256 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module RSA_Core 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MonPro:/\B_r_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rsa_core/prev_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_rsa_regio/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (u_rsa_core/prev_state_reg[0]) is unused and will be removed from module rsa_accelerator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 2154.270 ; gain = 498.938 ; free physical = 1436 ; free virtual = 8577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 2154.270 ; gain = 498.938 ; free physical = 1320 ; free virtual = 8461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:22 . Memory (MB): peak = 2154.270 ; gain = 498.938 ; free physical = 1314 ; free virtual = 8455
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1325 ; free virtual = 8468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:02:40 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1334 ; free virtual = 8475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:40 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1334 ; free virtual = 8475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1334 ; free virtual = 8475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1334 ; free virtual = 8475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:44 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1335 ; free virtual = 8476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:34 ; elapsed = 00:02:44 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1335 ; free virtual = 8476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |   862|
|4     |LUT3  |  2163|
|5     |LUT4  |  1728|
|6     |LUT5  |  2805|
|7     |LUT6  |  3740|
|8     |MUXF7 |   128|
|9     |MUXF8 |    32|
|10    |FDCE  |   537|
|11    |FDRE  |  8834|
|12    |FDSE  |     9|
|13    |LD    |     1|
|14    |IBUF  |    90|
|15    |OBUF  |    80|
+------+------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               | 21016|
|2     |  u_rsa_core   |RSA_Core       | 18363|
|3     |    rl_exp     |exponentiation | 17835|
|4     |      MonPro_C |MonPro         |  6563|
|5     |      MonPro_S |MonPro_0       |  6583|
|6     |  u_rsa_msgin  |rsa_msgin      |   275|
|7     |  u_rsa_msgout |rsa_msgout     |   548|
|8     |  u_rsa_regio  |rsa_regio      |  1659|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:34 ; elapsed = 00:02:44 . Memory (MB): peak = 2297.973 ; gain = 642.641 ; free physical = 1335 ; free virtual = 8476
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:27 ; elapsed = 00:02:38 . Memory (MB): peak = 2297.973 ; gain = 454.984 ; free physical = 1393 ; free virtual = 8534
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:02:44 . Memory (MB): peak = 2297.980 ; gain = 642.641 ; free physical = 1393 ; free virtual = 8534
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2297.980 ; gain = 0.000 ; free physical = 1462 ; free virtual = 8603
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2329.988 ; gain = 0.000 ; free physical = 1411 ; free virtual = 8552
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:08 . Memory (MB): peak = 2329.988 ; gain = 894.250 ; free physical = 1554 ; free virtual = 8694
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2329.988 ; gain = 0.000 ; free physical = 1553 ; free virtual = 8694
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/RSA_accelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RSA_accelerator_utilization_synth.rpt -pb RSA_accelerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 21:24:44 2020...
