
Safety_Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085e8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  080086f8  080086f8  000096f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087bc  080087bc  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080087bc  080087bc  0000a060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080087bc  080087bc  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087bc  080087bc  000097bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087c0  080087c0  000097c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080087c4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020c4  20000060  08008824  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002124  08008824  0000a124  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018339  00000000  00000000  0000a089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039c5  00000000  00000000  000223c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00025d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010fe  00000000  00000000  00027358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003301  00000000  00000000  00028456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018282  00000000  00000000  0002b757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a835  00000000  00000000  000439d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de20e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006064  00000000  00000000  000de254  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000e42b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080086e0 	.word	0x080086e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080086e0 	.word	0x080086e0

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_fcmpun>:
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	d102      	bne.n	800070c <__aeabi_fcmpun+0x14>
 8000706:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800070a:	d108      	bne.n	800071e <__aeabi_fcmpun+0x26>
 800070c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000710:	d102      	bne.n	8000718 <__aeabi_fcmpun+0x20>
 8000712:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000716:	d102      	bne.n	800071e <__aeabi_fcmpun+0x26>
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	4770      	bx	lr
 800071e:	f04f 0001 	mov.w	r0, #1
 8000722:	4770      	bx	lr

08000724 <__aeabi_f2uiz>:
 8000724:	0042      	lsls	r2, r0, #1
 8000726:	d20e      	bcs.n	8000746 <__aeabi_f2uiz+0x22>
 8000728:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800072c:	d30b      	bcc.n	8000746 <__aeabi_f2uiz+0x22>
 800072e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000732:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000736:	d409      	bmi.n	800074c <__aeabi_f2uiz+0x28>
 8000738:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800073c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	4770      	bx	lr
 8000746:	f04f 0000 	mov.w	r0, #0
 800074a:	4770      	bx	lr
 800074c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000750:	d101      	bne.n	8000756 <__aeabi_f2uiz+0x32>
 8000752:	0242      	lsls	r2, r0, #9
 8000754:	d102      	bne.n	800075c <__aeabi_f2uiz+0x38>
 8000756:	f04f 30ff 	mov.w	r0, #4294967295
 800075a:	4770      	bx	lr
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop

08000764 <Safety_Monitor_Init>:
Digital_Sensor_t g_digital_sensors[DIGITAL_SENSOR_COUNT];

uint16_t adc_buffer[4];

// Khởi tạo các giá trị mặc định cho các cảm biến
HAL_StatusTypeDef Safety_Monitor_Init(void){
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
    // Khởi tạo giá trị mặc định cho cảm biến analog
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 4);
 800076a:	2204      	movs	r2, #4
 800076c:	4947      	ldr	r1, [pc, #284]	@ (800088c <Safety_Monitor_Init+0x128>)
 800076e:	4848      	ldr	r0, [pc, #288]	@ (8000890 <Safety_Monitor_Init+0x12c>)
 8000770:	f001 fd7c 	bl	800226c <HAL_ADC_Start_DMA>
    // g_analog_sensors[1].raw_value = DEFAULT_ANALOG_INPUT_2; 
    // g_analog_sensors[2].raw_value = DEFAULT_ANALOG_INPUT_3;
    // g_analog_sensors[3].raw_value = DEFAULT_ANALOG_INPUT_4;
    
    // Khởi tạo trạng thái hoạt động cho cảm biến analog
    g_analog_sensors[0].sensor_active = DEFAULT_ANALOG_1_ENABLE;
 8000774:	4b47      	ldr	r3, [pc, #284]	@ (8000894 <Safety_Monitor_Init+0x130>)
 8000776:	2200      	movs	r2, #0
 8000778:	705a      	strb	r2, [r3, #1]
    g_analog_sensors[1].sensor_active = DEFAULT_ANALOG_2_ENABLE;
 800077a:	4b46      	ldr	r3, [pc, #280]	@ (8000894 <Safety_Monitor_Init+0x130>)
 800077c:	2200      	movs	r2, #0
 800077e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    g_analog_sensors[2].sensor_active = DEFAULT_ANALOG_3_ENABLE;
 8000782:	4b44      	ldr	r3, [pc, #272]	@ (8000894 <Safety_Monitor_Init+0x130>)
 8000784:	2200      	movs	r2, #0
 8000786:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
    g_analog_sensors[3].sensor_active = DEFAULT_ANALOG_4_ENABLE;
 800078a:	4b42      	ldr	r3, [pc, #264]	@ (8000894 <Safety_Monitor_Init+0x130>)
 800078c:	2200      	movs	r2, #0
 800078e:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5

    // Khởi tạo các thông số cân chỉnh cho cảm biến analog
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000792:	2300      	movs	r3, #0
 8000794:	71fb      	strb	r3, [r7, #7]
 8000796:	e020      	b.n	80007da <Safety_Monitor_Init+0x76>
        g_analog_sensors[i].calibration_gain = DEFAULT_ANALOG_COEFFICIENT;
 8000798:	79fa      	ldrb	r2, [r7, #7]
 800079a:	493e      	ldr	r1, [pc, #248]	@ (8000894 <Safety_Monitor_Init+0x130>)
 800079c:	4613      	mov	r3, r2
 800079e:	011b      	lsls	r3, r3, #4
 80007a0:	1a9b      	subs	r3, r3, r2
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	440b      	add	r3, r1
 80007a6:	3328      	adds	r3, #40	@ 0x28
 80007a8:	4a3b      	ldr	r2, [pc, #236]	@ (8000898 <Safety_Monitor_Init+0x134>)
 80007aa:	601a      	str	r2, [r3, #0]
        g_analog_sensors[i].calibration_offset = DEFAULT_ANALOG_CALIBRATION;
 80007ac:	79fa      	ldrb	r2, [r7, #7]
 80007ae:	4939      	ldr	r1, [pc, #228]	@ (8000894 <Safety_Monitor_Init+0x130>)
 80007b0:	4613      	mov	r3, r2
 80007b2:	011b      	lsls	r3, r3, #4
 80007b4:	1a9b      	subs	r3, r3, r2
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	440b      	add	r3, r1
 80007ba:	3324      	adds	r3, #36	@ 0x24
 80007bc:	4a37      	ldr	r2, [pc, #220]	@ (800089c <Safety_Monitor_Init+0x138>)
 80007be:	601a      	str	r2, [r3, #0]
        g_analog_sensors[i].error_count = 0;
 80007c0:	79fa      	ldrb	r2, [r7, #7]
 80007c2:	4934      	ldr	r1, [pc, #208]	@ (8000894 <Safety_Monitor_Init+0x130>)
 80007c4:	4613      	mov	r3, r2
 80007c6:	011b      	lsls	r3, r3, #4
 80007c8:	1a9b      	subs	r3, r3, r2
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	440b      	add	r3, r1
 80007ce:	3338      	adds	r3, #56	@ 0x38
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	3301      	adds	r3, #1
 80007d8:	71fb      	strb	r3, [r7, #7]
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	2b03      	cmp	r3, #3
 80007de:	d9db      	bls.n	8000798 <Safety_Monitor_Init+0x34>
    }

    // Khởi tạo giá trị mặc định cho cảm biến digital  
    g_digital_sensors[0].sensor_value = DEFAULT_DI1_STATUS;
 80007e0:	4b2f      	ldr	r3, [pc, #188]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	709a      	strb	r2, [r3, #2]
    g_digital_sensors[1].sensor_value = DEFAULT_DI2_STATUS;
 80007e6:	4b2e      	ldr	r3, [pc, #184]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    g_digital_sensors[2].sensor_value = DEFAULT_DI3_STATUS;
 80007ee:	4b2c      	ldr	r3, [pc, #176]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    g_digital_sensors[3].sensor_value = DEFAULT_DI4_STATUS;
 80007f6:	4b2a      	ldr	r3, [pc, #168]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62

    // Khởi tạo trạng thái hoạt động cho cảm biến digital
    g_digital_sensors[0].sensor_active = DEFAULT_DI1_ENABLE;
 80007fe:	4b28      	ldr	r3, [pc, #160]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 8000800:	2200      	movs	r2, #0
 8000802:	705a      	strb	r2, [r3, #1]
    g_digital_sensors[1].sensor_active = DEFAULT_DI2_ENABLE;
 8000804:	4b26      	ldr	r3, [pc, #152]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 8000806:	2200      	movs	r2, #0
 8000808:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    g_digital_sensors[2].sensor_active = DEFAULT_DI3_ENABLE;
 800080c:	4b24      	ldr	r3, [pc, #144]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 800080e:	2200      	movs	r2, #0
 8000810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    g_digital_sensors[3].sensor_active = DEFAULT_DI4_ENABLE;
 8000814:	4b22      	ldr	r3, [pc, #136]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 8000816:	2200      	movs	r2, #0
 8000818:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

    // Khởi tạo các thông số bổ sung cho cảm biến digital
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 800081c:	2300      	movs	r3, #0
 800081e:	71bb      	strb	r3, [r7, #6]
 8000820:	e02c      	b.n	800087c <Safety_Monitor_Init+0x118>
        g_digital_sensors[i].error_count = 0;
 8000822:	79bb      	ldrb	r3, [r7, #6]
 8000824:	4a1e      	ldr	r2, [pc, #120]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 8000826:	015b      	lsls	r3, r3, #5
 8000828:	4413      	add	r3, r2
 800082a:	3318      	adds	r3, #24
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
        g_digital_sensors[i].state_change_count = 0;
 8000830:	79bb      	ldrb	r3, [r7, #6]
 8000832:	4a1b      	ldr	r2, [pc, #108]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 8000834:	015b      	lsls	r3, r3, #5
 8000836:	4413      	add	r3, r2
 8000838:	3314      	adds	r3, #20
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
        g_digital_sensors[i].last_edge_time = 0;
 800083e:	79bb      	ldrb	r3, [r7, #6]
 8000840:	4a17      	ldr	r2, [pc, #92]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 8000842:	015b      	lsls	r3, r3, #5
 8000844:	4413      	add	r3, r2
 8000846:	330c      	adds	r3, #12
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
        g_digital_sensors[i].previous_state = 0;
 800084c:	79bb      	ldrb	r3, [r7, #6]
 800084e:	4a14      	ldr	r2, [pc, #80]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 8000850:	015b      	lsls	r3, r3, #5
 8000852:	4413      	add	r3, r2
 8000854:	3303      	adds	r3, #3
 8000856:	2200      	movs	r2, #0
 8000858:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].debounced_state = 0;
 800085a:	79bb      	ldrb	r3, [r7, #6]
 800085c:	4a10      	ldr	r2, [pc, #64]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 800085e:	015b      	lsls	r3, r3, #5
 8000860:	4413      	add	r3, r2
 8000862:	3304      	adds	r3, #4
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].debounce_time_ms = DEFAULT_SAFETY_RESPONSE_TIME;
 8000868:	79bb      	ldrb	r3, [r7, #6]
 800086a:	4a0d      	ldr	r2, [pc, #52]	@ (80008a0 <Safety_Monitor_Init+0x13c>)
 800086c:	015b      	lsls	r3, r3, #5
 800086e:	4413      	add	r3, r2
 8000870:	3308      	adds	r3, #8
 8000872:	2232      	movs	r2, #50	@ 0x32
 8000874:	801a      	strh	r2, [r3, #0]
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000876:	79bb      	ldrb	r3, [r7, #6]
 8000878:	3301      	adds	r3, #1
 800087a:	71bb      	strb	r3, [r7, #6]
 800087c:	79bb      	ldrb	r3, [r7, #6]
 800087e:	2b03      	cmp	r3, #3
 8000880:	d9cf      	bls.n	8000822 <Safety_Monitor_Init+0xbe>
    }
    
    return HAL_OK;
 8000882:	2300      	movs	r3, #0
}
 8000884:	4618      	mov	r0, r3
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	20000208 	.word	0x20000208
 8000890:	2000058c 	.word	0x2000058c
 8000894:	20000098 	.word	0x20000098
 8000898:	452e2000 	.word	0x452e2000
 800089c:	42e60000 	.word	0x42e60000
 80008a0:	20000188 	.word	0x20000188

080008a4 <Safety_Monitor_Process>:

// Xử lý dữ liệu từ các cảm biến
Safety_Monitor_Status_t Safety_Monitor_Process(void){
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 80008aa:	f001 fbfd 	bl	80020a8 <HAL_GetTick>
 80008ae:	6038      	str	r0, [r7, #0]
    Safety_Monitor_Status_t system_status = SAFETY_MONITOR_OK;
 80008b0:	2300      	movs	r3, #0
 80008b2:	71fb      	strb	r3, [r7, #7]

    // Xử lý tất cả các cảm biến
    Safety_Process_Analog_Sensors();
 80008b4:	f000 fa54 	bl	8000d60 <Safety_Process_Analog_Sensors>
    Safety_Process_Digital_Sensors();
 80008b8:	f000 fb1c 	bl	8000ef4 <Safety_Process_Digital_Sensors>

    // Kiểm tra trạng thái của các cảm biến analog
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 80008bc:	2300      	movs	r3, #0
 80008be:	71bb      	strb	r3, [r7, #6]
 80008c0:	e047      	b.n	8000952 <Safety_Monitor_Process+0xae>
        if(g_analog_sensors[i].sensor_active) {
 80008c2:	79ba      	ldrb	r2, [r7, #6]
 80008c4:	4960      	ldr	r1, [pc, #384]	@ (8000a48 <Safety_Monitor_Process+0x1a4>)
 80008c6:	4613      	mov	r3, r2
 80008c8:	011b      	lsls	r3, r3, #4
 80008ca:	1a9b      	subs	r3, r3, r2
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	440b      	add	r3, r1
 80008d0:	3301      	adds	r3, #1
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d039      	beq.n	800094c <Safety_Monitor_Process+0xa8>
            // Kiểm tra theo thứ tự ưu tiên từ cao đến thấp
            if(g_analog_sensors[i].sensor_status == SENSOR_STATUS_CRITICAL) {
 80008d8:	79ba      	ldrb	r2, [r7, #6]
 80008da:	495b      	ldr	r1, [pc, #364]	@ (8000a48 <Safety_Monitor_Process+0x1a4>)
 80008dc:	4613      	mov	r3, r2
 80008de:	011b      	lsls	r3, r3, #4
 80008e0:	1a9b      	subs	r3, r3, r2
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	440b      	add	r3, r1
 80008e6:	332c      	adds	r3, #44	@ 0x2c
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b02      	cmp	r3, #2
 80008ec:	d105      	bne.n	80008fa <Safety_Monitor_Process+0x56>
                system_status = SAFETY_MONITOR_CRITICAL;
 80008ee:	2302      	movs	r3, #2
 80008f0:	71fb      	strb	r3, [r7, #7]
                g_safety_system.system_status = SAFETY_MONITOR_CRITICAL;
 80008f2:	4b56      	ldr	r3, [pc, #344]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80008f4:	2202      	movs	r2, #2
 80008f6:	701a      	strb	r2, [r3, #0]
                break; // Thoát ngay khi phát hiện lỗi nghiêm trọng
 80008f8:	e02e      	b.n	8000958 <Safety_Monitor_Process+0xb4>
            }
            else if(g_analog_sensors[i].sensor_status == SENSOR_STATUS_WARNING && 
 80008fa:	79ba      	ldrb	r2, [r7, #6]
 80008fc:	4952      	ldr	r1, [pc, #328]	@ (8000a48 <Safety_Monitor_Process+0x1a4>)
 80008fe:	4613      	mov	r3, r2
 8000900:	011b      	lsls	r3, r3, #4
 8000902:	1a9b      	subs	r3, r3, r2
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	440b      	add	r3, r1
 8000908:	332c      	adds	r3, #44	@ 0x2c
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b01      	cmp	r3, #1
 800090e:	d109      	bne.n	8000924 <Safety_Monitor_Process+0x80>
                    g_safety_system.system_status != SAFETY_MONITOR_CRITICAL) {
 8000910:	4b4e      	ldr	r3, [pc, #312]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 8000912:	781b      	ldrb	r3, [r3, #0]
            else if(g_analog_sensors[i].sensor_status == SENSOR_STATUS_WARNING && 
 8000914:	2b02      	cmp	r3, #2
 8000916:	d005      	beq.n	8000924 <Safety_Monitor_Process+0x80>
                system_status = SAFETY_MONITOR_WARNING;
 8000918:	2301      	movs	r3, #1
 800091a:	71fb      	strb	r3, [r7, #7]
                g_safety_system.system_status = SAFETY_MONITOR_WARNING;
 800091c:	4b4b      	ldr	r3, [pc, #300]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 800091e:	2201      	movs	r2, #1
 8000920:	701a      	strb	r2, [r3, #0]
 8000922:	e013      	b.n	800094c <Safety_Monitor_Process+0xa8>
            }
            else if(g_analog_sensors[i].sensor_status == SENSOR_STATUS_ERROR && 
 8000924:	79ba      	ldrb	r2, [r7, #6]
 8000926:	4948      	ldr	r1, [pc, #288]	@ (8000a48 <Safety_Monitor_Process+0x1a4>)
 8000928:	4613      	mov	r3, r2
 800092a:	011b      	lsls	r3, r3, #4
 800092c:	1a9b      	subs	r3, r3, r2
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	440b      	add	r3, r1
 8000932:	332c      	adds	r3, #44	@ 0x2c
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	2b04      	cmp	r3, #4
 8000938:	d108      	bne.n	800094c <Safety_Monitor_Process+0xa8>
                    g_safety_system.system_status < SAFETY_MONITOR_CRITICAL) {
 800093a:	4b44      	ldr	r3, [pc, #272]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 800093c:	781b      	ldrb	r3, [r3, #0]
            else if(g_analog_sensors[i].sensor_status == SENSOR_STATUS_ERROR && 
 800093e:	2b01      	cmp	r3, #1
 8000940:	d804      	bhi.n	800094c <Safety_Monitor_Process+0xa8>
                system_status = SAFETY_MONITOR_ERROR;
 8000942:	2304      	movs	r3, #4
 8000944:	71fb      	strb	r3, [r7, #7]
                g_safety_system.system_status = SAFETY_MONITOR_ERROR;
 8000946:	4b41      	ldr	r3, [pc, #260]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 8000948:	2204      	movs	r2, #4
 800094a:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 800094c:	79bb      	ldrb	r3, [r7, #6]
 800094e:	3301      	adds	r3, #1
 8000950:	71bb      	strb	r3, [r7, #6]
 8000952:	79bb      	ldrb	r3, [r7, #6]
 8000954:	2b03      	cmp	r3, #3
 8000956:	d9b4      	bls.n	80008c2 <Safety_Monitor_Process+0x1e>
            }
        }
    }

    // Kiểm tra trạng thái của các cảm biến digital 
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000958:	2300      	movs	r3, #0
 800095a:	717b      	strb	r3, [r7, #5]
 800095c:	e03b      	b.n	80009d6 <Safety_Monitor_Process+0x132>
        if(g_digital_sensors[i].sensor_active) {
 800095e:	797b      	ldrb	r3, [r7, #5]
 8000960:	4a3b      	ldr	r2, [pc, #236]	@ (8000a50 <Safety_Monitor_Process+0x1ac>)
 8000962:	015b      	lsls	r3, r3, #5
 8000964:	4413      	add	r3, r2
 8000966:	3301      	adds	r3, #1
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d030      	beq.n	80009d0 <Safety_Monitor_Process+0x12c>
            if(g_digital_sensors[i].sensor_status == SENSOR_STATUS_CRITICAL) {
 800096e:	797b      	ldrb	r3, [r7, #5]
 8000970:	4a37      	ldr	r2, [pc, #220]	@ (8000a50 <Safety_Monitor_Process+0x1ac>)
 8000972:	015b      	lsls	r3, r3, #5
 8000974:	4413      	add	r3, r2
 8000976:	3310      	adds	r3, #16
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b02      	cmp	r3, #2
 800097c:	d105      	bne.n	800098a <Safety_Monitor_Process+0xe6>
                system_status = SAFETY_MONITOR_CRITICAL;
 800097e:	2302      	movs	r3, #2
 8000980:	71fb      	strb	r3, [r7, #7]
                g_safety_system.system_status = SAFETY_MONITOR_CRITICAL;
 8000982:	4b32      	ldr	r3, [pc, #200]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 8000984:	2202      	movs	r2, #2
 8000986:	701a      	strb	r2, [r3, #0]
                break;
 8000988:	e028      	b.n	80009dc <Safety_Monitor_Process+0x138>
            }
            else if(g_digital_sensors[i].sensor_status == SENSOR_STATUS_WARNING && 
 800098a:	797b      	ldrb	r3, [r7, #5]
 800098c:	4a30      	ldr	r2, [pc, #192]	@ (8000a50 <Safety_Monitor_Process+0x1ac>)
 800098e:	015b      	lsls	r3, r3, #5
 8000990:	4413      	add	r3, r2
 8000992:	3310      	adds	r3, #16
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b01      	cmp	r3, #1
 8000998:	d109      	bne.n	80009ae <Safety_Monitor_Process+0x10a>
                    g_safety_system.system_status != SAFETY_MONITOR_CRITICAL) {
 800099a:	4b2c      	ldr	r3, [pc, #176]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 800099c:	781b      	ldrb	r3, [r3, #0]
            else if(g_digital_sensors[i].sensor_status == SENSOR_STATUS_WARNING && 
 800099e:	2b02      	cmp	r3, #2
 80009a0:	d005      	beq.n	80009ae <Safety_Monitor_Process+0x10a>
                system_status = SAFETY_MONITOR_WARNING;  
 80009a2:	2301      	movs	r3, #1
 80009a4:	71fb      	strb	r3, [r7, #7]
                g_safety_system.system_status = SAFETY_MONITOR_WARNING;  
 80009a6:	4b29      	ldr	r3, [pc, #164]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	701a      	strb	r2, [r3, #0]
 80009ac:	e010      	b.n	80009d0 <Safety_Monitor_Process+0x12c>
            }
            else if(g_digital_sensors[i].sensor_status == SENSOR_STATUS_ERROR && 
 80009ae:	797b      	ldrb	r3, [r7, #5]
 80009b0:	4a27      	ldr	r2, [pc, #156]	@ (8000a50 <Safety_Monitor_Process+0x1ac>)
 80009b2:	015b      	lsls	r3, r3, #5
 80009b4:	4413      	add	r3, r2
 80009b6:	3310      	adds	r3, #16
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d108      	bne.n	80009d0 <Safety_Monitor_Process+0x12c>
                    g_safety_system.system_status < SAFETY_MONITOR_CRITICAL) {
 80009be:	4b23      	ldr	r3, [pc, #140]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
            else if(g_digital_sensors[i].sensor_status == SENSOR_STATUS_ERROR && 
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d804      	bhi.n	80009d0 <Safety_Monitor_Process+0x12c>
                system_status = SAFETY_MONITOR_ERROR;
 80009c6:	2304      	movs	r3, #4
 80009c8:	71fb      	strb	r3, [r7, #7]
                g_safety_system.system_status = SAFETY_MONITOR_ERROR;
 80009ca:	4b20      	ldr	r3, [pc, #128]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80009cc:	2204      	movs	r2, #4
 80009ce:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 80009d0:	797b      	ldrb	r3, [r7, #5]
 80009d2:	3301      	adds	r3, #1
 80009d4:	717b      	strb	r3, [r7, #5]
 80009d6:	797b      	ldrb	r3, [r7, #5]
 80009d8:	2b03      	cmp	r3, #3
 80009da:	d9c0      	bls.n	800095e <Safety_Monitor_Process+0xba>
            }
        }
    }

    // Cập nhật trạng thái hệ thống
    g_safety_system.last_safety_check = current_time;
 80009dc:	4a1b      	ldr	r2, [pc, #108]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	6093      	str	r3, [r2, #8]

    // Cập nhật bộ đếm cảnh báo
    if(system_status == SAFETY_MONITOR_WARNING) {
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d105      	bne.n	80009f4 <Safety_Monitor_Process+0x150>
        g_safety_system.warning_count++;
 80009e8:	4b18      	ldr	r3, [pc, #96]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	3301      	adds	r3, #1
 80009ee:	4a17      	ldr	r2, [pc, #92]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80009f0:	60d3      	str	r3, [r2, #12]
 80009f2:	e010      	b.n	8000a16 <Safety_Monitor_Process+0x172>
    }
    else if(system_status == SAFETY_MONITOR_CRITICAL) {
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d105      	bne.n	8000a06 <Safety_Monitor_Process+0x162>
        g_safety_system.critical_count++;
 80009fa:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 80009fc:	691b      	ldr	r3, [r3, #16]
 80009fe:	3301      	adds	r3, #1
 8000a00:	4a12      	ldr	r2, [pc, #72]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 8000a02:	6113      	str	r3, [r2, #16]
 8000a04:	e007      	b.n	8000a16 <Safety_Monitor_Process+0x172>
    }
    else if(system_status == SAFETY_MONITOR_EMERGENCY) {
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	2b03      	cmp	r3, #3
 8000a0a:	d104      	bne.n	8000a16 <Safety_Monitor_Process+0x172>
        g_safety_system.emergency_count++;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 8000a0e:	695b      	ldr	r3, [r3, #20]
 8000a10:	3301      	adds	r3, #1
 8000a12:	4a0e      	ldr	r2, [pc, #56]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 8000a14:	6153      	str	r3, [r2, #20]
    }
    
    if(system_status == SAFETY_MONITOR_CRITICAL) { 
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d105      	bne.n	8000a28 <Safety_Monitor_Process+0x184>
        HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, GPIO_PIN_SET);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	2120      	movs	r1, #32
 8000a20:	480c      	ldr	r0, [pc, #48]	@ (8000a54 <Safety_Monitor_Process+0x1b0>)
 8000a22:	f002 fc6c 	bl	80032fe <HAL_GPIO_WritePin>
 8000a26:	e007      	b.n	8000a38 <Safety_Monitor_Process+0x194>
    }
    else if(system_status == SAFETY_MONITOR_OK) {
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d104      	bne.n	8000a38 <Safety_Monitor_Process+0x194>
        HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2120      	movs	r1, #32
 8000a32:	4808      	ldr	r0, [pc, #32]	@ (8000a54 <Safety_Monitor_Process+0x1b0>)
 8000a34:	f002 fc63 	bl	80032fe <HAL_GPIO_WritePin>
    }
    g_safety_system.system_status = system_status;
 8000a38:	4a04      	ldr	r2, [pc, #16]	@ (8000a4c <Safety_Monitor_Process+0x1a8>)
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	7013      	strb	r3, [r2, #0]

    return system_status;
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3708      	adds	r7, #8
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	20000098 	.word	0x20000098
 8000a4c:	2000007c 	.word	0x2000007c
 8000a50:	20000188 	.word	0x20000188
 8000a54:	40010c00 	.word	0x40010c00

08000a58 <Safety_Register_Load>:

// Đọc cấu hình từ Modbus registers
HAL_StatusTypeDef Safety_Register_Load(void){
 8000a58:	b590      	push	{r4, r7, lr}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
    // Đọc cấu hình cho cảm biến analog
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000a5e:	2300      	movs	r3, #0
 8000a60:	71fb      	strb	r3, [r7, #7]
 8000a62:	e030      	b.n	8000ac6 <Safety_Register_Load+0x6e>
        g_analog_sensors[i].sensor_active = g_holdingRegisters[REG_ANALOG_1_ENABLE + i];
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	331a      	adds	r3, #26
 8000a68:	4a30      	ldr	r2, [pc, #192]	@ (8000b2c <Safety_Register_Load+0xd4>)
 8000a6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a6e:	79fa      	ldrb	r2, [r7, #7]
 8000a70:	b2d8      	uxtb	r0, r3
 8000a72:	492f      	ldr	r1, [pc, #188]	@ (8000b30 <Safety_Register_Load+0xd8>)
 8000a74:	4613      	mov	r3, r2
 8000a76:	011b      	lsls	r3, r3, #4
 8000a78:	1a9b      	subs	r3, r3, r2
 8000a7a:	009b      	lsls	r3, r3, #2
 8000a7c:	440b      	add	r3, r1
 8000a7e:	3301      	adds	r3, #1
 8000a80:	4602      	mov	r2, r0
 8000a82:	701a      	strb	r2, [r3, #0]
        g_analog_sensors[i].calibration_gain = 
            (float)g_holdingRegisters[REG_ANALOG_COEFFICIENT];
 8000a84:	4b29      	ldr	r3, [pc, #164]	@ (8000b2c <Safety_Register_Load+0xd4>)
 8000a86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        g_analog_sensors[i].calibration_gain = 
 8000a88:	79fc      	ldrb	r4, [r7, #7]
            (float)g_holdingRegisters[REG_ANALOG_COEFFICIENT];
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fc16 	bl	80002bc <__aeabi_ui2f>
 8000a90:	4602      	mov	r2, r0
        g_analog_sensors[i].calibration_gain = 
 8000a92:	4927      	ldr	r1, [pc, #156]	@ (8000b30 <Safety_Register_Load+0xd8>)
 8000a94:	4623      	mov	r3, r4
 8000a96:	011b      	lsls	r3, r3, #4
 8000a98:	1b1b      	subs	r3, r3, r4
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	440b      	add	r3, r1
 8000a9e:	3328      	adds	r3, #40	@ 0x28
 8000aa0:	601a      	str	r2, [r3, #0]
        g_analog_sensors[i].calibration_offset = 
            (float)g_holdingRegisters[REG_ANALOG_CALIBRATION];
 8000aa2:	4b22      	ldr	r3, [pc, #136]	@ (8000b2c <Safety_Register_Load+0xd4>)
 8000aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
        g_analog_sensors[i].calibration_offset = 
 8000aa6:	79fc      	ldrb	r4, [r7, #7]
            (float)g_holdingRegisters[REG_ANALOG_CALIBRATION];
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fc07 	bl	80002bc <__aeabi_ui2f>
 8000aae:	4602      	mov	r2, r0
        g_analog_sensors[i].calibration_offset = 
 8000ab0:	491f      	ldr	r1, [pc, #124]	@ (8000b30 <Safety_Register_Load+0xd8>)
 8000ab2:	4623      	mov	r3, r4
 8000ab4:	011b      	lsls	r3, r3, #4
 8000ab6:	1b1b      	subs	r3, r3, r4
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	440b      	add	r3, r1
 8000abc:	3324      	adds	r3, #36	@ 0x24
 8000abe:	601a      	str	r2, [r3, #0]
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	71fb      	strb	r3, [r7, #7]
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2b03      	cmp	r3, #3
 8000aca:	d9cb      	bls.n	8000a64 <Safety_Register_Load+0xc>
    }
    
    // Đọc cấu hình cho cảm biến digital
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000acc:	2300      	movs	r3, #0
 8000ace:	71bb      	strb	r3, [r7, #6]
 8000ad0:	e023      	b.n	8000b1a <Safety_Register_Load+0xc2>
        g_digital_sensors[i].sensor_active = g_holdingRegisters[REG_DI1_ENABLE + i];
 8000ad2:	79bb      	ldrb	r3, [r7, #6]
 8000ad4:	3326      	adds	r3, #38	@ 0x26
 8000ad6:	4a15      	ldr	r2, [pc, #84]	@ (8000b2c <Safety_Register_Load+0xd4>)
 8000ad8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000adc:	79bb      	ldrb	r3, [r7, #6]
 8000ade:	b2d1      	uxtb	r1, r2
 8000ae0:	4a14      	ldr	r2, [pc, #80]	@ (8000b34 <Safety_Register_Load+0xdc>)
 8000ae2:	015b      	lsls	r3, r3, #5
 8000ae4:	4413      	add	r3, r2
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	460a      	mov	r2, r1
 8000aea:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].active_level = g_holdingRegisters[REG_DI1_ACTIVE_LEVEL + i];
 8000aec:	79bb      	ldrb	r3, [r7, #6]
 8000aee:	332a      	adds	r3, #42	@ 0x2a
 8000af0:	4a0e      	ldr	r2, [pc, #56]	@ (8000b2c <Safety_Register_Load+0xd4>)
 8000af2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000af6:	79bb      	ldrb	r3, [r7, #6]
 8000af8:	b2d1      	uxtb	r1, r2
 8000afa:	4a0e      	ldr	r2, [pc, #56]	@ (8000b34 <Safety_Register_Load+0xdc>)
 8000afc:	015b      	lsls	r3, r3, #5
 8000afe:	4413      	add	r3, r2
 8000b00:	3305      	adds	r3, #5
 8000b02:	460a      	mov	r2, r1
 8000b04:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].debounce_time_ms = DEFAULT_SAFETY_RESPONSE_TIME;
 8000b06:	79bb      	ldrb	r3, [r7, #6]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <Safety_Register_Load+0xdc>)
 8000b0a:	015b      	lsls	r3, r3, #5
 8000b0c:	4413      	add	r3, r2
 8000b0e:	3308      	adds	r3, #8
 8000b10:	2232      	movs	r2, #50	@ 0x32
 8000b12:	801a      	strh	r2, [r3, #0]
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000b14:	79bb      	ldrb	r3, [r7, #6]
 8000b16:	3301      	adds	r3, #1
 8000b18:	71bb      	strb	r3, [r7, #6]
 8000b1a:	79bb      	ldrb	r3, [r7, #6]
 8000b1c:	2b03      	cmp	r3, #3
 8000b1e:	d9d8      	bls.n	8000ad2 <Safety_Register_Load+0x7a>
    }
    
    return HAL_OK;
 8000b20:	2300      	movs	r3, #0
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd90      	pop	{r4, r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000210 	.word	0x20000210
 8000b30:	20000098 	.word	0x20000098
 8000b34:	20000188 	.word	0x20000188

08000b38 <Safety_Register_Save>:

// Lưu dữ liệu vào Modbus registers
HAL_StatusTypeDef Safety_Register_Save(void) {
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0

    // Lưu dữ liệu cảm biến analog
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000b3e:	2300      	movs	r3, #0
 8000b40:	71fb      	strb	r3, [r7, #7]
 8000b42:	e025      	b.n	8000b90 <Safety_Register_Save+0x58>
        // Lưu giá trị điện áp đã được xử lý (mV)
        g_holdingRegisters[REG_ANALOG_INPUT_1 + i] = 
            (uint16_t)(g_analog_sensors[i].filtered_value);
 8000b44:	79fa      	ldrb	r2, [r7, #7]
 8000b46:	4929      	ldr	r1, [pc, #164]	@ (8000bec <Safety_Register_Save+0xb4>)
 8000b48:	4613      	mov	r3, r2
 8000b4a:	011b      	lsls	r3, r3, #4
 8000b4c:	1a9b      	subs	r3, r3, r2
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	440b      	add	r3, r1
 8000b52:	3308      	adds	r3, #8
 8000b54:	681a      	ldr	r2, [r3, #0]
        g_holdingRegisters[REG_ANALOG_INPUT_1 + i] = 
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	f103 0410 	add.w	r4, r3, #16
            (uint16_t)(g_analog_sensors[i].filtered_value);
 8000b5c:	4610      	mov	r0, r2
 8000b5e:	f7ff fde1 	bl	8000724 <__aeabi_f2uiz>
 8000b62:	4603      	mov	r3, r0
 8000b64:	b29a      	uxth	r2, r3
        g_holdingRegisters[REG_ANALOG_INPUT_1 + i] = 
 8000b66:	4b22      	ldr	r3, [pc, #136]	@ (8000bf0 <Safety_Register_Save+0xb8>)
 8000b68:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        
        // Lưu trạng thái kích hoạt của cảm biến
        g_holdingRegisters[REG_ANALOG_1_ENABLE + i] = 
            g_analog_sensors[i].sensor_active;
 8000b6c:	79fa      	ldrb	r2, [r7, #7]
 8000b6e:	491f      	ldr	r1, [pc, #124]	@ (8000bec <Safety_Register_Save+0xb4>)
 8000b70:	4613      	mov	r3, r2
 8000b72:	011b      	lsls	r3, r3, #4
 8000b74:	1a9b      	subs	r3, r3, r2
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	440b      	add	r3, r1
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	781a      	ldrb	r2, [r3, #0]
        g_holdingRegisters[REG_ANALOG_1_ENABLE + i] = 
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	331a      	adds	r3, #26
            g_analog_sensors[i].sensor_active;
 8000b82:	4611      	mov	r1, r2
        g_holdingRegisters[REG_ANALOG_1_ENABLE + i] = 
 8000b84:	4a1a      	ldr	r2, [pc, #104]	@ (8000bf0 <Safety_Register_Save+0xb8>)
 8000b86:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	71fb      	strb	r3, [r7, #7]
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	2b03      	cmp	r3, #3
 8000b94:	d9d6      	bls.n	8000b44 <Safety_Register_Save+0xc>
        // g_holdingRegisters[REG_ANALOG_CALIBRATION + i] = 
        //     (uint16_t)(g_analog_sensors[i].calibration_offset);
    }
    
    // Lưu dữ liệu cảm biến digital 
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000b96:	2300      	movs	r3, #0
 8000b98:	71bb      	strb	r3, [r7, #6]
 8000b9a:	e01a      	b.n	8000bd2 <Safety_Register_Save+0x9a>
        // Lưu trạng thái và cấu hình của cảm biến digital
        g_holdingRegisters[REG_DI1_STATUS + i] = 
            g_digital_sensors[i].sensor_state;
 8000b9c:	79bb      	ldrb	r3, [r7, #6]
 8000b9e:	4a15      	ldr	r2, [pc, #84]	@ (8000bf4 <Safety_Register_Save+0xbc>)
 8000ba0:	015b      	lsls	r3, r3, #5
 8000ba2:	4413      	add	r3, r2
 8000ba4:	3306      	adds	r3, #6
 8000ba6:	781a      	ldrb	r2, [r3, #0]
        g_holdingRegisters[REG_DI1_STATUS + i] = 
 8000ba8:	79bb      	ldrb	r3, [r7, #6]
 8000baa:	3322      	adds	r3, #34	@ 0x22
            g_digital_sensors[i].sensor_state;
 8000bac:	4611      	mov	r1, r2
        g_holdingRegisters[REG_DI1_STATUS + i] = 
 8000bae:	4a10      	ldr	r2, [pc, #64]	@ (8000bf0 <Safety_Register_Save+0xb8>)
 8000bb0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        g_holdingRegisters[REG_DI1_ENABLE + i] = 
            g_digital_sensors[i].sensor_active;
 8000bb4:	79bb      	ldrb	r3, [r7, #6]
 8000bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf4 <Safety_Register_Save+0xbc>)
 8000bb8:	015b      	lsls	r3, r3, #5
 8000bba:	4413      	add	r3, r2
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	781a      	ldrb	r2, [r3, #0]
        g_holdingRegisters[REG_DI1_ENABLE + i] = 
 8000bc0:	79bb      	ldrb	r3, [r7, #6]
 8000bc2:	3326      	adds	r3, #38	@ 0x26
            g_digital_sensors[i].sensor_active;
 8000bc4:	4611      	mov	r1, r2
        g_holdingRegisters[REG_DI1_ENABLE + i] = 
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf0 <Safety_Register_Save+0xb8>)
 8000bc8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000bcc:	79bb      	ldrb	r3, [r7, #6]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	71bb      	strb	r3, [r7, #6]
 8000bd2:	79bb      	ldrb	r3, [r7, #6]
 8000bd4:	2b03      	cmp	r3, #3
 8000bd6:	d9e1      	bls.n	8000b9c <Safety_Register_Save+0x64>
    }
    g_holdingRegisters[REG_SAFETY_SYSTEM_STATUS] = g_safety_system.system_status;
 8000bd8:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <Safety_Register_Save+0xc0>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4b04      	ldr	r3, [pc, #16]	@ (8000bf0 <Safety_Register_Save+0xb8>)
 8000be0:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8000be2:	2300      	movs	r3, #0
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	370c      	adds	r7, #12
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd90      	pop	{r4, r7, pc}
 8000bec:	20000098 	.word	0x20000098
 8000bf0:	20000210 	.word	0x20000210
 8000bf4:	20000188 	.word	0x20000188
 8000bf8:	2000007c 	.word	0x2000007c

08000bfc <Safety_Get_Digital_State>:


uint8_t Safety_Get_Digital_State(uint8_t sensor_id){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
    
    switch (sensor_id)
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d841      	bhi.n	8000c90 <Safety_Get_Digital_State+0x94>
 8000c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000c14 <Safety_Get_Digital_State+0x18>)
 8000c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c12:	bf00      	nop
 8000c14:	08000c25 	.word	0x08000c25
 8000c18:	08000c3d 	.word	0x08000c3d
 8000c1c:	08000c59 	.word	0x08000c59
 8000c20:	08000c75 	.word	0x08000c75
    {
    case 0:
        g_digital_sensors[0].sensor_value = HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 8000c24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c28:	481c      	ldr	r0, [pc, #112]	@ (8000c9c <Safety_Get_Digital_State+0xa0>)
 8000c2a:	f002 fb51 	bl	80032d0 <HAL_GPIO_ReadPin>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	461a      	mov	r2, r3
 8000c32:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c34:	709a      	strb	r2, [r3, #2]
        return g_digital_sensors[0].sensor_value;
 8000c36:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c38:	789b      	ldrb	r3, [r3, #2]
 8000c3a:	e02a      	b.n	8000c92 <Safety_Get_Digital_State+0x96>
        break;
    case 1:
        g_digital_sensors[1].sensor_value = HAL_GPIO_ReadPin(DI2_GPIO_Port, DI2_Pin);
 8000c3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c40:	4816      	ldr	r0, [pc, #88]	@ (8000c9c <Safety_Get_Digital_State+0xa0>)
 8000c42:	f002 fb45 	bl	80032d0 <HAL_GPIO_ReadPin>
 8000c46:	4603      	mov	r3, r0
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c4c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        return g_digital_sensors[1].sensor_value;
 8000c50:	4b13      	ldr	r3, [pc, #76]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c52:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000c56:	e01c      	b.n	8000c92 <Safety_Get_Digital_State+0x96>
        break;
    case 2:
        g_digital_sensors[2].sensor_value = HAL_GPIO_ReadPin(DI3_GPIO_Port, DI3_Pin);
 8000c58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c5c:	480f      	ldr	r0, [pc, #60]	@ (8000c9c <Safety_Get_Digital_State+0xa0>)
 8000c5e:	f002 fb37 	bl	80032d0 <HAL_GPIO_ReadPin>
 8000c62:	4603      	mov	r3, r0
 8000c64:	461a      	mov	r2, r3
 8000c66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        return g_digital_sensors[2].sensor_value;
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000c72:	e00e      	b.n	8000c92 <Safety_Get_Digital_State+0x96>
        break;
    case 3:
        g_digital_sensors[3].sensor_value = HAL_GPIO_ReadPin(DI4_GPIO_Port, DI4_Pin);
 8000c74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c78:	4808      	ldr	r0, [pc, #32]	@ (8000c9c <Safety_Get_Digital_State+0xa0>)
 8000c7a:	f002 fb29 	bl	80032d0 <HAL_GPIO_ReadPin>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	461a      	mov	r2, r3
 8000c82:	4b07      	ldr	r3, [pc, #28]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c84:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        return g_digital_sensors[3].sensor_value;
 8000c88:	4b05      	ldr	r3, [pc, #20]	@ (8000ca0 <Safety_Get_Digital_State+0xa4>)
 8000c8a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8000c8e:	e000      	b.n	8000c92 <Safety_Get_Digital_State+0x96>
        break;
    default:
        return 0;
 8000c90:	2300      	movs	r3, #0
    }
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40010c00 	.word	0x40010c00
 8000ca0:	20000188 	.word	0x20000188

08000ca4 <Safety_Convert_To_Distance>:
 * @param sensor_id: Sensor ID (0-3) 
 * @return uint16_t Raw ADC value (0-4095)
 * @note Đọc giá trị cảm biến analog từ ADC với xử lý lỗi toàn diện
 */

float Safety_Convert_To_Distance(uint8_t sensor_id){
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
    float distance, voltage;
    voltage = adc_buffer[sensor_id] * 3.3f / 4095.0f;
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	4a24      	ldr	r2, [pc, #144]	@ (8000d44 <Safety_Convert_To_Distance+0xa0>)
 8000cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fb04 	bl	80002c4 <__aeabi_i2f>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	4922      	ldr	r1, [pc, #136]	@ (8000d48 <Safety_Convert_To_Distance+0xa4>)
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fb53 	bl	800036c <__aeabi_fmul>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	4920      	ldr	r1, [pc, #128]	@ (8000d4c <Safety_Convert_To_Distance+0xa8>)
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fc02 	bl	80004d4 <__aeabi_fdiv>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	60fb      	str	r3, [r7, #12]
    if(voltage < 0.1f) return 0;
 8000cd4:	491e      	ldr	r1, [pc, #120]	@ (8000d50 <Safety_Convert_To_Distance+0xac>)
 8000cd6:	68f8      	ldr	r0, [r7, #12]
 8000cd8:	f7ff fce6 	bl	80006a8 <__aeabi_fcmplt>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d002      	beq.n	8000ce8 <Safety_Convert_To_Distance+0x44>
 8000ce2:	f04f 0300 	mov.w	r3, #0
 8000ce6:	e028      	b.n	8000d3a <Safety_Convert_To_Distance+0x96>

    distance = g_analog_sensors[sensor_id].calibration_gain/100.0f * powf(voltage, (g_analog_sensors[sensor_id].calibration_offset)/(-100.0f));
 8000ce8:	79fa      	ldrb	r2, [r7, #7]
 8000cea:	491a      	ldr	r1, [pc, #104]	@ (8000d54 <Safety_Convert_To_Distance+0xb0>)
 8000cec:	4613      	mov	r3, r2
 8000cee:	011b      	lsls	r3, r3, #4
 8000cf0:	1a9b      	subs	r3, r3, r2
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	3328      	adds	r3, #40	@ 0x28
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4917      	ldr	r1, [pc, #92]	@ (8000d58 <Safety_Convert_To_Distance+0xb4>)
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fbe9 	bl	80004d4 <__aeabi_fdiv>
 8000d02:	4603      	mov	r3, r0
 8000d04:	461c      	mov	r4, r3
 8000d06:	79fa      	ldrb	r2, [r7, #7]
 8000d08:	4912      	ldr	r1, [pc, #72]	@ (8000d54 <Safety_Convert_To_Distance+0xb0>)
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	011b      	lsls	r3, r3, #4
 8000d0e:	1a9b      	subs	r3, r3, r2
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	440b      	add	r3, r1
 8000d14:	3324      	adds	r3, #36	@ 0x24
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4910      	ldr	r1, [pc, #64]	@ (8000d5c <Safety_Convert_To_Distance+0xb8>)
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fbda 	bl	80004d4 <__aeabi_fdiv>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4619      	mov	r1, r3
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f007 f847 	bl	8007db8 <powf>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4620      	mov	r0, r4
 8000d30:	f7ff fb1c 	bl	800036c <__aeabi_fmul>
 8000d34:	4603      	mov	r3, r0
 8000d36:	60bb      	str	r3, [r7, #8]
    return distance;
 8000d38:	68bb      	ldr	r3, [r7, #8]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd90      	pop	{r4, r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000208 	.word	0x20000208
 8000d48:	40533333 	.word	0x40533333
 8000d4c:	457ff000 	.word	0x457ff000
 8000d50:	3dcccccd 	.word	0x3dcccccd
 8000d54:	20000098 	.word	0x20000098
 8000d58:	42c80000 	.word	0x42c80000
 8000d5c:	c2c80000 	.word	0xc2c80000

08000d60 <Safety_Process_Analog_Sensors>:
 * @brief Process all analog sensors with comprehensive error handling
 * @param None
 * @return HAL_StatusTypeDef Overall processing status
 */
HAL_StatusTypeDef Safety_Process_Analog_Sensors(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef overall_status = HAL_OK;
 8000d66:	2300      	movs	r3, #0
 8000d68:	73bb      	strb	r3, [r7, #14]
    uint32_t current_time = HAL_GetTick();
 8000d6a:	f001 f99d 	bl	80020a8 <HAL_GetTick>
 8000d6e:	60b8      	str	r0, [r7, #8]
    uint16_t distance;
    uint8_t i;
    
    // Process each analog sensor
    for (i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000d70:	2300      	movs	r3, #0
 8000d72:	73fb      	strb	r3, [r7, #15]
 8000d74:	e0b0      	b.n	8000ed8 <Safety_Process_Analog_Sensors+0x178>
        if (g_analog_sensors[i].sensor_active) {
 8000d76:	7bfa      	ldrb	r2, [r7, #15]
 8000d78:	495c      	ldr	r1, [pc, #368]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	011b      	lsls	r3, r3, #4
 8000d7e:	1a9b      	subs	r3, r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	440b      	add	r3, r1
 8000d84:	3301      	adds	r3, #1
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	f000 80a2 	beq.w	8000ed2 <Safety_Process_Analog_Sensors+0x172>
            // Read sensor value
            distance = Safety_Convert_To_Distance(i);
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff ff87 	bl	8000ca4 <Safety_Convert_To_Distance>
 8000d96:	4603      	mov	r3, r0
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff fcc3 	bl	8000724 <__aeabi_f2uiz>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	80fb      	strh	r3, [r7, #6]
            
            // Kiểm tra các ngưỡng khoảng cách cho từng cảm biến
            if(distance == 0) {
 8000da2:	88fb      	ldrh	r3, [r7, #6]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d114      	bne.n	8000dd2 <Safety_Process_Analog_Sensors+0x72>
                // Cảm biến không hoạt động hoặc lỗi
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_ERROR;
 8000da8:	7bfa      	ldrb	r2, [r7, #15]
 8000daa:	4950      	ldr	r1, [pc, #320]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000dac:	4613      	mov	r3, r2
 8000dae:	011b      	lsls	r3, r3, #4
 8000db0:	1a9b      	subs	r3, r3, r2
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	440b      	add	r3, r1
 8000db6:	332c      	adds	r3, #44	@ 0x2c
 8000db8:	2204      	movs	r2, #4
 8000dba:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x01;
 8000dbc:	7bfa      	ldrb	r2, [r7, #15]
 8000dbe:	494b      	ldr	r1, [pc, #300]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	011b      	lsls	r3, r3, #4
 8000dc4:	1a9b      	subs	r3, r3, r2
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	440b      	add	r3, r1
 8000dca:	332d      	adds	r3, #45	@ 0x2d
 8000dcc:	2201      	movs	r2, #1
 8000dce:	701a      	strb	r2, [r3, #0]
 8000dd0:	e07f      	b.n	8000ed2 <Safety_Process_Analog_Sensors+0x172>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE1_THRESHOLD]) {
 8000dd2:	4b47      	ldr	r3, [pc, #284]	@ (8000ef0 <Safety_Process_Analog_Sensors+0x190>)
 8000dd4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8000dd8:	88fa      	ldrh	r2, [r7, #6]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d814      	bhi.n	8000e08 <Safety_Process_Analog_Sensors+0xa8>
                // Vùng nguy hiểm 1 - Nguy hiểm cao nhất
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_CRITICAL;
 8000dde:	7bfa      	ldrb	r2, [r7, #15]
 8000de0:	4942      	ldr	r1, [pc, #264]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000de2:	4613      	mov	r3, r2
 8000de4:	011b      	lsls	r3, r3, #4
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	440b      	add	r3, r1
 8000dec:	332c      	adds	r3, #44	@ 0x2c
 8000dee:	2202      	movs	r2, #2
 8000df0:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x08;
 8000df2:	7bfa      	ldrb	r2, [r7, #15]
 8000df4:	493d      	ldr	r1, [pc, #244]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000df6:	4613      	mov	r3, r2
 8000df8:	011b      	lsls	r3, r3, #4
 8000dfa:	1a9b      	subs	r3, r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	440b      	add	r3, r1
 8000e00:	332d      	adds	r3, #45	@ 0x2d
 8000e02:	2208      	movs	r2, #8
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	e064      	b.n	8000ed2 <Safety_Process_Analog_Sensors+0x172>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE2_THRESHOLD]) {
 8000e08:	4b39      	ldr	r3, [pc, #228]	@ (8000ef0 <Safety_Process_Analog_Sensors+0x190>)
 8000e0a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8000e0e:	88fa      	ldrh	r2, [r7, #6]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d814      	bhi.n	8000e3e <Safety_Process_Analog_Sensors+0xde>
                // Vùng nguy hiểm 2 - Cảnh báo cao
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_WARNING;
 8000e14:	7bfa      	ldrb	r2, [r7, #15]
 8000e16:	4935      	ldr	r1, [pc, #212]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000e18:	4613      	mov	r3, r2
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	1a9b      	subs	r3, r3, r2
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	440b      	add	r3, r1
 8000e22:	332c      	adds	r3, #44	@ 0x2c
 8000e24:	2201      	movs	r2, #1
 8000e26:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x04;
 8000e28:	7bfa      	ldrb	r2, [r7, #15]
 8000e2a:	4930      	ldr	r1, [pc, #192]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	011b      	lsls	r3, r3, #4
 8000e30:	1a9b      	subs	r3, r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	440b      	add	r3, r1
 8000e36:	332d      	adds	r3, #45	@ 0x2d
 8000e38:	2204      	movs	r2, #4
 8000e3a:	701a      	strb	r2, [r3, #0]
 8000e3c:	e049      	b.n	8000ed2 <Safety_Process_Analog_Sensors+0x172>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE3_THRESHOLD]) {
 8000e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef0 <Safety_Process_Analog_Sensors+0x190>)
 8000e40:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8000e44:	88fa      	ldrh	r2, [r7, #6]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d814      	bhi.n	8000e74 <Safety_Process_Analog_Sensors+0x114>
                // Vùng nguy hiểm 3 - Cảnh báo trung bình
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_WARNING;
 8000e4a:	7bfa      	ldrb	r2, [r7, #15]
 8000e4c:	4927      	ldr	r1, [pc, #156]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000e4e:	4613      	mov	r3, r2
 8000e50:	011b      	lsls	r3, r3, #4
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	440b      	add	r3, r1
 8000e58:	332c      	adds	r3, #44	@ 0x2c
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x02;
 8000e5e:	7bfa      	ldrb	r2, [r7, #15]
 8000e60:	4922      	ldr	r1, [pc, #136]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000e62:	4613      	mov	r3, r2
 8000e64:	011b      	lsls	r3, r3, #4
 8000e66:	1a9b      	subs	r3, r3, r2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	332d      	adds	r3, #45	@ 0x2d
 8000e6e:	2202      	movs	r2, #2
 8000e70:	701a      	strb	r2, [r3, #0]
 8000e72:	e02e      	b.n	8000ed2 <Safety_Process_Analog_Sensors+0x172>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE4_THRESHOLD]) {
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <Safety_Process_Analog_Sensors+0x190>)
 8000e76:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 8000e7a:	88fa      	ldrh	r2, [r7, #6]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d814      	bhi.n	8000eaa <Safety_Process_Analog_Sensors+0x14a>
                // Vùng nguy hiểm 4 - Cảnh báo thấp
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_OK;
 8000e80:	7bfa      	ldrb	r2, [r7, #15]
 8000e82:	491a      	ldr	r1, [pc, #104]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000e84:	4613      	mov	r3, r2
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	1a9b      	subs	r3, r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	440b      	add	r3, r1
 8000e8e:	332c      	adds	r3, #44	@ 0x2c
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x01;
 8000e94:	7bfa      	ldrb	r2, [r7, #15]
 8000e96:	4915      	ldr	r1, [pc, #84]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000e98:	4613      	mov	r3, r2
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	1a9b      	subs	r3, r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	440b      	add	r3, r1
 8000ea2:	332d      	adds	r3, #45	@ 0x2d
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	701a      	strb	r2, [r3, #0]
 8000ea8:	e013      	b.n	8000ed2 <Safety_Process_Analog_Sensors+0x172>
            }
            else {
                // Khoảng cách an toàn
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_OK;
 8000eaa:	7bfa      	ldrb	r2, [r7, #15]
 8000eac:	490f      	ldr	r1, [pc, #60]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000eae:	4613      	mov	r3, r2
 8000eb0:	011b      	lsls	r3, r3, #4
 8000eb2:	1a9b      	subs	r3, r3, r2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	332c      	adds	r3, #44	@ 0x2c
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0;
 8000ebe:	7bfa      	ldrb	r2, [r7, #15]
 8000ec0:	490a      	ldr	r1, [pc, #40]	@ (8000eec <Safety_Process_Analog_Sensors+0x18c>)
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	011b      	lsls	r3, r3, #4
 8000ec6:	1a9b      	subs	r3, r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	440b      	add	r3, r1
 8000ecc:	332d      	adds	r3, #45	@ 0x2d
 8000ece:	2200      	movs	r2, #0
 8000ed0:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	73fb      	strb	r3, [r7, #15]
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
 8000eda:	2b03      	cmp	r3, #3
 8000edc:	f67f af4b 	bls.w	8000d76 <Safety_Process_Analog_Sensors+0x16>
            }
        }
    }
    
    return overall_status;
 8000ee0:	7bbb      	ldrb	r3, [r7, #14]
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000098 	.word	0x20000098
 8000ef0:	20000210 	.word	0x20000210

08000ef4 <Safety_Process_Digital_Sensors>:

HAL_StatusTypeDef Safety_Process_Digital_Sensors(void){
 8000ef4:	b590      	push	{r4, r7, lr}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef overall_status = HAL_OK;
 8000efa:	2300      	movs	r3, #0
 8000efc:	71bb      	strb	r3, [r7, #6]
    uint32_t current_time = HAL_GetTick();
 8000efe:	f001 f8d3 	bl	80020a8 <HAL_GetTick>
 8000f02:	6038      	str	r0, [r7, #0]
    uint8_t i;
    
    for (i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000f04:	2300      	movs	r3, #0
 8000f06:	71fb      	strb	r3, [r7, #7]
 8000f08:	e050      	b.n	8000fac <Safety_Process_Digital_Sensors+0xb8>
        if (g_digital_sensors[i].sensor_active) {
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	4a2b      	ldr	r2, [pc, #172]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f0e:	015b      	lsls	r3, r3, #5
 8000f10:	4413      	add	r3, r2
 8000f12:	3301      	adds	r3, #1
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d045      	beq.n	8000fa6 <Safety_Process_Digital_Sensors+0xb2>
            // Read sensor value
            g_digital_sensors[i].sensor_value = Safety_Get_Digital_State(i);
 8000f1a:	79fc      	ldrb	r4, [r7, #7]
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fe6c 	bl	8000bfc <Safety_Get_Digital_State>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4619      	mov	r1, r3
 8000f28:	4a24      	ldr	r2, [pc, #144]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f2a:	0163      	lsls	r3, r4, #5
 8000f2c:	4413      	add	r3, r2
 8000f2e:	3302      	adds	r3, #2
 8000f30:	460a      	mov	r2, r1
 8000f32:	701a      	strb	r2, [r3, #0]
            if(g_digital_sensors[i].sensor_value == g_digital_sensors[i].active_level) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	4a21      	ldr	r2, [pc, #132]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f38:	015b      	lsls	r3, r3, #5
 8000f3a:	4413      	add	r3, r2
 8000f3c:	3302      	adds	r3, #2
 8000f3e:	781a      	ldrb	r2, [r3, #0]
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	491e      	ldr	r1, [pc, #120]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f44:	015b      	lsls	r3, r3, #5
 8000f46:	440b      	add	r3, r1
 8000f48:	3305      	adds	r3, #5
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d115      	bne.n	8000f7c <Safety_Process_Digital_Sensors+0x88>
                g_digital_sensors[i].sensor_status = SENSOR_STATUS_CRITICAL;
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	4a1a      	ldr	r2, [pc, #104]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f54:	015b      	lsls	r3, r3, #5
 8000f56:	4413      	add	r3, r2
 8000f58:	3310      	adds	r3, #16
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].sensor_state = 1;
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	4a16      	ldr	r2, [pc, #88]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f62:	015b      	lsls	r3, r3, #5
 8000f64:	4413      	add	r3, r2
 8000f66:	3306      	adds	r3, #6
 8000f68:	2201      	movs	r2, #1
 8000f6a:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].alarm_flags = 0x08;
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	4a13      	ldr	r2, [pc, #76]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f70:	015b      	lsls	r3, r3, #5
 8000f72:	4413      	add	r3, r2
 8000f74:	331c      	adds	r3, #28
 8000f76:	2208      	movs	r2, #8
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	e014      	b.n	8000fa6 <Safety_Process_Digital_Sensors+0xb2>
            }
            else {
                g_digital_sensors[i].sensor_status = SENSOR_STATUS_OK;
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f80:	015b      	lsls	r3, r3, #5
 8000f82:	4413      	add	r3, r2
 8000f84:	3310      	adds	r3, #16
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].sensor_state = 0;
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f8e:	015b      	lsls	r3, r3, #5
 8000f90:	4413      	add	r3, r2
 8000f92:	3306      	adds	r3, #6
 8000f94:	2200      	movs	r2, #0
 8000f96:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].alarm_flags = 0;
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	4a08      	ldr	r2, [pc, #32]	@ (8000fbc <Safety_Process_Digital_Sensors+0xc8>)
 8000f9c:	015b      	lsls	r3, r3, #5
 8000f9e:	4413      	add	r3, r2
 8000fa0:	331c      	adds	r3, #28
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	71fb      	strb	r3, [r7, #7]
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	2b03      	cmp	r3, #3
 8000fb0:	d9ab      	bls.n	8000f0a <Safety_Process_Digital_Sensors+0x16>
            }
        }
    }
    
    return overall_status;
 8000fb2:	79bb      	ldrb	r3, [r7, #6]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd90      	pop	{r4, r7, pc}
 8000fbc:	20000188 	.word	0x20000188

08000fc0 <initializeModbusRegisters>:
uint32_t g_corruptionCount = 0;
uint8_t g_receivedIndex = 0;



void initializeModbusRegisters(void) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
    // Initialize all registers to default values
    
    // System Registers (0x00F0-0x00F6)
    g_holdingRegisters[REG_DEVICE_ID] = DEFAULT_DEVICE_ID;  
 8000fc6:	4b57      	ldr	r3, [pc, #348]	@ (8001124 <initializeModbusRegisters+0x164>)
 8000fc8:	2205      	movs	r2, #5
 8000fca:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
    g_holdingRegisters[REG_CONFIG_BAUDRATE] = DEFAULT_CONFIG_BAUDRATE;
 8000fce:	4b55      	ldr	r3, [pc, #340]	@ (8001124 <initializeModbusRegisters+0x164>)
 8000fd0:	2205      	movs	r2, #5
 8000fd2:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    g_holdingRegisters[REG_CONFIG_PARITY] = DEFAULT_CONFIG_PARITY;
 8000fd6:	4b53      	ldr	r3, [pc, #332]	@ (8001124 <initializeModbusRegisters+0x164>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    g_holdingRegisters[REG_CONFIG_STOP_BIT] = DEFAULT_CONFIG_STOP_BIT;
 8000fde:	4b51      	ldr	r3, [pc, #324]	@ (8001124 <initializeModbusRegisters+0x164>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
    g_holdingRegisters[REG_MODULE_TYPE] = DEFAULT_MODULE_TYPE;
 8000fe6:	4b4f      	ldr	r3, [pc, #316]	@ (8001124 <initializeModbusRegisters+0x164>)
 8000fe8:	2206      	movs	r2, #6
 8000fea:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
    g_holdingRegisters[REG_FIRMWARE_VERSION] = DEFAULT_FIRMWARE_VERSION;
 8000fee:	4b4d      	ldr	r3, [pc, #308]	@ (8001124 <initializeModbusRegisters+0x164>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	f8a3 220a 	strh.w	r2, [r3, #522]	@ 0x20a
    g_holdingRegisters[REG_HARDWARE_VERSION] = DEFAULT_HARDWARE_VERSION;
 8000ff6:	4b4b      	ldr	r3, [pc, #300]	@ (8001124 <initializeModbusRegisters+0x164>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	f8a3 220c 	strh.w	r2, [r3, #524]	@ 0x20c
    g_holdingRegisters[REG_SYSTEM_STATUS] = DEFAULT_SYSTEM_STATUS;
 8000ffe:	4b49      	ldr	r3, [pc, #292]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001000:	2200      	movs	r2, #0
 8001002:	f8a3 220e 	strh.w	r2, [r3, #526]	@ 0x20e
    g_holdingRegisters[REG_SYSTEM_ERROR] = DEFAULT_SYSTEM_ERROR;
 8001006:	4b47      	ldr	r3, [pc, #284]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001008:	2200      	movs	r2, #0
 800100a:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
    g_holdingRegisters[REG_RESET_ERROR_COMMAND] = DEFAULT_RESET_ERROR_COMMAND;
 800100e:	4b45      	ldr	r3, [pc, #276]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001010:	2200      	movs	r2, #0
 8001012:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
    
    // Safety Module Registers (0x0000-0x000C)
    g_holdingRegisters[REG_ANALOG_1_ENABLE] = DEFAULT_ANALOG_1_ENABLE;
 8001016:	4b43      	ldr	r3, [pc, #268]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001018:	2200      	movs	r2, #0
 800101a:	869a      	strh	r2, [r3, #52]	@ 0x34
    g_holdingRegisters[REG_ANALOG_2_ENABLE] = DEFAULT_ANALOG_2_ENABLE;
 800101c:	4b41      	ldr	r3, [pc, #260]	@ (8001124 <initializeModbusRegisters+0x164>)
 800101e:	2200      	movs	r2, #0
 8001020:	86da      	strh	r2, [r3, #54]	@ 0x36
    g_holdingRegisters[REG_ANALOG_3_ENABLE] = DEFAULT_ANALOG_3_ENABLE;
 8001022:	4b40      	ldr	r3, [pc, #256]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001024:	2200      	movs	r2, #0
 8001026:	871a      	strh	r2, [r3, #56]	@ 0x38
    g_holdingRegisters[REG_ANALOG_4_ENABLE] = DEFAULT_ANALOG_4_ENABLE;
 8001028:	4b3e      	ldr	r3, [pc, #248]	@ (8001124 <initializeModbusRegisters+0x164>)
 800102a:	2200      	movs	r2, #0
 800102c:	875a      	strh	r2, [r3, #58]	@ 0x3a
    g_holdingRegisters[REG_ANALOG_COEFFICIENT] = DEFAULT_ANALOG_COEFFICIENT;
 800102e:	4b3d      	ldr	r3, [pc, #244]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001030:	f640 22e2 	movw	r2, #2786	@ 0xae2
 8001034:	851a      	strh	r2, [r3, #40]	@ 0x28
    g_holdingRegisters[REG_ANALOG_CALIBRATION] = DEFAULT_ANALOG_CALIBRATION;
 8001036:	4b3b      	ldr	r3, [pc, #236]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001038:	2273      	movs	r2, #115	@ 0x73
 800103a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    g_holdingRegisters[REG_DI1_ENABLE] = DEFAULT_DI1_ENABLE;
 800103c:	4b39      	ldr	r3, [pc, #228]	@ (8001124 <initializeModbusRegisters+0x164>)
 800103e:	2200      	movs	r2, #0
 8001040:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    g_holdingRegisters[REG_DI2_ENABLE] = DEFAULT_DI2_ENABLE;
 8001044:	4b37      	ldr	r3, [pc, #220]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001046:	2200      	movs	r2, #0
 8001048:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    g_holdingRegisters[REG_DI3_ENABLE] = DEFAULT_DI3_ENABLE;
 800104c:	4b35      	ldr	r3, [pc, #212]	@ (8001124 <initializeModbusRegisters+0x164>)
 800104e:	2200      	movs	r2, #0
 8001050:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    g_holdingRegisters[REG_DI4_ENABLE] = DEFAULT_DI4_ENABLE;
 8001054:	4b33      	ldr	r3, [pc, #204]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001056:	2200      	movs	r2, #0
 8001058:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    g_holdingRegisters[REG_RELAY1_CONTROL] = DEFAULT_RELAY1_CONTROL;
 800105c:	4b31      	ldr	r3, [pc, #196]	@ (8001124 <initializeModbusRegisters+0x164>)
 800105e:	2200      	movs	r2, #0
 8001060:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    g_holdingRegisters[REG_RELAY2_CONTROL] = DEFAULT_RELAY2_CONTROL;
 8001064:	4b2f      	ldr	r3, [pc, #188]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001066:	2200      	movs	r2, #0
 8001068:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
    g_holdingRegisters[REG_RELAY3_CONTROL] = DEFAULT_RELAY3_CONTROL;
 800106c:	4b2d      	ldr	r3, [pc, #180]	@ (8001124 <initializeModbusRegisters+0x164>)
 800106e:	2200      	movs	r2, #0
 8001070:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    g_holdingRegisters[REG_RELAY4_CONTROL] = DEFAULT_RELAY4_CONTROL;
 8001074:	4b2b      	ldr	r3, [pc, #172]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001076:	2200      	movs	r2, #0
 8001078:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    g_holdingRegisters[REG_SAFETY_ZONE1_THRESHOLD] = DEFAULT_SAFETY_ZONE1_THRESHOLD;
 800107c:	4b29      	ldr	r3, [pc, #164]	@ (8001124 <initializeModbusRegisters+0x164>)
 800107e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001082:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    g_holdingRegisters[REG_SAFETY_ZONE2_THRESHOLD] = DEFAULT_SAFETY_ZONE2_THRESHOLD;
 8001086:	4b27      	ldr	r3, [pc, #156]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001088:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800108c:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
    g_holdingRegisters[REG_SAFETY_ZONE3_THRESHOLD] = DEFAULT_SAFETY_ZONE3_THRESHOLD;
 8001090:	4b24      	ldr	r3, [pc, #144]	@ (8001124 <initializeModbusRegisters+0x164>)
 8001092:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001096:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
    g_holdingRegisters[REG_SAFETY_ZONE4_THRESHOLD] = DEFAULT_SAFETY_ZONE4_THRESHOLD;
 800109a:	4b22      	ldr	r3, [pc, #136]	@ (8001124 <initializeModbusRegisters+0x164>)
 800109c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80010a0:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
    g_holdingRegisters[REG_PROXIMITY_THRESHOLD] = DEFAULT_PROXIMITY_THRESHOLD;
 80010a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001124 <initializeModbusRegisters+0x164>)
 80010a6:	2264      	movs	r2, #100	@ 0x64
 80010a8:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
    g_holdingRegisters[REG_SAFETY_RESPONSE_TIME] = DEFAULT_SAFETY_RESPONSE_TIME;
 80010ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <initializeModbusRegisters+0x164>)
 80010ae:	2232      	movs	r2, #50	@ 0x32
 80010b0:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
    g_holdingRegisters[REG_AUTO_RESET_ENABLE] = DEFAULT_AUTO_RESET_ENABLE;
 80010b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001124 <initializeModbusRegisters+0x164>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
    g_holdingRegisters[REG_SAFETY_MODE] = DEFAULT_SAFETY_MODE;
 80010bc:	4b19      	ldr	r3, [pc, #100]	@ (8001124 <initializeModbusRegisters+0x164>)
 80010be:	2201      	movs	r2, #1
 80010c0:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
    

    // Initialize other arrays
    for (int i = 0; i < INPUT_REG_COUNT; i++) {
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	e007      	b.n	80010da <initializeModbusRegisters+0x11a>
        g_inputRegisters[i] = 0;
 80010ca:	4a17      	ldr	r2, [pc, #92]	@ (8001128 <initializeModbusRegisters+0x168>)
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2100      	movs	r1, #0
 80010d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < INPUT_REG_COUNT; i++) {
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	3301      	adds	r3, #1
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2b04      	cmp	r3, #4
 80010de:	ddf4      	ble.n	80010ca <initializeModbusRegisters+0x10a>
    }
    
    for (int i = 0; i < COIL_COUNT; i++) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	e007      	b.n	80010f6 <initializeModbusRegisters+0x136>
        g_coils[i] = 0;
 80010e6:	4a11      	ldr	r2, [pc, #68]	@ (800112c <initializeModbusRegisters+0x16c>)
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	4413      	add	r3, r2
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < COIL_COUNT; i++) {
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	3301      	adds	r3, #1
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	2b07      	cmp	r3, #7
 80010fa:	ddf4      	ble.n	80010e6 <initializeModbusRegisters+0x126>
    }
    
    for (int i = 0; i < DISCRETE_COUNT; i++) {
 80010fc:	2300      	movs	r3, #0
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	e007      	b.n	8001112 <initializeModbusRegisters+0x152>
        g_discreteInputs[i] = 0;
 8001102:	4a0b      	ldr	r2, [pc, #44]	@ (8001130 <initializeModbusRegisters+0x170>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4413      	add	r3, r2
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < DISCRETE_COUNT; i++) {
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3301      	adds	r3, #1
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2b03      	cmp	r3, #3
 8001116:	ddf4      	ble.n	8001102 <initializeModbusRegisters+0x142>
    }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3714      	adds	r7, #20
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr
 8001124:	20000210 	.word	0x20000210
 8001128:	20000468 	.word	0x20000468
 800112c:	20000474 	.word	0x20000474
 8001130:	2000047c 	.word	0x2000047c

08001134 <calcCRC>:


uint16_t calcCRC(uint8_t *buf, int len) {
 8001134:	b480      	push	{r7}
 8001136:	b087      	sub	sp, #28
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 800113e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001142:	82fb      	strh	r3, [r7, #22]
    for (int pos = 0; pos < len; pos++) {
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	e026      	b.n	8001198 <calcCRC+0x64>
        crc ^= (uint16_t)buf[pos];
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	4413      	add	r3, r2
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	461a      	mov	r2, r3
 8001154:	8afb      	ldrh	r3, [r7, #22]
 8001156:	4053      	eors	r3, r2
 8001158:	82fb      	strh	r3, [r7, #22]
        for (int i = 8; i != 0; i--) {
 800115a:	2308      	movs	r3, #8
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	e015      	b.n	800118c <calcCRC+0x58>
            if ((crc & 0x0001) != 0) {
 8001160:	8afb      	ldrh	r3, [r7, #22]
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00a      	beq.n	8001180 <calcCRC+0x4c>
                crc >>= 1;
 800116a:	8afb      	ldrh	r3, [r7, #22]
 800116c:	085b      	lsrs	r3, r3, #1
 800116e:	82fb      	strh	r3, [r7, #22]
                crc ^= 0xA001;
 8001170:	8afb      	ldrh	r3, [r7, #22]
 8001172:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001176:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800117a:	43db      	mvns	r3, r3
 800117c:	82fb      	strh	r3, [r7, #22]
 800117e:	e002      	b.n	8001186 <calcCRC+0x52>
            } else {
                crc >>= 1;
 8001180:	8afb      	ldrh	r3, [r7, #22]
 8001182:	085b      	lsrs	r3, r3, #1
 8001184:	82fb      	strh	r3, [r7, #22]
        for (int i = 8; i != 0; i--) {
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	3b01      	subs	r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1e6      	bne.n	8001160 <calcCRC+0x2c>
    for (int pos = 0; pos < len; pos++) {
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	3301      	adds	r3, #1
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	429a      	cmp	r2, r3
 800119e:	dbd4      	blt.n	800114a <calcCRC+0x16>
            }
        }
    }
    return crc;
 80011a0:	8afb      	ldrh	r3, [r7, #22]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	371c      	adds	r7, #28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001270 <HAL_UART_RxCpltCallback+0xc4>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d154      	bne.n	8001268 <HAL_UART_RxCpltCallback+0xbc>
        g_lastUARTActivity = HAL_GetTick();
 80011be:	f000 ff73 	bl	80020a8 <HAL_GetTick>
 80011c2:	4603      	mov	r3, r0
 80011c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001274 <HAL_UART_RxCpltCallback+0xc8>)
 80011c6:	6013      	str	r3, [r2, #0]
        
        if (rxIndex < RX_BUFFER_SIZE - 1) {
 80011c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2bff      	cmp	r3, #255	@ 0xff
 80011ce:	d03b      	beq.n	8001248 <HAL_UART_RxCpltCallback+0x9c>
            rxBuffer[rxIndex++] = huart->Instance->DR;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	6859      	ldr	r1, [r3, #4]
 80011d6:	4b28      	ldr	r3, [pc, #160]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	b2d0      	uxtb	r0, r2
 80011de:	4a26      	ldr	r2, [pc, #152]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 80011e0:	7010      	strb	r0, [r2, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	b2c9      	uxtb	r1, r1
 80011e6:	4b25      	ldr	r3, [pc, #148]	@ (800127c <HAL_UART_RxCpltCallback+0xd0>)
 80011e8:	5499      	strb	r1, [r3, r2]
            frameReceived = 1;
 80011ea:	4b25      	ldr	r3, [pc, #148]	@ (8001280 <HAL_UART_RxCpltCallback+0xd4>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	701a      	strb	r2, [r3, #0]
            
            if (rxIndex >= 6) {
 80011f0:	4b21      	ldr	r3, [pc, #132]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b05      	cmp	r3, #5
 80011f6:	d92d      	bls.n	8001254 <HAL_UART_RxCpltCallback+0xa8>
                uint8_t expectedLength = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	73fb      	strb	r3, [r7, #15]
                if (rxBuffer[1] == 3 || rxBuffer[1] == 6) {
 80011fc:	4b1f      	ldr	r3, [pc, #124]	@ (800127c <HAL_UART_RxCpltCallback+0xd0>)
 80011fe:	785b      	ldrb	r3, [r3, #1]
 8001200:	2b03      	cmp	r3, #3
 8001202:	d003      	beq.n	800120c <HAL_UART_RxCpltCallback+0x60>
 8001204:	4b1d      	ldr	r3, [pc, #116]	@ (800127c <HAL_UART_RxCpltCallback+0xd0>)
 8001206:	785b      	ldrb	r3, [r3, #1]
 8001208:	2b06      	cmp	r3, #6
 800120a:	d102      	bne.n	8001212 <HAL_UART_RxCpltCallback+0x66>
                    expectedLength = 8;
 800120c:	2308      	movs	r3, #8
 800120e:	73fb      	strb	r3, [r7, #15]
 8001210:	e012      	b.n	8001238 <HAL_UART_RxCpltCallback+0x8c>
                } else if (rxBuffer[1] == 4) {
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <HAL_UART_RxCpltCallback+0xd0>)
 8001214:	785b      	ldrb	r3, [r3, #1]
 8001216:	2b04      	cmp	r3, #4
 8001218:	d102      	bne.n	8001220 <HAL_UART_RxCpltCallback+0x74>
                    expectedLength = 8;
 800121a:	2308      	movs	r3, #8
 800121c:	73fb      	strb	r3, [r7, #15]
 800121e:	e00b      	b.n	8001238 <HAL_UART_RxCpltCallback+0x8c>
                } else if (rxBuffer[1] == 16) {
 8001220:	4b16      	ldr	r3, [pc, #88]	@ (800127c <HAL_UART_RxCpltCallback+0xd0>)
 8001222:	785b      	ldrb	r3, [r3, #1]
 8001224:	2b10      	cmp	r3, #16
 8001226:	d107      	bne.n	8001238 <HAL_UART_RxCpltCallback+0x8c>
                    if (rxIndex >= 7) {
 8001228:	4b13      	ldr	r3, [pc, #76]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b06      	cmp	r3, #6
 800122e:	d903      	bls.n	8001238 <HAL_UART_RxCpltCallback+0x8c>
                        expectedLength = 9 + rxBuffer[6];
 8001230:	4b12      	ldr	r3, [pc, #72]	@ (800127c <HAL_UART_RxCpltCallback+0xd0>)
 8001232:	799b      	ldrb	r3, [r3, #6]
 8001234:	3309      	adds	r3, #9
 8001236:	73fb      	strb	r3, [r7, #15]
                    }
                }
                
                if (rxIndex >= expectedLength) {
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	7bfa      	ldrb	r2, [r7, #15]
 800123e:	429a      	cmp	r2, r3
 8001240:	d808      	bhi.n	8001254 <HAL_UART_RxCpltCallback+0xa8>
                    processModbusFrame();
 8001242:	f000 f865 	bl	8001310 <processModbusFrame>
 8001246:	e005      	b.n	8001254 <HAL_UART_RxCpltCallback+0xa8>
                }
            }
        } else {
            rxIndex = 0;
 8001248:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 800124a:	2200      	movs	r2, #0
 800124c:	701a      	strb	r2, [r3, #0]
            frameReceived = 0;
 800124e:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <HAL_UART_RxCpltCallback+0xd4>)
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart2, &rxBuffer[rxIndex], 1);
 8001254:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <HAL_UART_RxCpltCallback+0xcc>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <HAL_UART_RxCpltCallback+0xd0>)
 800125c:	4413      	add	r3, r2
 800125e:	2201      	movs	r2, #1
 8001260:	4619      	mov	r1, r3
 8001262:	4808      	ldr	r0, [pc, #32]	@ (8001284 <HAL_UART_RxCpltCallback+0xd8>)
 8001264:	f003 f9ad 	bl	80045c2 <HAL_UART_Receive_IT>
    }
}
 8001268:	bf00      	nop
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40004400 	.word	0x40004400
 8001274:	20000588 	.word	0x20000588
 8001278:	20000584 	.word	0x20000584
 800127c:	20000484 	.word	0x20000484
 8001280:	20000585 	.word	0x20000585
 8001284:	20000648 	.word	0x20000648

08001288 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a0c      	ldr	r2, [pc, #48]	@ (80012c8 <HAL_UART_ErrorCallback+0x40>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d112      	bne.n	80012c0 <HAL_UART_ErrorCallback+0x38>
        rxIndex = 0;
 800129a:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <HAL_UART_ErrorCallback+0x44>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
        frameReceived = 0;
 80012a0:	4b0b      	ldr	r3, [pc, #44]	@ (80012d0 <HAL_UART_ErrorCallback+0x48>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
        HAL_UART_Abort(&huart2);
 80012a6:	480b      	ldr	r0, [pc, #44]	@ (80012d4 <HAL_UART_ErrorCallback+0x4c>)
 80012a8:	f003 f9b0 	bl	800460c <HAL_UART_Abort>
        HAL_UART_Receive_IT(&huart2, &rxBuffer[rxIndex], 1);
 80012ac:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <HAL_UART_ErrorCallback+0x44>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <HAL_UART_ErrorCallback+0x50>)
 80012b4:	4413      	add	r3, r2
 80012b6:	2201      	movs	r2, #1
 80012b8:	4619      	mov	r1, r3
 80012ba:	4806      	ldr	r0, [pc, #24]	@ (80012d4 <HAL_UART_ErrorCallback+0x4c>)
 80012bc:	f003 f981 	bl	80045c2 <HAL_UART_Receive_IT>
    }
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40004400 	.word	0x40004400
 80012cc:	20000584 	.word	0x20000584
 80012d0:	20000585 	.word	0x20000585
 80012d4:	20000648 	.word	0x20000648
 80012d8:	20000484 	.word	0x20000484

080012dc <resetUARTCommunication>:

void resetUARTCommunication(void) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
    HAL_UART_Abort(&huart2);
 80012e0:	4807      	ldr	r0, [pc, #28]	@ (8001300 <resetUARTCommunication+0x24>)
 80012e2:	f003 f993 	bl	800460c <HAL_UART_Abort>
    rxIndex = 0;
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <resetUARTCommunication+0x28>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	701a      	strb	r2, [r3, #0]
    frameReceived = 0;
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <resetUARTCommunication+0x2c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart2, &rxBuffer[0], 1);
 80012f2:	2201      	movs	r2, #1
 80012f4:	4905      	ldr	r1, [pc, #20]	@ (800130c <resetUARTCommunication+0x30>)
 80012f6:	4802      	ldr	r0, [pc, #8]	@ (8001300 <resetUARTCommunication+0x24>)
 80012f8:	f003 f963 	bl	80045c2 <HAL_UART_Receive_IT>
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000648 	.word	0x20000648
 8001304:	20000584 	.word	0x20000584
 8001308:	20000585 	.word	0x20000585
 800130c:	20000484 	.word	0x20000484

08001310 <processModbusFrame>:

void processModbusFrame(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b0ca      	sub	sp, #296	@ 0x128
 8001314:	af00      	add	r7, sp, #0
    if (rxIndex < 6) return;
 8001316:	4ba2      	ldr	r3, [pc, #648]	@ (80015a0 <processModbusFrame+0x290>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b05      	cmp	r3, #5
 800131c:	f240 8299 	bls.w	8001852 <processModbusFrame+0x542>
    if (rxBuffer[0] != MODBUS_SLAVE_ADDRESS) return;
 8001320:	4ba0      	ldr	r3, [pc, #640]	@ (80015a4 <processModbusFrame+0x294>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b05      	cmp	r3, #5
 8001326:	f040 8296 	bne.w	8001856 <processModbusFrame+0x546>

    uint16_t crc = calcCRC(rxBuffer, rxIndex - 2);
 800132a:	4b9d      	ldr	r3, [pc, #628]	@ (80015a0 <processModbusFrame+0x290>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	3b02      	subs	r3, #2
 8001330:	4619      	mov	r1, r3
 8001332:	489c      	ldr	r0, [pc, #624]	@ (80015a4 <processModbusFrame+0x294>)
 8001334:	f7ff fefe 	bl	8001134 <calcCRC>
 8001338:	4603      	mov	r3, r0
 800133a:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    if (rxBuffer[rxIndex - 2] != (crc & 0xFF) || rxBuffer[rxIndex - 1] != (crc >> 8)) {
 800133e:	4b98      	ldr	r3, [pc, #608]	@ (80015a0 <processModbusFrame+0x290>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	3b02      	subs	r3, #2
 8001344:	4a97      	ldr	r2, [pc, #604]	@ (80015a4 <processModbusFrame+0x294>)
 8001346:	5cd3      	ldrb	r3, [r2, r3]
 8001348:	461a      	mov	r2, r3
 800134a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800134e:	b2db      	uxtb	r3, r3
 8001350:	429a      	cmp	r2, r3
 8001352:	f040 8282 	bne.w	800185a <processModbusFrame+0x54a>
 8001356:	4b92      	ldr	r3, [pc, #584]	@ (80015a0 <processModbusFrame+0x290>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	3b01      	subs	r3, #1
 800135c:	4a91      	ldr	r2, [pc, #580]	@ (80015a4 <processModbusFrame+0x294>)
 800135e:	5cd3      	ldrb	r3, [r2, r3]
 8001360:	461a      	mov	r2, r3
 8001362:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001366:	0a1b      	lsrs	r3, r3, #8
 8001368:	b29b      	uxth	r3, r3
 800136a:	429a      	cmp	r2, r3
 800136c:	f040 8275 	bne.w	800185a <processModbusFrame+0x54a>
        return;
    }

    uint8_t funcCode = rxBuffer[1];
 8001370:	4b8c      	ldr	r3, [pc, #560]	@ (80015a4 <processModbusFrame+0x294>)
 8001372:	785b      	ldrb	r3, [r3, #1]
 8001374:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
    uint8_t txBuffer[256];
    uint8_t txIndex = 0;
 8001378:	2300      	movs	r3, #0
 800137a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    txBuffer[0] = MODBUS_SLAVE_ADDRESS;
 800137e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001382:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001386:	2205      	movs	r2, #5
 8001388:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = funcCode;
 800138a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800138e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001392:	f897 2115 	ldrb.w	r2, [r7, #277]	@ 0x115
 8001396:	705a      	strb	r2, [r3, #1]

    if (funcCode == 3) {
 8001398:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800139c:	2b03      	cmp	r3, #3
 800139e:	d17d      	bne.n	800149c <processModbusFrame+0x18c>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 80013a0:	4b80      	ldr	r3, [pc, #512]	@ (80015a4 <processModbusFrame+0x294>)
 80013a2:	789b      	ldrb	r3, [r3, #2]
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	4b7e      	ldr	r3, [pc, #504]	@ (80015a4 <processModbusFrame+0x294>)
 80013ac:	78db      	ldrb	r3, [r3, #3]
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b21b      	sxth	r3, r3
 80013b4:	f8a7 3104 	strh.w	r3, [r7, #260]	@ 0x104
        uint16_t qty = (rxBuffer[4] << 8) | rxBuffer[5];
 80013b8:	4b7a      	ldr	r3, [pc, #488]	@ (80015a4 <processModbusFrame+0x294>)
 80013ba:	791b      	ldrb	r3, [r3, #4]
 80013bc:	b21b      	sxth	r3, r3
 80013be:	021b      	lsls	r3, r3, #8
 80013c0:	b21a      	sxth	r2, r3
 80013c2:	4b78      	ldr	r3, [pc, #480]	@ (80015a4 <processModbusFrame+0x294>)
 80013c4:	795b      	ldrb	r3, [r3, #5]
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	f8a7 3102 	strh.w	r3, [r7, #258]	@ 0x102
        if (addr + qty <= HOLDING_REG_COUNT) {
 80013d0:	f8b7 2104 	ldrh.w	r2, [r7, #260]	@ 0x104
 80013d4:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 80013d8:	4413      	add	r3, r2
 80013da:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013de:	dc46      	bgt.n	800146e <processModbusFrame+0x15e>
            txBuffer[2] = qty * 2;
 80013e0:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80013ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013f2:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 80013f4:	2303      	movs	r3, #3
 80013f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            for (int i = 0; i < qty; i++) {
 80013fa:	2300      	movs	r3, #0
 80013fc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001400:	e02e      	b.n	8001460 <processModbusFrame+0x150>
                txBuffer[txIndex++] = g_holdingRegisters[addr + i] >> 8;
 8001402:	f8b7 2104 	ldrh.w	r2, [r7, #260]	@ 0x104
 8001406:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800140a:	4413      	add	r3, r2
 800140c:	4a66      	ldr	r2, [pc, #408]	@ (80015a8 <processModbusFrame+0x298>)
 800140e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001412:	0a1b      	lsrs	r3, r3, #8
 8001414:	b299      	uxth	r1, r3
 8001416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 8001420:	461a      	mov	r2, r3
 8001422:	b2c9      	uxtb	r1, r1
 8001424:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001428:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800142c:	5499      	strb	r1, [r3, r2]
                txBuffer[txIndex++] = g_holdingRegisters[addr + i] & 0xFF;
 800142e:	f8b7 2104 	ldrh.w	r2, [r7, #260]	@ 0x104
 8001432:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001436:	4413      	add	r3, r2
 8001438:	4a5b      	ldr	r2, [pc, #364]	@ (80015a8 <processModbusFrame+0x298>)
 800143a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800143e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8001442:	1c5a      	adds	r2, r3, #1
 8001444:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 8001448:	461a      	mov	r2, r3
 800144a:	b2c9      	uxtb	r1, r1
 800144c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001450:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001454:	5499      	strb	r1, [r3, r2]
            for (int i = 0; i < qty; i++) {
 8001456:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800145a:	3301      	adds	r3, #1
 800145c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001460:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 8001464:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8001468:	429a      	cmp	r2, r3
 800146a:	dbca      	blt.n	8001402 <processModbusFrame+0xf2>
 800146c:	e1b4      	b.n	80017d8 <processModbusFrame+0x4c8>
            }
        } else {
            txBuffer[1] |= 0x80;
 800146e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001472:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001476:	785b      	ldrb	r3, [r3, #1]
 8001478:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800147c:	b2da      	uxtb	r2, r3
 800147e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001482:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001486:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 8001488:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800148c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001490:	2202      	movs	r2, #2
 8001492:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001494:	2303      	movs	r3, #3
 8001496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 800149a:	e19d      	b.n	80017d8 <processModbusFrame+0x4c8>
        }
    } else if (funcCode == 4) {
 800149c:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	f040 8085 	bne.w	80015b0 <processModbusFrame+0x2a0>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 80014a6:	4b3f      	ldr	r3, [pc, #252]	@ (80015a4 <processModbusFrame+0x294>)
 80014a8:	789b      	ldrb	r3, [r3, #2]
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	021b      	lsls	r3, r3, #8
 80014ae:	b21a      	sxth	r2, r3
 80014b0:	4b3c      	ldr	r3, [pc, #240]	@ (80015a4 <processModbusFrame+0x294>)
 80014b2:	78db      	ldrb	r3, [r3, #3]
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	4313      	orrs	r3, r2
 80014b8:	b21b      	sxth	r3, r3
 80014ba:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
        uint16_t qty = (rxBuffer[4] << 8) | rxBuffer[5];
 80014be:	4b39      	ldr	r3, [pc, #228]	@ (80015a4 <processModbusFrame+0x294>)
 80014c0:	791b      	ldrb	r3, [r3, #4]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	4b36      	ldr	r3, [pc, #216]	@ (80015a4 <processModbusFrame+0x294>)
 80014ca:	795b      	ldrb	r3, [r3, #5]
 80014cc:	b21b      	sxth	r3, r3
 80014ce:	4313      	orrs	r3, r2
 80014d0:	b21b      	sxth	r3, r3
 80014d2:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        if (addr + qty <= INPUT_REG_COUNT) {
 80014d6:	f8b7 2108 	ldrh.w	r2, [r7, #264]	@ 0x108
 80014da:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 80014de:	4413      	add	r3, r2
 80014e0:	2b05      	cmp	r3, #5
 80014e2:	dc46      	bgt.n	8001572 <processModbusFrame+0x262>
            txBuffer[2] = qty * 2;
 80014e4:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80014f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014f6:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 80014f8:	2303      	movs	r3, #3
 80014fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            for (int i = 0; i < qty; i++) {
 80014fe:	2300      	movs	r3, #0
 8001500:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001504:	e02e      	b.n	8001564 <processModbusFrame+0x254>
                txBuffer[txIndex++] = g_inputRegisters[addr + i] >> 8;
 8001506:	f8b7 2108 	ldrh.w	r2, [r7, #264]	@ 0x108
 800150a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800150e:	4413      	add	r3, r2
 8001510:	4a26      	ldr	r2, [pc, #152]	@ (80015ac <processModbusFrame+0x29c>)
 8001512:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001516:	0a1b      	lsrs	r3, r3, #8
 8001518:	b299      	uxth	r1, r3
 800151a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 8001524:	461a      	mov	r2, r3
 8001526:	b2c9      	uxtb	r1, r1
 8001528:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800152c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001530:	5499      	strb	r1, [r3, r2]
                txBuffer[txIndex++] = g_inputRegisters[addr + i] & 0xFF;
 8001532:	f8b7 2108 	ldrh.w	r2, [r7, #264]	@ 0x108
 8001536:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800153a:	4413      	add	r3, r2
 800153c:	4a1b      	ldr	r2, [pc, #108]	@ (80015ac <processModbusFrame+0x29c>)
 800153e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 800154c:	461a      	mov	r2, r3
 800154e:	b2c9      	uxtb	r1, r1
 8001550:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001554:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001558:	5499      	strb	r1, [r3, r2]
            for (int i = 0; i < qty; i++) {
 800155a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800155e:	3301      	adds	r3, #1
 8001560:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001564:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001568:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800156c:	429a      	cmp	r2, r3
 800156e:	dbca      	blt.n	8001506 <processModbusFrame+0x1f6>
 8001570:	e132      	b.n	80017d8 <processModbusFrame+0x4c8>
            }
        } else {
            txBuffer[1] |= 0x80;
 8001572:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001576:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800157a:	785b      	ldrb	r3, [r3, #1]
 800157c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001580:	b2da      	uxtb	r2, r3
 8001582:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001586:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800158a:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 800158c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001590:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001594:	2202      	movs	r2, #2
 8001596:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001598:	2303      	movs	r3, #3
 800159a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 800159e:	e11b      	b.n	80017d8 <processModbusFrame+0x4c8>
 80015a0:	20000584 	.word	0x20000584
 80015a4:	20000484 	.word	0x20000484
 80015a8:	20000210 	.word	0x20000210
 80015ac:	20000468 	.word	0x20000468
        }
    } else if (funcCode == 6) {
 80015b0:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80015b4:	2b06      	cmp	r3, #6
 80015b6:	d168      	bne.n	800168a <processModbusFrame+0x37a>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 80015b8:	4baa      	ldr	r3, [pc, #680]	@ (8001864 <processModbusFrame+0x554>)
 80015ba:	789b      	ldrb	r3, [r3, #2]
 80015bc:	b21b      	sxth	r3, r3
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	4ba8      	ldr	r3, [pc, #672]	@ (8001864 <processModbusFrame+0x554>)
 80015c4:	78db      	ldrb	r3, [r3, #3]
 80015c6:	b21b      	sxth	r3, r3
 80015c8:	4313      	orrs	r3, r2
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
        uint16_t value = (rxBuffer[4] << 8) | rxBuffer[5];
 80015d0:	4ba4      	ldr	r3, [pc, #656]	@ (8001864 <processModbusFrame+0x554>)
 80015d2:	791b      	ldrb	r3, [r3, #4]
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	b21a      	sxth	r2, r3
 80015da:	4ba2      	ldr	r3, [pc, #648]	@ (8001864 <processModbusFrame+0x554>)
 80015dc:	795b      	ldrb	r3, [r3, #5]
 80015de:	b21b      	sxth	r3, r3
 80015e0:	4313      	orrs	r3, r2
 80015e2:	b21b      	sxth	r3, r3
 80015e4:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
        if (addr < HOLDING_REG_COUNT) {
 80015e8:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80015ec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80015f0:	d234      	bcs.n	800165c <processModbusFrame+0x34c>
            g_holdingRegisters[addr] = value;
 80015f2:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80015f6:	499c      	ldr	r1, [pc, #624]	@ (8001868 <processModbusFrame+0x558>)
 80015f8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80015fc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            
            // Handle special register writes
            if (addr == REG_RESET_ERROR_COMMAND && value == 1) {
 8001600:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001604:	f240 1209 	movw	r2, #265	@ 0x109
 8001608:	4293      	cmp	r3, r2
 800160a:	d107      	bne.n	800161c <processModbusFrame+0x30c>
 800160c:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8001610:	2b01      	cmp	r3, #1
 8001612:	d103      	bne.n	800161c <processModbusFrame+0x30c>
                g_holdingRegisters[REG_SYSTEM_ERROR] = 0;
 8001614:	4b94      	ldr	r3, [pc, #592]	@ (8001868 <processModbusFrame+0x558>)
 8001616:	2200      	movs	r2, #0
 8001618:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
            }
            
            txBuffer[2] = rxBuffer[2];
 800161c:	4b91      	ldr	r3, [pc, #580]	@ (8001864 <processModbusFrame+0x554>)
 800161e:	789a      	ldrb	r2, [r3, #2]
 8001620:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001624:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001628:	709a      	strb	r2, [r3, #2]
            txBuffer[3] = rxBuffer[3];
 800162a:	4b8e      	ldr	r3, [pc, #568]	@ (8001864 <processModbusFrame+0x554>)
 800162c:	78da      	ldrb	r2, [r3, #3]
 800162e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001632:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001636:	70da      	strb	r2, [r3, #3]
            txBuffer[4] = rxBuffer[4];
 8001638:	4b8a      	ldr	r3, [pc, #552]	@ (8001864 <processModbusFrame+0x554>)
 800163a:	791a      	ldrb	r2, [r3, #4]
 800163c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001640:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001644:	711a      	strb	r2, [r3, #4]
            txBuffer[5] = rxBuffer[5];
 8001646:	4b87      	ldr	r3, [pc, #540]	@ (8001864 <processModbusFrame+0x554>)
 8001648:	795a      	ldrb	r2, [r3, #5]
 800164a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800164e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001652:	715a      	strb	r2, [r3, #5]
            txIndex = 6;
 8001654:	2306      	movs	r3, #6
 8001656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 800165a:	e0bd      	b.n	80017d8 <processModbusFrame+0x4c8>
        } else {
            txBuffer[1] |= 0x80;
 800165c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001660:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001664:	785b      	ldrb	r3, [r3, #1]
 8001666:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800166a:	b2da      	uxtb	r2, r3
 800166c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001670:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001674:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 8001676:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800167a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800167e:	2202      	movs	r2, #2
 8001680:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001682:	2303      	movs	r3, #3
 8001684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 8001688:	e0a6      	b.n	80017d8 <processModbusFrame+0x4c8>
        }
    } else if (funcCode == 16) {
 800168a:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800168e:	2b10      	cmp	r3, #16
 8001690:	f040 808c 	bne.w	80017ac <processModbusFrame+0x49c>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 8001694:	4b73      	ldr	r3, [pc, #460]	@ (8001864 <processModbusFrame+0x554>)
 8001696:	789b      	ldrb	r3, [r3, #2]
 8001698:	b21b      	sxth	r3, r3
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	b21a      	sxth	r2, r3
 800169e:	4b71      	ldr	r3, [pc, #452]	@ (8001864 <processModbusFrame+0x554>)
 80016a0:	78db      	ldrb	r3, [r3, #3]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
        uint16_t qty = (rxBuffer[4] << 8) | rxBuffer[5];
 80016ac:	4b6d      	ldr	r3, [pc, #436]	@ (8001864 <processModbusFrame+0x554>)
 80016ae:	791b      	ldrb	r3, [r3, #4]
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	021b      	lsls	r3, r3, #8
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	4b6b      	ldr	r3, [pc, #428]	@ (8001864 <processModbusFrame+0x554>)
 80016b8:	795b      	ldrb	r3, [r3, #5]
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	4313      	orrs	r3, r2
 80016be:	b21b      	sxth	r3, r3
 80016c0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
        uint8_t byteCount = rxBuffer[6];
 80016c4:	4b67      	ldr	r3, [pc, #412]	@ (8001864 <processModbusFrame+0x554>)
 80016c6:	799b      	ldrb	r3, [r3, #6]
 80016c8:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        if (addr + qty <= HOLDING_REG_COUNT && byteCount == qty * 2) {
 80016cc:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 80016d0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80016d4:	4413      	add	r3, r2
 80016d6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80016da:	dc50      	bgt.n	800177e <processModbusFrame+0x46e>
 80016dc:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 80016e0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d149      	bne.n	800177e <processModbusFrame+0x46e>
            for (int i = 0; i < qty; i++) {
 80016ea:	2300      	movs	r3, #0
 80016ec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80016f0:	e01f      	b.n	8001732 <processModbusFrame+0x422>
                g_holdingRegisters[addr + i] = (rxBuffer[7 + i*2] << 8) | rxBuffer[8 + i*2];
 80016f2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	3307      	adds	r3, #7
 80016fa:	4a5a      	ldr	r2, [pc, #360]	@ (8001864 <processModbusFrame+0x554>)
 80016fc:	5cd3      	ldrb	r3, [r2, r3]
 80016fe:	b21b      	sxth	r3, r3
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	b21a      	sxth	r2, r3
 8001704:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001708:	3304      	adds	r3, #4
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	4955      	ldr	r1, [pc, #340]	@ (8001864 <processModbusFrame+0x554>)
 800170e:	5ccb      	ldrb	r3, [r1, r3]
 8001710:	b21b      	sxth	r3, r3
 8001712:	4313      	orrs	r3, r2
 8001714:	b219      	sxth	r1, r3
 8001716:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 800171a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800171e:	4413      	add	r3, r2
 8001720:	b289      	uxth	r1, r1
 8001722:	4a51      	ldr	r2, [pc, #324]	@ (8001868 <processModbusFrame+0x558>)
 8001724:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (int i = 0; i < qty; i++) {
 8001728:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800172c:	3301      	adds	r3, #1
 800172e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001732:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001736:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800173a:	429a      	cmp	r2, r3
 800173c:	dbd9      	blt.n	80016f2 <processModbusFrame+0x3e2>
            }
            txBuffer[2] = rxBuffer[2];
 800173e:	4b49      	ldr	r3, [pc, #292]	@ (8001864 <processModbusFrame+0x554>)
 8001740:	789a      	ldrb	r2, [r3, #2]
 8001742:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001746:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800174a:	709a      	strb	r2, [r3, #2]
            txBuffer[3] = rxBuffer[3];
 800174c:	4b45      	ldr	r3, [pc, #276]	@ (8001864 <processModbusFrame+0x554>)
 800174e:	78da      	ldrb	r2, [r3, #3]
 8001750:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001754:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001758:	70da      	strb	r2, [r3, #3]
            txBuffer[4] = rxBuffer[4];
 800175a:	4b42      	ldr	r3, [pc, #264]	@ (8001864 <processModbusFrame+0x554>)
 800175c:	791a      	ldrb	r2, [r3, #4]
 800175e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001762:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001766:	711a      	strb	r2, [r3, #4]
            txBuffer[5] = rxBuffer[5];
 8001768:	4b3e      	ldr	r3, [pc, #248]	@ (8001864 <processModbusFrame+0x554>)
 800176a:	795a      	ldrb	r2, [r3, #5]
 800176c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001770:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001774:	715a      	strb	r2, [r3, #5]
            txIndex = 6;
 8001776:	2306      	movs	r3, #6
 8001778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 800177c:	e02c      	b.n	80017d8 <processModbusFrame+0x4c8>
        } else {
            txBuffer[1] |= 0x80;
 800177e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001782:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001786:	785b      	ldrb	r3, [r3, #1]
 8001788:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800178c:	b2da      	uxtb	r2, r3
 800178e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001792:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001796:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 8001798:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800179c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017a0:	2202      	movs	r2, #2
 80017a2:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 80017a4:	2303      	movs	r3, #3
 80017a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 80017aa:	e015      	b.n	80017d8 <processModbusFrame+0x4c8>
        }
    } else {
        txBuffer[1] |= 0x80;
 80017ac:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80017b0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017b4:	785b      	ldrb	r3, [r3, #1]
 80017b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80017c0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017c4:	705a      	strb	r2, [r3, #1]
        txBuffer[2] = 0x01;
 80017c6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80017ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017ce:	2201      	movs	r2, #1
 80017d0:	709a      	strb	r2, [r3, #2]
        txIndex = 3;
 80017d2:	2303      	movs	r3, #3
 80017d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    }

    crc = calcCRC(txBuffer, txIndex);
 80017d8:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 80017dc:	463b      	mov	r3, r7
 80017de:	4611      	mov	r1, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fca7 	bl	8001134 <calcCRC>
 80017e6:	4603      	mov	r3, r0
 80017e8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    txBuffer[txIndex++] = crc & 0xFF;
 80017ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 80017f6:	461a      	mov	r2, r3
 80017f8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80017fc:	b2d9      	uxtb	r1, r3
 80017fe:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001802:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001806:	5499      	strb	r1, [r3, r2]
    txBuffer[txIndex++] = crc >> 8;
 8001808:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	b299      	uxth	r1, r3
 8001810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8001814:	1c5a      	adds	r2, r3, #1
 8001816:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 800181a:	461a      	mov	r2, r3
 800181c:	b2c9      	uxtb	r1, r1
 800181e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001822:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001826:	5499      	strb	r1, [r3, r2]
    
    if (HAL_UART_Transmit(&huart2, txBuffer, txIndex, 100) != HAL_OK) {
 8001828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800182c:	b29a      	uxth	r2, r3
 800182e:	4639      	mov	r1, r7
 8001830:	2364      	movs	r3, #100	@ 0x64
 8001832:	480e      	ldr	r0, [pc, #56]	@ (800186c <processModbusFrame+0x55c>)
 8001834:	f002 fe3a 	bl	80044ac <HAL_UART_Transmit>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <processModbusFrame+0x534>
        HAL_UART_Abort(&huart2);
 800183e:	480b      	ldr	r0, [pc, #44]	@ (800186c <processModbusFrame+0x55c>)
 8001840:	f002 fee4 	bl	800460c <HAL_UART_Abort>
    } else {
    }
    
    rxIndex = 0;
 8001844:	4b0a      	ldr	r3, [pc, #40]	@ (8001870 <processModbusFrame+0x560>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
    frameReceived = 0;
 800184a:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <processModbusFrame+0x564>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
 8001850:	e004      	b.n	800185c <processModbusFrame+0x54c>
    if (rxIndex < 6) return;
 8001852:	bf00      	nop
 8001854:	e002      	b.n	800185c <processModbusFrame+0x54c>
    if (rxBuffer[0] != MODBUS_SLAVE_ADDRESS) return;
 8001856:	bf00      	nop
 8001858:	e000      	b.n	800185c <processModbusFrame+0x54c>
        return;
 800185a:	bf00      	nop
 800185c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000484 	.word	0x20000484
 8001868:	20000210 	.word	0x20000210
 800186c:	20000648 	.word	0x20000648
 8001870:	20000584 	.word	0x20000584
 8001874:	20000585 	.word	0x20000585

08001878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800187c:	f000 fbbc 	bl	8001ff8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001880:	f000 f830 	bl	80018e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001884:	f000 f970 	bl	8001b68 <MX_GPIO_Init>
  MX_DMA_Init();
 8001888:	f000 f950 	bl	8001b2c <MX_DMA_Init>
  MX_TIM2_Init();
 800188c:	f000 f8d8 	bl	8001a40 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001890:	f000 f922 	bl	8001ad8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001894:	f000 f880 	bl	8001998 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initializeModbusRegisters();
 8001898:	f7ff fb92 	bl	8000fc0 <initializeModbusRegisters>
  Safety_Monitor_Init();
 800189c:	f7fe ff62 	bl	8000764 <Safety_Monitor_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80018a0:	f003 fd36 	bl	8005310 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80018a4:	4a09      	ldr	r2, [pc, #36]	@ (80018cc <main+0x54>)
 80018a6:	2100      	movs	r1, #0
 80018a8:	4809      	ldr	r0, [pc, #36]	@ (80018d0 <main+0x58>)
 80018aa:	f003 fd79 	bl	80053a0 <osThreadNew>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4a08      	ldr	r2, [pc, #32]	@ (80018d4 <main+0x5c>)
 80018b2:	6013      	str	r3, [r2, #0]

  /* creation of modbusTask */
  modbusTaskHandle = osThreadNew(StartModbusTask, NULL, &modbusTask_attributes);
 80018b4:	4a08      	ldr	r2, [pc, #32]	@ (80018d8 <main+0x60>)
 80018b6:	2100      	movs	r1, #0
 80018b8:	4808      	ldr	r0, [pc, #32]	@ (80018dc <main+0x64>)
 80018ba:	f003 fd71 	bl	80053a0 <osThreadNew>
 80018be:	4603      	mov	r3, r0
 80018c0:	4a07      	ldr	r2, [pc, #28]	@ (80018e0 <main+0x68>)
 80018c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80018c4:	f003 fd46 	bl	8005354 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <main+0x50>
 80018cc:	08008728 	.word	0x08008728
 80018d0:	08001c19 	.word	0x08001c19
 80018d4:	20000690 	.word	0x20000690
 80018d8:	0800874c 	.word	0x0800874c
 80018dc:	08001c39 	.word	0x08001c39
 80018e0:	20000694 	.word	0x20000694

080018e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b094      	sub	sp, #80	@ 0x50
 80018e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018ee:	2228      	movs	r2, #40	@ 0x28
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f006 fa20 	bl	8007d38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001908:	1d3b      	adds	r3, r7, #4
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001914:	2301      	movs	r3, #1
 8001916:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001918:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800191e:	2300      	movs	r3, #0
 8001920:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001922:	2301      	movs	r3, #1
 8001924:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001926:	2302      	movs	r3, #2
 8001928:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800192a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800192e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001930:	2300      	movs	r3, #0
 8001932:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001934:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001938:	4618      	mov	r0, r3
 800193a:	f001 fcf9 	bl	8003330 <HAL_RCC_OscConfig>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001944:	f000 f9a2 	bl	8001c8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001948:	230f      	movs	r3, #15
 800194a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800194c:	2302      	movs	r3, #2
 800194e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001954:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001958:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800195e:	f107 0314 	add.w	r3, r7, #20
 8001962:	2100      	movs	r1, #0
 8001964:	4618      	mov	r0, r3
 8001966:	f001 ff65 	bl	8003834 <HAL_RCC_ClockConfig>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001970:	f000 f98c 	bl	8001c8c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001974:	2302      	movs	r3, #2
 8001976:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001978:	2300      	movs	r3, #0
 800197a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800197c:	1d3b      	adds	r3, r7, #4
 800197e:	4618      	mov	r0, r3
 8001980:	f002 f8e6 	bl	8003b50 <HAL_RCCEx_PeriphCLKConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800198a:	f000 f97f 	bl	8001c8c <Error_Handler>
  }
}
 800198e:	bf00      	nop
 8001990:	3750      	adds	r7, #80	@ 0x50
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019a8:	4b23      	ldr	r3, [pc, #140]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019aa:	4a24      	ldr	r2, [pc, #144]	@ (8001a3c <MX_ADC1_Init+0xa4>)
 80019ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019ae:	4b22      	ldr	r3, [pc, #136]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019b4:	4b20      	ldr	r3, [pc, #128]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019bc:	2200      	movs	r2, #0
 80019be:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019c2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80019c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80019ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019d4:	4818      	ldr	r0, [pc, #96]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019d6:	f000 fb71 	bl	80020bc <HAL_ADC_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80019e0:	f000 f954 	bl	8001c8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80019e4:	2305      	movs	r3, #5
 80019e6:	60fb      	str	r3, [r7, #12]

  sConfig.Channel = ADC_CHANNEL_0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019ec:	2301      	movs	r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	4619      	mov	r1, r3
 80019f4:	4810      	ldr	r0, [pc, #64]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 80019f6:	f000 fd33 	bl	8002460 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_1;
 80019fa:	2301      	movs	r3, #1
 80019fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80019fe:	2302      	movs	r3, #2
 8001a00:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	4619      	mov	r1, r3
 8001a06:	480c      	ldr	r0, [pc, #48]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 8001a08:	f000 fd2a 	bl	8002460 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_4;
 8001a0c:	2304      	movs	r3, #4
 8001a0e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a10:	2303      	movs	r3, #3
 8001a12:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	4619      	mov	r1, r3
 8001a18:	4807      	ldr	r0, [pc, #28]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 8001a1a:	f000 fd21 	bl	8002460 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_8;
 8001a1e:	2308      	movs	r3, #8
 8001a20:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001a22:	2304      	movs	r3, #4
 8001a24:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4803      	ldr	r0, [pc, #12]	@ (8001a38 <MX_ADC1_Init+0xa0>)
 8001a2c:	f000 fd18 	bl	8002460 <HAL_ADC_ConfigChannel>
 /* USER CODE BEGIN ADC1_Init 2 */

 /* USER CODE END ADC1_Init 2 */

}
 8001a30:	bf00      	nop
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	2000058c 	.word	0x2000058c
 8001a3c:	40012400 	.word	0x40012400

08001a40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a46:	f107 0308 	add.w	r3, r7, #8
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a54:	463b      	mov	r3, r7
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001a5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a70:	4b18      	ldr	r3, [pc, #96]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001a72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a76:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a78:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a84:	4813      	ldr	r0, [pc, #76]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001a86:	f002 f919 	bl	8003cbc <HAL_TIM_Base_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a90:	f000 f8fc 	bl	8001c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a98:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a9a:	f107 0308 	add.w	r3, r7, #8
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	480c      	ldr	r0, [pc, #48]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001aa2:	f002 fa4a 	bl	8003f3a <HAL_TIM_ConfigClockSource>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001aac:	f000 f8ee 	bl	8001c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ab8:	463b      	mov	r3, r7
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	@ (8001ad4 <MX_TIM2_Init+0x94>)
 8001abe:	f002 fc35 	bl	800432c <HAL_TIMEx_MasterConfigSynchronization>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ac8:	f000 f8e0 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001acc:	bf00      	nop
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000600 	.word	0x20000600

08001ad8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001ade:	4a12      	ldr	r2, [pc, #72]	@ (8001b28 <MX_USART2_UART_Init+0x50>)
 8001ae0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ae2:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001ae4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ae8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aea:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001af0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001af6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001afc:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001afe:	220c      	movs	r2, #12
 8001b00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b02:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b0e:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <MX_USART2_UART_Init+0x4c>)
 8001b10:	f002 fc7c 	bl	800440c <HAL_UART_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b1a:	f000 f8b7 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000648 	.word	0x20000648
 8001b28:	40004400 	.word	0x40004400

08001b2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b32:	4b0c      	ldr	r3, [pc, #48]	@ (8001b64 <MX_DMA_Init+0x38>)
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	4a0b      	ldr	r2, [pc, #44]	@ (8001b64 <MX_DMA_Init+0x38>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6153      	str	r3, [r2, #20]
 8001b3e:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <MX_DMA_Init+0x38>)
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2105      	movs	r1, #5
 8001b4e:	200b      	movs	r0, #11
 8001b50:	f000 ff57 	bl	8002a02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b54:	200b      	movs	r0, #11
 8001b56:	f000 ff70 	bl	8002a3a <HAL_NVIC_EnableIRQ>

}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40021000 	.word	0x40021000

08001b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b088      	sub	sp, #32
 8001b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6e:	f107 0310 	add.w	r3, r7, #16
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b7c:	4b24      	ldr	r3, [pc, #144]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	4a23      	ldr	r2, [pc, #140]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001b82:	f043 0320 	orr.w	r3, r3, #32
 8001b86:	6193      	str	r3, [r2, #24]
 8001b88:	4b21      	ldr	r3, [pc, #132]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	f003 0320 	and.w	r3, r3, #32
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b94:	4b1e      	ldr	r3, [pc, #120]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	4a1d      	ldr	r2, [pc, #116]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001b9a:	f043 0304 	orr.w	r3, r3, #4
 8001b9e:	6193      	str	r3, [r2, #24]
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	f003 0304 	and.w	r3, r3, #4
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bac:	4b18      	ldr	r3, [pc, #96]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	4a17      	ldr	r2, [pc, #92]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001bb2:	f043 0308 	orr.w	r3, r3, #8
 8001bb6:	6193      	str	r3, [r2, #24]
 8001bb8:	4b15      	ldr	r3, [pc, #84]	@ (8001c10 <MX_GPIO_Init+0xa8>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0308 	and.w	r3, r3, #8
 8001bc0:	607b      	str	r3, [r7, #4]
 8001bc2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|RELAY2_Pin|RELAY1_Pin, GPIO_PIN_RESET);
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 8001bca:	4812      	ldr	r0, [pc, #72]	@ (8001c14 <MX_GPIO_Init+0xac>)
 8001bcc:	f001 fb97 	bl	80032fe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin RELAY2_Pin RELAY1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|RELAY2_Pin|RELAY1_Pin;
 8001bd0:	f44f 6343 	mov.w	r3, #3120	@ 0xc30
 8001bd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2302      	movs	r3, #2
 8001be0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be2:	f107 0310 	add.w	r3, r7, #16
 8001be6:	4619      	mov	r1, r3
 8001be8:	480a      	ldr	r0, [pc, #40]	@ (8001c14 <MX_GPIO_Init+0xac>)
 8001bea:	f001 f9ed 	bl	8002fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI1_Pin DI2_Pin DI3_Pin DI4_Pin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI4_Pin;
 8001bee:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	4619      	mov	r1, r3
 8001c02:	4804      	ldr	r0, [pc, #16]	@ (8001c14 <MX_GPIO_Init+0xac>)
 8001c04:	f001 f9e0 	bl	8002fc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c08:	bf00      	nop
 8001c0a:	3720      	adds	r7, #32
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40021000 	.word	0x40021000
 8001c14:	40010c00 	.word	0x40010c00

08001c18 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  { 
    Safety_Register_Load();
 8001c20:	f7fe ff1a 	bl	8000a58 <Safety_Register_Load>
    Safety_Monitor_Process();
 8001c24:	f7fe fe3e 	bl	80008a4 <Safety_Monitor_Process>
    Safety_Register_Save();
 8001c28:	f7fe ff86 	bl	8000b38 <Safety_Register_Save>
    osDelay(1);
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	f003 fc49 	bl	80054c4 <osDelay>
    Safety_Register_Load();
 8001c32:	bf00      	nop
 8001c34:	e7f4      	b.n	8001c20 <StartDefaultTask+0x8>
	...

08001c38 <StartModbusTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartModbusTask */
void StartModbusTask(void *argument)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartModbusTask */
  /* Infinite loop */
  for(;;)
  {
    // Update Modbus counter
    g_modbusCounter++;
 8001c40:	4b0f      	ldr	r3, [pc, #60]	@ (8001c80 <StartModbusTask+0x48>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	3301      	adds	r3, #1
 8001c46:	4a0e      	ldr	r2, [pc, #56]	@ (8001c80 <StartModbusTask+0x48>)
 8001c48:	6013      	str	r3, [r2, #0]
    
    // Check for UART timeout (10 seconds)
    if (HAL_GetTick() - g_lastUARTActivity > 10000) {
 8001c4a:	f000 fa2d 	bl	80020a8 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	4b0c      	ldr	r3, [pc, #48]	@ (8001c84 <StartModbusTask+0x4c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d906      	bls.n	8001c6c <StartModbusTask+0x34>
      resetUARTCommunication();
 8001c5e:	f7ff fb3d 	bl	80012dc <resetUARTCommunication>
      g_lastUARTActivity = HAL_GetTick();
 8001c62:	f000 fa21 	bl	80020a8 <HAL_GetTick>
 8001c66:	4603      	mov	r3, r0
 8001c68:	4a06      	ldr	r2, [pc, #24]	@ (8001c84 <StartModbusTask+0x4c>)
 8001c6a:	6013      	str	r3, [r2, #0]
    }
    
    // Process Modbus frame if received
    if (frameReceived) {
 8001c6c:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <StartModbusTask+0x50>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <StartModbusTask+0x40>
      processModbusFrame();
 8001c74:	f7ff fb4c 	bl	8001310 <processModbusFrame>
    }
    
    osDelay(100); // 100ms delay
 8001c78:	2064      	movs	r0, #100	@ 0x64
 8001c7a:	f003 fc23 	bl	80054c4 <osDelay>
    g_modbusCounter++;
 8001c7e:	e7df      	b.n	8001c40 <StartModbusTask+0x8>
 8001c80:	20000480 	.word	0x20000480
 8001c84:	20000588 	.word	0x20000588
 8001c88:	20000585 	.word	0x20000585

08001c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c90:	b672      	cpsid	i
}
 8001c92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <Error_Handler+0x8>

08001c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d10 <HAL_MspInit+0x78>)
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	4a1b      	ldr	r2, [pc, #108]	@ (8001d10 <HAL_MspInit+0x78>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6193      	str	r3, [r2, #24]
 8001caa:	4b19      	ldr	r3, [pc, #100]	@ (8001d10 <HAL_MspInit+0x78>)
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb6:	4b16      	ldr	r3, [pc, #88]	@ (8001d10 <HAL_MspInit+0x78>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	4a15      	ldr	r2, [pc, #84]	@ (8001d10 <HAL_MspInit+0x78>)
 8001cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc0:	61d3      	str	r3, [r2, #28]
 8001cc2:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <HAL_MspInit+0x78>)
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	210f      	movs	r1, #15
 8001cd2:	f06f 0001 	mvn.w	r0, #1
 8001cd6:	f000 fe94 	bl	8002a02 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2105      	movs	r1, #5
 8001cde:	2005      	movs	r0, #5
 8001ce0:	f000 fe8f 	bl	8002a02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001ce4:	2005      	movs	r0, #5
 8001ce6:	f000 fea8 	bl	8002a3a <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cea:	4b0a      	ldr	r3, [pc, #40]	@ (8001d14 <HAL_MspInit+0x7c>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	4a04      	ldr	r2, [pc, #16]	@ (8001d14 <HAL_MspInit+0x7c>)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010000 	.word	0x40010000

08001d18 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08a      	sub	sp, #40	@ 0x28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 0318 	add.w	r3, r7, #24
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a34      	ldr	r2, [pc, #208]	@ (8001e04 <HAL_ADC_MspInit+0xec>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d160      	bne.n	8001dfa <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d38:	4b33      	ldr	r3, [pc, #204]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	4a32      	ldr	r2, [pc, #200]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d42:	6193      	str	r3, [r2, #24]
 8001d44:	4b30      	ldr	r3, [pc, #192]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d50:	4b2d      	ldr	r3, [pc, #180]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	4a2c      	ldr	r2, [pc, #176]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d56:	f043 0304 	orr.w	r3, r3, #4
 8001d5a:	6193      	str	r3, [r2, #24]
 8001d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	f003 0304 	and.w	r3, r3, #4
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d68:	4b27      	ldr	r3, [pc, #156]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	4a26      	ldr	r2, [pc, #152]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d6e:	f043 0308 	orr.w	r3, r3, #8
 8001d72:	6193      	str	r3, [r2, #24]
 8001d74:	4b24      	ldr	r3, [pc, #144]	@ (8001e08 <HAL_ADC_MspInit+0xf0>)
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	f003 0308 	and.w	r3, r3, #8
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = AI4_Pin|AI3_Pin|AI2_Pin;
 8001d80:	2313      	movs	r3, #19
 8001d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d84:	2303      	movs	r3, #3
 8001d86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d88:	f107 0318 	add.w	r3, r7, #24
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	481f      	ldr	r0, [pc, #124]	@ (8001e0c <HAL_ADC_MspInit+0xf4>)
 8001d90:	f001 f91a 	bl	8002fc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AI1_Pin;
 8001d94:	2301      	movs	r3, #1
 8001d96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AI1_GPIO_Port, &GPIO_InitStruct);
 8001d9c:	f107 0318 	add.w	r3, r7, #24
 8001da0:	4619      	mov	r1, r3
 8001da2:	481b      	ldr	r0, [pc, #108]	@ (8001e10 <HAL_ADC_MspInit+0xf8>)
 8001da4:	f001 f910 	bl	8002fc8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001da8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001daa:	4a1b      	ldr	r2, [pc, #108]	@ (8001e18 <HAL_ADC_MspInit+0x100>)
 8001dac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dae:	4b19      	ldr	r3, [pc, #100]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001db4:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001dba:	4b16      	ldr	r3, [pc, #88]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001dbc:	2280      	movs	r2, #128	@ 0x80
 8001dbe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001dc0:	4b14      	ldr	r3, [pc, #80]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001dc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001dc6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001dca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001dd0:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001dd2:	2220      	movs	r2, #32
 8001dd4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001dd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ddc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001dde:	480d      	ldr	r0, [pc, #52]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001de0:	f000 fe46 	bl	8002a70 <HAL_DMA_Init>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <HAL_ADC_MspInit+0xd6>
    {
      Error_Handler();
 8001dea:	f7ff ff4f 	bl	8001c8c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a08      	ldr	r2, [pc, #32]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001df2:	621a      	str	r2, [r3, #32]
 8001df4:	4a07      	ldr	r2, [pc, #28]	@ (8001e14 <HAL_ADC_MspInit+0xfc>)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001dfa:	bf00      	nop
 8001dfc:	3728      	adds	r7, #40	@ 0x28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40012400 	.word	0x40012400
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010800 	.word	0x40010800
 8001e10:	40010c00 	.word	0x40010c00
 8001e14:	200005bc 	.word	0x200005bc
 8001e18:	40020008 	.word	0x40020008

08001e1c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e2c:	d113      	bne.n	8001e56 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <HAL_TIM_Base_MspInit+0x44>)
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	4a0b      	ldr	r2, [pc, #44]	@ (8001e60 <HAL_TIM_Base_MspInit+0x44>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	61d3      	str	r3, [r2, #28]
 8001e3a:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <HAL_TIM_Base_MspInit+0x44>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2105      	movs	r1, #5
 8001e4a:	201c      	movs	r0, #28
 8001e4c:	f000 fdd9 	bl	8002a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e50:	201c      	movs	r0, #28
 8001e52:	f000 fdf2 	bl	8002a3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40021000 	.word	0x40021000

08001e64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001efc <HAL_UART_MspInit+0x98>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d137      	bne.n	8001ef4 <HAL_UART_MspInit+0x90>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e84:	4b1e      	ldr	r3, [pc, #120]	@ (8001f00 <HAL_UART_MspInit+0x9c>)
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	4a1d      	ldr	r2, [pc, #116]	@ (8001f00 <HAL_UART_MspInit+0x9c>)
 8001e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e8e:	61d3      	str	r3, [r2, #28]
 8001e90:	4b1b      	ldr	r3, [pc, #108]	@ (8001f00 <HAL_UART_MspInit+0x9c>)
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9c:	4b18      	ldr	r3, [pc, #96]	@ (8001f00 <HAL_UART_MspInit+0x9c>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	4a17      	ldr	r2, [pc, #92]	@ (8001f00 <HAL_UART_MspInit+0x9c>)
 8001ea2:	f043 0304 	orr.w	r3, r3, #4
 8001ea6:	6193      	str	r3, [r2, #24]
 8001ea8:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <HAL_UART_MspInit+0x9c>)
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001eb4:	2304      	movs	r3, #4
 8001eb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec0:	f107 0310 	add.w	r3, r7, #16
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	480f      	ldr	r0, [pc, #60]	@ (8001f04 <HAL_UART_MspInit+0xa0>)
 8001ec8:	f001 f87e 	bl	8002fc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ecc:	2308      	movs	r3, #8
 8001ece:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed8:	f107 0310 	add.w	r3, r7, #16
 8001edc:	4619      	mov	r1, r3
 8001ede:	4809      	ldr	r0, [pc, #36]	@ (8001f04 <HAL_UART_MspInit+0xa0>)
 8001ee0:	f001 f872 	bl	8002fc8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2105      	movs	r1, #5
 8001ee8:	2026      	movs	r0, #38	@ 0x26
 8001eea:	f000 fd8a 	bl	8002a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001eee:	2026      	movs	r0, #38	@ 0x26
 8001ef0:	f000 fda3 	bl	8002a3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ef4:	bf00      	nop
 8001ef6:	3720      	adds	r7, #32
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40004400 	.word	0x40004400
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40010800 	.word	0x40010800

08001f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <NMI_Handler+0x4>

08001f10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <HardFault_Handler+0x4>

08001f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <MemManage_Handler+0x4>

08001f20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <BusFault_Handler+0x4>

08001f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <UsageFault_Handler+0x4>

08001f30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f40:	f000 f8a0 	bl	8002084 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001f44:	f004 fedc 	bl	8006d00 <xTaskGetSchedulerState>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d001      	beq.n	8001f52 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001f4e:	f005 fc83 	bl	8007858 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bc80      	pop	{r7}
 8001f60:	4770      	bx	lr
	...

08001f64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f68:	4802      	ldr	r0, [pc, #8]	@ (8001f74 <DMA1_Channel1_IRQHandler+0x10>)
 8001f6a:	f000 feef 	bl	8002d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200005bc 	.word	0x200005bc

08001f78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f7c:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <TIM2_IRQHandler+0x10>)
 8001f7e:	f001 feec 	bl	8003d5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000600 	.word	0x20000600

08001f8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f90:	4802      	ldr	r0, [pc, #8]	@ (8001f9c <USART2_IRQHandler+0x10>)
 8001f92:	f002 fc27 	bl	80047e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000648 	.word	0x20000648

08001fa0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr

08001fac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fac:	f7ff fff8 	bl	8001fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fb0:	480b      	ldr	r0, [pc, #44]	@ (8001fe0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fb2:	490c      	ldr	r1, [pc, #48]	@ (8001fe4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb8:	e002      	b.n	8001fc0 <LoopCopyDataInit>

08001fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fbe:	3304      	adds	r3, #4

08001fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fc4:	d3f9      	bcc.n	8001fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fc6:	4a09      	ldr	r2, [pc, #36]	@ (8001fec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fc8:	4c09      	ldr	r4, [pc, #36]	@ (8001ff0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fcc:	e001      	b.n	8001fd2 <LoopFillZerobss>

08001fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd0:	3204      	adds	r2, #4

08001fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fd4:	d3fb      	bcc.n	8001fce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fd6:	f005 febd 	bl	8007d54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fda:	f7ff fc4d 	bl	8001878 <main>
  bx lr
 8001fde:	4770      	bx	lr
  ldr r0, =_sdata
 8001fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001fe8:	080087c4 	.word	0x080087c4
  ldr r2, =_sbss
 8001fec:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001ff0:	20002124 	.word	0x20002124

08001ff4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ff4:	e7fe      	b.n	8001ff4 <ADC1_2_IRQHandler>
	...

08001ff8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ffc:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <HAL_Init+0x28>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a07      	ldr	r2, [pc, #28]	@ (8002020 <HAL_Init+0x28>)
 8002002:	f043 0310 	orr.w	r3, r3, #16
 8002006:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002008:	2003      	movs	r0, #3
 800200a:	f000 fcef 	bl	80029ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800200e:	200f      	movs	r0, #15
 8002010:	f000 f808 	bl	8002024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002014:	f7ff fe40 	bl	8001c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40022000 	.word	0x40022000

08002024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800202c:	4b12      	ldr	r3, [pc, #72]	@ (8002078 <HAL_InitTick+0x54>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	4b12      	ldr	r3, [pc, #72]	@ (800207c <HAL_InitTick+0x58>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	4619      	mov	r1, r3
 8002036:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800203a:	fbb3 f3f1 	udiv	r3, r3, r1
 800203e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002042:	4618      	mov	r0, r3
 8002044:	f000 fd07 	bl	8002a56 <HAL_SYSTICK_Config>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e00e      	b.n	8002070 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b0f      	cmp	r3, #15
 8002056:	d80a      	bhi.n	800206e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002058:	2200      	movs	r2, #0
 800205a:	6879      	ldr	r1, [r7, #4]
 800205c:	f04f 30ff 	mov.w	r0, #4294967295
 8002060:	f000 fccf 	bl	8002a02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002064:	4a06      	ldr	r2, [pc, #24]	@ (8002080 <HAL_InitTick+0x5c>)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800206a:	2300      	movs	r3, #0
 800206c:	e000      	b.n	8002070 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
}
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000000 	.word	0x20000000
 800207c:	20000008 	.word	0x20000008
 8002080:	20000004 	.word	0x20000004

08002084 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002088:	4b05      	ldr	r3, [pc, #20]	@ (80020a0 <HAL_IncTick+0x1c>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	461a      	mov	r2, r3
 800208e:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <HAL_IncTick+0x20>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4413      	add	r3, r2
 8002094:	4a03      	ldr	r2, [pc, #12]	@ (80020a4 <HAL_IncTick+0x20>)
 8002096:	6013      	str	r3, [r2, #0]
}
 8002098:	bf00      	nop
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	20000008 	.word	0x20000008
 80020a4:	20000698 	.word	0x20000698

080020a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  return uwTick;
 80020ac:	4b02      	ldr	r3, [pc, #8]	@ (80020b8 <HAL_GetTick+0x10>)
 80020ae:	681b      	ldr	r3, [r3, #0]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr
 80020b8:	20000698 	.word	0x20000698

080020bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020c4:	2300      	movs	r3, #0
 80020c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020c8:	2300      	movs	r3, #0
 80020ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020cc:	2300      	movs	r3, #0
 80020ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e0be      	b.n	800225c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d109      	bne.n	8002100 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7ff fe0c 	bl	8001d18 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 faff 	bl	8002704 <ADC_ConversionStop_Disable>
 8002106:	4603      	mov	r3, r0
 8002108:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210e:	f003 0310 	and.w	r3, r3, #16
 8002112:	2b00      	cmp	r3, #0
 8002114:	f040 8099 	bne.w	800224a <HAL_ADC_Init+0x18e>
 8002118:	7dfb      	ldrb	r3, [r7, #23]
 800211a:	2b00      	cmp	r3, #0
 800211c:	f040 8095 	bne.w	800224a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002124:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002128:	f023 0302 	bic.w	r3, r3, #2
 800212c:	f043 0202 	orr.w	r2, r3, #2
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800213c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	7b1b      	ldrb	r3, [r3, #12]
 8002142:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002144:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	4313      	orrs	r3, r2
 800214a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002154:	d003      	beq.n	800215e <HAL_ADC_Init+0xa2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d102      	bne.n	8002164 <HAL_ADC_Init+0xa8>
 800215e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002162:	e000      	b.n	8002166 <HAL_ADC_Init+0xaa>
 8002164:	2300      	movs	r3, #0
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	7d1b      	ldrb	r3, [r3, #20]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d119      	bne.n	80021a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	7b1b      	ldrb	r3, [r3, #12]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d109      	bne.n	8002190 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	3b01      	subs	r3, #1
 8002182:	035a      	lsls	r2, r3, #13
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	4313      	orrs	r3, r2
 8002188:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	e00b      	b.n	80021a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	f043 0220 	orr.w	r2, r3, #32
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a0:	f043 0201 	orr.w	r2, r3, #1
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	430a      	orrs	r2, r1
 80021ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689a      	ldr	r2, [r3, #8]
 80021c2:	4b28      	ldr	r3, [pc, #160]	@ (8002264 <HAL_ADC_Init+0x1a8>)
 80021c4:	4013      	ands	r3, r2
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	430b      	orrs	r3, r1
 80021ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021d8:	d003      	beq.n	80021e2 <HAL_ADC_Init+0x126>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d104      	bne.n	80021ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	051b      	lsls	r3, r3, #20
 80021ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689a      	ldr	r2, [r3, #8]
 8002206:	4b18      	ldr	r3, [pc, #96]	@ (8002268 <HAL_ADC_Init+0x1ac>)
 8002208:	4013      	ands	r3, r2
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	429a      	cmp	r2, r3
 800220e:	d10b      	bne.n	8002228 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800221a:	f023 0303 	bic.w	r3, r3, #3
 800221e:	f043 0201 	orr.w	r2, r3, #1
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002226:	e018      	b.n	800225a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	f023 0312 	bic.w	r3, r3, #18
 8002230:	f043 0210 	orr.w	r2, r3, #16
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223c:	f043 0201 	orr.w	r2, r3, #1
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002248:	e007      	b.n	800225a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224e:	f043 0210 	orr.w	r2, r3, #16
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800225a:	7dfb      	ldrb	r3, [r7, #23]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	ffe1f7fd 	.word	0xffe1f7fd
 8002268:	ff1f0efe 	.word	0xff1f0efe

0800226c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002278:	2300      	movs	r3, #0
 800227a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a64      	ldr	r2, [pc, #400]	@ (8002414 <HAL_ADC_Start_DMA+0x1a8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d004      	beq.n	8002290 <HAL_ADC_Start_DMA+0x24>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a63      	ldr	r2, [pc, #396]	@ (8002418 <HAL_ADC_Start_DMA+0x1ac>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d106      	bne.n	800229e <HAL_ADC_Start_DMA+0x32>
 8002290:	4b60      	ldr	r3, [pc, #384]	@ (8002414 <HAL_ADC_Start_DMA+0x1a8>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002298:	2b00      	cmp	r3, #0
 800229a:	f040 80b3 	bne.w	8002404 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d101      	bne.n	80022ac <HAL_ADC_Start_DMA+0x40>
 80022a8:	2302      	movs	r3, #2
 80022aa:	e0ae      	b.n	800240a <HAL_ADC_Start_DMA+0x19e>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 f9cb 	bl	8002650 <ADC_Enable>
 80022ba:	4603      	mov	r3, r0
 80022bc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022be:	7dfb      	ldrb	r3, [r7, #23]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f040 809a 	bne.w	80023fa <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022ce:	f023 0301 	bic.w	r3, r3, #1
 80022d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a4e      	ldr	r2, [pc, #312]	@ (8002418 <HAL_ADC_Start_DMA+0x1ac>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d105      	bne.n	80022f0 <HAL_ADC_Start_DMA+0x84>
 80022e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002414 <HAL_ADC_Start_DMA+0x1a8>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d115      	bne.n	800231c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002306:	2b00      	cmp	r3, #0
 8002308:	d026      	beq.n	8002358 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002312:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800231a:	e01d      	b.n	8002358 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002320:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a39      	ldr	r2, [pc, #228]	@ (8002414 <HAL_ADC_Start_DMA+0x1a8>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d004      	beq.n	800233c <HAL_ADC_Start_DMA+0xd0>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a38      	ldr	r2, [pc, #224]	@ (8002418 <HAL_ADC_Start_DMA+0x1ac>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d10d      	bne.n	8002358 <HAL_ADC_Start_DMA+0xec>
 800233c:	4b35      	ldr	r3, [pc, #212]	@ (8002414 <HAL_ADC_Start_DMA+0x1a8>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002344:	2b00      	cmp	r3, #0
 8002346:	d007      	beq.n	8002358 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002350:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d006      	beq.n	8002372 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002368:	f023 0206 	bic.w	r2, r3, #6
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002370:	e002      	b.n	8002378 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	4a25      	ldr	r2, [pc, #148]	@ (800241c <HAL_ADC_Start_DMA+0x1b0>)
 8002386:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	4a24      	ldr	r2, [pc, #144]	@ (8002420 <HAL_ADC_Start_DMA+0x1b4>)
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	4a23      	ldr	r2, [pc, #140]	@ (8002424 <HAL_ADC_Start_DMA+0x1b8>)
 8002396:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f06f 0202 	mvn.w	r2, #2
 80023a0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023b0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6a18      	ldr	r0, [r3, #32]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	334c      	adds	r3, #76	@ 0x4c
 80023bc:	4619      	mov	r1, r3
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f000 fbaf 	bl	8002b24 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80023d0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80023d4:	d108      	bne.n	80023e8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023e4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023e6:	e00f      	b.n	8002408 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80023f6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023f8:	e006      	b.n	8002408 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002402:	e001      	b.n	8002408 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002408:	7dfb      	ldrb	r3, [r7, #23]
}
 800240a:	4618      	mov	r0, r3
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40012400 	.word	0x40012400
 8002418:	40012800 	.word	0x40012800
 800241c:	08002787 	.word	0x08002787
 8002420:	08002803 	.word	0x08002803
 8002424:	0800281f 	.word	0x0800281f

08002428 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr

0800243a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr

0800244c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
	...

08002460 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800246a:	2300      	movs	r3, #0
 800246c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800246e:	2300      	movs	r3, #0
 8002470:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002478:	2b01      	cmp	r3, #1
 800247a:	d101      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x20>
 800247c:	2302      	movs	r3, #2
 800247e:	e0dc      	b.n	800263a <HAL_ADC_ConfigChannel+0x1da>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b06      	cmp	r3, #6
 800248e:	d81c      	bhi.n	80024ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	4613      	mov	r3, r2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	3b05      	subs	r3, #5
 80024a2:	221f      	movs	r2, #31
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	4019      	ands	r1, r3
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	6818      	ldr	r0, [r3, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	4613      	mov	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	3b05      	subs	r3, #5
 80024bc:	fa00 f203 	lsl.w	r2, r0, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80024c8:	e03c      	b.n	8002544 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b0c      	cmp	r3, #12
 80024d0:	d81c      	bhi.n	800250c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4413      	add	r3, r2
 80024e2:	3b23      	subs	r3, #35	@ 0x23
 80024e4:	221f      	movs	r2, #31
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43db      	mvns	r3, r3
 80024ec:	4019      	ands	r1, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	6818      	ldr	r0, [r3, #0]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	3b23      	subs	r3, #35	@ 0x23
 80024fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	631a      	str	r2, [r3, #48]	@ 0x30
 800250a:	e01b      	b.n	8002544 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	3b41      	subs	r3, #65	@ 0x41
 800251e:	221f      	movs	r2, #31
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	4019      	ands	r1, r3
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	6818      	ldr	r0, [r3, #0]
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	3b41      	subs	r3, #65	@ 0x41
 8002538:	fa00 f203 	lsl.w	r2, r0, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b09      	cmp	r3, #9
 800254a:	d91c      	bls.n	8002586 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68d9      	ldr	r1, [r3, #12]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	4613      	mov	r3, r2
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	4413      	add	r3, r2
 800255c:	3b1e      	subs	r3, #30
 800255e:	2207      	movs	r2, #7
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	4019      	ands	r1, r3
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	6898      	ldr	r0, [r3, #8]
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4613      	mov	r3, r2
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	4413      	add	r3, r2
 8002576:	3b1e      	subs	r3, #30
 8002578:	fa00 f203 	lsl.w	r2, r0, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	60da      	str	r2, [r3, #12]
 8002584:	e019      	b.n	80025ba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6919      	ldr	r1, [r3, #16]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4613      	mov	r3, r2
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4413      	add	r3, r2
 8002596:	2207      	movs	r2, #7
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	43db      	mvns	r3, r3
 800259e:	4019      	ands	r1, r3
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	6898      	ldr	r0, [r3, #8]
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4613      	mov	r3, r2
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	4413      	add	r3, r2
 80025ae:	fa00 f203 	lsl.w	r2, r0, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2b10      	cmp	r3, #16
 80025c0:	d003      	beq.n	80025ca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025c6:	2b11      	cmp	r3, #17
 80025c8:	d132      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002644 <HAL_ADC_ConfigChannel+0x1e4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d125      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d126      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80025f0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2b10      	cmp	r3, #16
 80025f8:	d11a      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025fa:	4b13      	ldr	r3, [pc, #76]	@ (8002648 <HAL_ADC_ConfigChannel+0x1e8>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a13      	ldr	r2, [pc, #76]	@ (800264c <HAL_ADC_ConfigChannel+0x1ec>)
 8002600:	fba2 2303 	umull	r2, r3, r2, r3
 8002604:	0c9a      	lsrs	r2, r3, #18
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002610:	e002      	b.n	8002618 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	3b01      	subs	r3, #1
 8002616:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f9      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x1b2>
 800261e:	e007      	b.n	8002630 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002624:	f043 0220 	orr.w	r2, r3, #32
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002638:	7bfb      	ldrb	r3, [r7, #15]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr
 8002644:	40012400 	.word	0x40012400
 8002648:	20000000 	.word	0x20000000
 800264c:	431bde83 	.word	0x431bde83

08002650 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800265c:	2300      	movs	r3, #0
 800265e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b01      	cmp	r3, #1
 800266c:	d040      	beq.n	80026f0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f042 0201 	orr.w	r2, r2, #1
 800267c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800267e:	4b1f      	ldr	r3, [pc, #124]	@ (80026fc <ADC_Enable+0xac>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a1f      	ldr	r2, [pc, #124]	@ (8002700 <ADC_Enable+0xb0>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	0c9b      	lsrs	r3, r3, #18
 800268a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800268c:	e002      	b.n	8002694 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	3b01      	subs	r3, #1
 8002692:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1f9      	bne.n	800268e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800269a:	f7ff fd05 	bl	80020a8 <HAL_GetTick>
 800269e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026a0:	e01f      	b.n	80026e2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026a2:	f7ff fd01 	bl	80020a8 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d918      	bls.n	80026e2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d011      	beq.n	80026e2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	f043 0210 	orr.w	r2, r3, #16
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ce:	f043 0201 	orr.w	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e007      	b.n	80026f2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d1d8      	bne.n	80026a2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	20000000 	.word	0x20000000
 8002700:	431bde83 	.word	0x431bde83

08002704 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b01      	cmp	r3, #1
 800271c:	d12e      	bne.n	800277c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0201 	bic.w	r2, r2, #1
 800272c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800272e:	f7ff fcbb 	bl	80020a8 <HAL_GetTick>
 8002732:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002734:	e01b      	b.n	800276e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002736:	f7ff fcb7 	bl	80020a8 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d914      	bls.n	800276e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	2b01      	cmp	r3, #1
 8002750:	d10d      	bne.n	800276e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002756:	f043 0210 	orr.w	r2, r3, #16
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002762:	f043 0201 	orr.w	r2, r3, #1
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e007      	b.n	800277e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b01      	cmp	r3, #1
 800277a:	d0dc      	beq.n	8002736 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b084      	sub	sp, #16
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002792:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800279c:	2b00      	cmp	r3, #0
 800279e:	d127      	bne.n	80027f0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80027b6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80027ba:	d115      	bne.n	80027e8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d111      	bne.n	80027e8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d105      	bne.n	80027e8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e0:	f043 0201 	orr.w	r2, r3, #1
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff fe1d 	bl	8002428 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80027ee:	e004      	b.n	80027fa <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4798      	blx	r3
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f7ff fe12 	bl	800243a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002830:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283c:	f043 0204 	orr.w	r2, r3, #4
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f7ff fe01 	bl	800244c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800284a:	bf00      	nop
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
	...

08002854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002870:	4013      	ands	r3, r2
 8002872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800287c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002886:	4a04      	ldr	r2, [pc, #16]	@ (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	60d3      	str	r3, [r2, #12]
}
 800288c:	bf00      	nop
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a0:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <__NVIC_GetPriorityGrouping+0x18>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	0a1b      	lsrs	r3, r3, #8
 80028a6:	f003 0307 	and.w	r3, r3, #7
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	db0b      	blt.n	80028e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	f003 021f 	and.w	r2, r3, #31
 80028d0:	4906      	ldr	r1, [pc, #24]	@ (80028ec <__NVIC_EnableIRQ+0x34>)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	095b      	lsrs	r3, r3, #5
 80028d8:	2001      	movs	r0, #1
 80028da:	fa00 f202 	lsl.w	r2, r0, r2
 80028de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr
 80028ec:	e000e100 	.word	0xe000e100

080028f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002900:	2b00      	cmp	r3, #0
 8002902:	db0a      	blt.n	800291a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	b2da      	uxtb	r2, r3
 8002908:	490c      	ldr	r1, [pc, #48]	@ (800293c <__NVIC_SetPriority+0x4c>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	0112      	lsls	r2, r2, #4
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	440b      	add	r3, r1
 8002914:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002918:	e00a      	b.n	8002930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4908      	ldr	r1, [pc, #32]	@ (8002940 <__NVIC_SetPriority+0x50>)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	3b04      	subs	r3, #4
 8002928:	0112      	lsls	r2, r2, #4
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	440b      	add	r3, r1
 800292e:	761a      	strb	r2, [r3, #24]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	e000e100 	.word	0xe000e100
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	@ 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	f1c3 0307 	rsb	r3, r3, #7
 800295e:	2b04      	cmp	r3, #4
 8002960:	bf28      	it	cs
 8002962:	2304      	movcs	r3, #4
 8002964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3304      	adds	r3, #4
 800296a:	2b06      	cmp	r3, #6
 800296c:	d902      	bls.n	8002974 <NVIC_EncodePriority+0x30>
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3b03      	subs	r3, #3
 8002972:	e000      	b.n	8002976 <NVIC_EncodePriority+0x32>
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002978:	f04f 32ff 	mov.w	r2, #4294967295
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	401a      	ands	r2, r3
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800298c:	f04f 31ff 	mov.w	r1, #4294967295
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	43d9      	mvns	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	4313      	orrs	r3, r2
         );
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3724      	adds	r7, #36	@ 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029b8:	d301      	bcc.n	80029be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ba:	2301      	movs	r3, #1
 80029bc:	e00f      	b.n	80029de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029be:	4a0a      	ldr	r2, [pc, #40]	@ (80029e8 <SysTick_Config+0x40>)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029c6:	210f      	movs	r1, #15
 80029c8:	f04f 30ff 	mov.w	r0, #4294967295
 80029cc:	f7ff ff90 	bl	80028f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d0:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <SysTick_Config+0x40>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029d6:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <SysTick_Config+0x40>)
 80029d8:	2207      	movs	r2, #7
 80029da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	e000e010 	.word	0xe000e010

080029ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7ff ff2d 	bl	8002854 <__NVIC_SetPriorityGrouping>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	4603      	mov	r3, r0
 8002a0a:	60b9      	str	r1, [r7, #8]
 8002a0c:	607a      	str	r2, [r7, #4]
 8002a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a14:	f7ff ff42 	bl	800289c <__NVIC_GetPriorityGrouping>
 8002a18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	68b9      	ldr	r1, [r7, #8]
 8002a1e:	6978      	ldr	r0, [r7, #20]
 8002a20:	f7ff ff90 	bl	8002944 <NVIC_EncodePriority>
 8002a24:	4602      	mov	r2, r0
 8002a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2a:	4611      	mov	r1, r2
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff ff5f 	bl	80028f0 <__NVIC_SetPriority>
}
 8002a32:	bf00      	nop
 8002a34:	3718      	adds	r7, #24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b082      	sub	sp, #8
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	4603      	mov	r3, r0
 8002a42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ff35 	bl	80028b8 <__NVIC_EnableIRQ>
}
 8002a4e:	bf00      	nop
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7ff ffa2 	bl	80029a8 <SysTick_Config>
 8002a64:	4603      	mov	r3, r0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
	...

08002a70 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e043      	b.n	8002b0e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <HAL_DMA_Init+0xa8>)
 8002a8e:	4413      	add	r3, r2
 8002a90:	4a22      	ldr	r2, [pc, #136]	@ (8002b1c <HAL_DMA_Init+0xac>)
 8002a92:	fba2 2303 	umull	r2, r3, r2, r3
 8002a96:	091b      	lsrs	r3, r3, #4
 8002a98:	009a      	lsls	r2, r3, #2
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b20 <HAL_DMA_Init+0xb0>)
 8002aa2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002aba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002abe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr
 8002b18:	bffdfff8 	.word	0xbffdfff8
 8002b1c:	cccccccd 	.word	0xcccccccd
 8002b20:	40020000 	.word	0x40020000

08002b24 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
 8002b30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_DMA_Start_IT+0x20>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e04b      	b.n	8002bdc <HAL_DMA_Start_IT+0xb8>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d13a      	bne.n	8002bce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 0201 	bic.w	r2, r2, #1
 8002b74:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	68b9      	ldr	r1, [r7, #8]
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f9f6 	bl	8002f6e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d008      	beq.n	8002b9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f042 020e 	orr.w	r2, r2, #14
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	e00f      	b.n	8002bbc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 0204 	bic.w	r2, r2, #4
 8002baa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 020a 	orr.w	r2, r2, #10
 8002bba:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0201 	orr.w	r2, r2, #1
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	e005      	b.n	8002bda <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3718      	adds	r7, #24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bec:	2300      	movs	r3, #0
 8002bee:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d008      	beq.n	8002c0e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2204      	movs	r2, #4
 8002c00:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e020      	b.n	8002c50 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f022 020e 	bic.w	r2, r2, #14
 8002c1c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0201 	bic.w	r2, r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c36:	2101      	movs	r1, #1
 8002c38:	fa01 f202 	lsl.w	r2, r1, r2
 8002c3c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr
	...

08002c5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c64:	2300      	movs	r3, #0
 8002c66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d005      	beq.n	8002c80 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2204      	movs	r2, #4
 8002c78:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	73fb      	strb	r3, [r7, #15]
 8002c7e:	e051      	b.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f022 020e 	bic.w	r2, r2, #14
 8002c8e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0201 	bic.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a22      	ldr	r2, [pc, #136]	@ (8002d30 <HAL_DMA_Abort_IT+0xd4>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d029      	beq.n	8002cfe <HAL_DMA_Abort_IT+0xa2>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a21      	ldr	r2, [pc, #132]	@ (8002d34 <HAL_DMA_Abort_IT+0xd8>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d022      	beq.n	8002cfa <HAL_DMA_Abort_IT+0x9e>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8002d38 <HAL_DMA_Abort_IT+0xdc>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d01a      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x98>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d3c <HAL_DMA_Abort_IT+0xe0>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d012      	beq.n	8002cee <HAL_DMA_Abort_IT+0x92>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8002d40 <HAL_DMA_Abort_IT+0xe4>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d00a      	beq.n	8002ce8 <HAL_DMA_Abort_IT+0x8c>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8002d44 <HAL_DMA_Abort_IT+0xe8>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d102      	bne.n	8002ce2 <HAL_DMA_Abort_IT+0x86>
 8002cdc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ce0:	e00e      	b.n	8002d00 <HAL_DMA_Abort_IT+0xa4>
 8002ce2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ce6:	e00b      	b.n	8002d00 <HAL_DMA_Abort_IT+0xa4>
 8002ce8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002cec:	e008      	b.n	8002d00 <HAL_DMA_Abort_IT+0xa4>
 8002cee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cf2:	e005      	b.n	8002d00 <HAL_DMA_Abort_IT+0xa4>
 8002cf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cf8:	e002      	b.n	8002d00 <HAL_DMA_Abort_IT+0xa4>
 8002cfa:	2310      	movs	r3, #16
 8002cfc:	e000      	b.n	8002d00 <HAL_DMA_Abort_IT+0xa4>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	4a11      	ldr	r2, [pc, #68]	@ (8002d48 <HAL_DMA_Abort_IT+0xec>)
 8002d02:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d003      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	4798      	blx	r3
    } 
  }
  return status;
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40020008 	.word	0x40020008
 8002d34:	4002001c 	.word	0x4002001c
 8002d38:	40020030 	.word	0x40020030
 8002d3c:	40020044 	.word	0x40020044
 8002d40:	40020058 	.word	0x40020058
 8002d44:	4002006c 	.word	0x4002006c
 8002d48:	40020000 	.word	0x40020000

08002d4c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d68:	2204      	movs	r2, #4
 8002d6a:	409a      	lsls	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d04f      	beq.n	8002e14 <HAL_DMA_IRQHandler+0xc8>
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d04a      	beq.n	8002e14 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0320 	and.w	r3, r3, #32
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d107      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0204 	bic.w	r2, r2, #4
 8002d9a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a66      	ldr	r2, [pc, #408]	@ (8002f3c <HAL_DMA_IRQHandler+0x1f0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d029      	beq.n	8002dfa <HAL_DMA_IRQHandler+0xae>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a65      	ldr	r2, [pc, #404]	@ (8002f40 <HAL_DMA_IRQHandler+0x1f4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d022      	beq.n	8002df6 <HAL_DMA_IRQHandler+0xaa>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a63      	ldr	r2, [pc, #396]	@ (8002f44 <HAL_DMA_IRQHandler+0x1f8>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d01a      	beq.n	8002df0 <HAL_DMA_IRQHandler+0xa4>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a62      	ldr	r2, [pc, #392]	@ (8002f48 <HAL_DMA_IRQHandler+0x1fc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d012      	beq.n	8002dea <HAL_DMA_IRQHandler+0x9e>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a60      	ldr	r2, [pc, #384]	@ (8002f4c <HAL_DMA_IRQHandler+0x200>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d00a      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x98>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a5f      	ldr	r2, [pc, #380]	@ (8002f50 <HAL_DMA_IRQHandler+0x204>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d102      	bne.n	8002dde <HAL_DMA_IRQHandler+0x92>
 8002dd8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ddc:	e00e      	b.n	8002dfc <HAL_DMA_IRQHandler+0xb0>
 8002dde:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002de2:	e00b      	b.n	8002dfc <HAL_DMA_IRQHandler+0xb0>
 8002de4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002de8:	e008      	b.n	8002dfc <HAL_DMA_IRQHandler+0xb0>
 8002dea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002dee:	e005      	b.n	8002dfc <HAL_DMA_IRQHandler+0xb0>
 8002df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002df4:	e002      	b.n	8002dfc <HAL_DMA_IRQHandler+0xb0>
 8002df6:	2340      	movs	r3, #64	@ 0x40
 8002df8:	e000      	b.n	8002dfc <HAL_DMA_IRQHandler+0xb0>
 8002dfa:	2304      	movs	r3, #4
 8002dfc:	4a55      	ldr	r2, [pc, #340]	@ (8002f54 <HAL_DMA_IRQHandler+0x208>)
 8002dfe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 8094 	beq.w	8002f32 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002e12:	e08e      	b.n	8002f32 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e18:	2202      	movs	r2, #2
 8002e1a:	409a      	lsls	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d056      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0x186>
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d051      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0320 	and.w	r3, r3, #32
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10b      	bne.n	8002e54 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 020a 	bic.w	r2, r2, #10
 8002e4a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a38      	ldr	r2, [pc, #224]	@ (8002f3c <HAL_DMA_IRQHandler+0x1f0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d029      	beq.n	8002eb2 <HAL_DMA_IRQHandler+0x166>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a37      	ldr	r2, [pc, #220]	@ (8002f40 <HAL_DMA_IRQHandler+0x1f4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d022      	beq.n	8002eae <HAL_DMA_IRQHandler+0x162>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a35      	ldr	r2, [pc, #212]	@ (8002f44 <HAL_DMA_IRQHandler+0x1f8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d01a      	beq.n	8002ea8 <HAL_DMA_IRQHandler+0x15c>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a34      	ldr	r2, [pc, #208]	@ (8002f48 <HAL_DMA_IRQHandler+0x1fc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d012      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x156>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a32      	ldr	r2, [pc, #200]	@ (8002f4c <HAL_DMA_IRQHandler+0x200>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00a      	beq.n	8002e9c <HAL_DMA_IRQHandler+0x150>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a31      	ldr	r2, [pc, #196]	@ (8002f50 <HAL_DMA_IRQHandler+0x204>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d102      	bne.n	8002e96 <HAL_DMA_IRQHandler+0x14a>
 8002e90:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e94:	e00e      	b.n	8002eb4 <HAL_DMA_IRQHandler+0x168>
 8002e96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e9a:	e00b      	b.n	8002eb4 <HAL_DMA_IRQHandler+0x168>
 8002e9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ea0:	e008      	b.n	8002eb4 <HAL_DMA_IRQHandler+0x168>
 8002ea2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ea6:	e005      	b.n	8002eb4 <HAL_DMA_IRQHandler+0x168>
 8002ea8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002eac:	e002      	b.n	8002eb4 <HAL_DMA_IRQHandler+0x168>
 8002eae:	2320      	movs	r3, #32
 8002eb0:	e000      	b.n	8002eb4 <HAL_DMA_IRQHandler+0x168>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	4a27      	ldr	r2, [pc, #156]	@ (8002f54 <HAL_DMA_IRQHandler+0x208>)
 8002eb6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d034      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ed0:	e02f      	b.n	8002f32 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	2208      	movs	r2, #8
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	4013      	ands	r3, r2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d028      	beq.n	8002f34 <HAL_DMA_IRQHandler+0x1e8>
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d023      	beq.n	8002f34 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 020e 	bic.w	r2, r2, #14
 8002efa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f04:	2101      	movs	r1, #1
 8002f06:	fa01 f202 	lsl.w	r2, r1, r2
 8002f0a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2201      	movs	r2, #1
 8002f16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d004      	beq.n	8002f34 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	4798      	blx	r3
    }
  }
  return;
 8002f32:	bf00      	nop
 8002f34:	bf00      	nop
}
 8002f36:	3710      	adds	r7, #16
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40020008 	.word	0x40020008
 8002f40:	4002001c 	.word	0x4002001c
 8002f44:	40020030 	.word	0x40020030
 8002f48:	40020044 	.word	0x40020044
 8002f4c:	40020058 	.word	0x40020058
 8002f50:	4002006c 	.word	0x4002006c
 8002f54:	40020000 	.word	0x40020000

08002f58 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr

08002f6e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b085      	sub	sp, #20
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	60f8      	str	r0, [r7, #12]
 8002f76:	60b9      	str	r1, [r7, #8]
 8002f78:	607a      	str	r2, [r7, #4]
 8002f7a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f84:	2101      	movs	r1, #1
 8002f86:	fa01 f202 	lsl.w	r2, r1, r2
 8002f8a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b10      	cmp	r3, #16
 8002f9a:	d108      	bne.n	8002fae <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002fac:	e007      	b.n	8002fbe <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	60da      	str	r2, [r3, #12]
}
 8002fbe:	bf00      	nop
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b08b      	sub	sp, #44	@ 0x2c
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fda:	e169      	b.n	80032b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002fdc:	2201      	movs	r2, #1
 8002fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	69fa      	ldr	r2, [r7, #28]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	f040 8158 	bne.w	80032aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	4a9a      	ldr	r2, [pc, #616]	@ (8003268 <HAL_GPIO_Init+0x2a0>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d05e      	beq.n	80030c2 <HAL_GPIO_Init+0xfa>
 8003004:	4a98      	ldr	r2, [pc, #608]	@ (8003268 <HAL_GPIO_Init+0x2a0>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d875      	bhi.n	80030f6 <HAL_GPIO_Init+0x12e>
 800300a:	4a98      	ldr	r2, [pc, #608]	@ (800326c <HAL_GPIO_Init+0x2a4>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d058      	beq.n	80030c2 <HAL_GPIO_Init+0xfa>
 8003010:	4a96      	ldr	r2, [pc, #600]	@ (800326c <HAL_GPIO_Init+0x2a4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d86f      	bhi.n	80030f6 <HAL_GPIO_Init+0x12e>
 8003016:	4a96      	ldr	r2, [pc, #600]	@ (8003270 <HAL_GPIO_Init+0x2a8>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d052      	beq.n	80030c2 <HAL_GPIO_Init+0xfa>
 800301c:	4a94      	ldr	r2, [pc, #592]	@ (8003270 <HAL_GPIO_Init+0x2a8>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d869      	bhi.n	80030f6 <HAL_GPIO_Init+0x12e>
 8003022:	4a94      	ldr	r2, [pc, #592]	@ (8003274 <HAL_GPIO_Init+0x2ac>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d04c      	beq.n	80030c2 <HAL_GPIO_Init+0xfa>
 8003028:	4a92      	ldr	r2, [pc, #584]	@ (8003274 <HAL_GPIO_Init+0x2ac>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d863      	bhi.n	80030f6 <HAL_GPIO_Init+0x12e>
 800302e:	4a92      	ldr	r2, [pc, #584]	@ (8003278 <HAL_GPIO_Init+0x2b0>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d046      	beq.n	80030c2 <HAL_GPIO_Init+0xfa>
 8003034:	4a90      	ldr	r2, [pc, #576]	@ (8003278 <HAL_GPIO_Init+0x2b0>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d85d      	bhi.n	80030f6 <HAL_GPIO_Init+0x12e>
 800303a:	2b12      	cmp	r3, #18
 800303c:	d82a      	bhi.n	8003094 <HAL_GPIO_Init+0xcc>
 800303e:	2b12      	cmp	r3, #18
 8003040:	d859      	bhi.n	80030f6 <HAL_GPIO_Init+0x12e>
 8003042:	a201      	add	r2, pc, #4	@ (adr r2, 8003048 <HAL_GPIO_Init+0x80>)
 8003044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003048:	080030c3 	.word	0x080030c3
 800304c:	0800309d 	.word	0x0800309d
 8003050:	080030af 	.word	0x080030af
 8003054:	080030f1 	.word	0x080030f1
 8003058:	080030f7 	.word	0x080030f7
 800305c:	080030f7 	.word	0x080030f7
 8003060:	080030f7 	.word	0x080030f7
 8003064:	080030f7 	.word	0x080030f7
 8003068:	080030f7 	.word	0x080030f7
 800306c:	080030f7 	.word	0x080030f7
 8003070:	080030f7 	.word	0x080030f7
 8003074:	080030f7 	.word	0x080030f7
 8003078:	080030f7 	.word	0x080030f7
 800307c:	080030f7 	.word	0x080030f7
 8003080:	080030f7 	.word	0x080030f7
 8003084:	080030f7 	.word	0x080030f7
 8003088:	080030f7 	.word	0x080030f7
 800308c:	080030a5 	.word	0x080030a5
 8003090:	080030b9 	.word	0x080030b9
 8003094:	4a79      	ldr	r2, [pc, #484]	@ (800327c <HAL_GPIO_Init+0x2b4>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d013      	beq.n	80030c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800309a:	e02c      	b.n	80030f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	623b      	str	r3, [r7, #32]
          break;
 80030a2:	e029      	b.n	80030f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	3304      	adds	r3, #4
 80030aa:	623b      	str	r3, [r7, #32]
          break;
 80030ac:	e024      	b.n	80030f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	3308      	adds	r3, #8
 80030b4:	623b      	str	r3, [r7, #32]
          break;
 80030b6:	e01f      	b.n	80030f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	330c      	adds	r3, #12
 80030be:	623b      	str	r3, [r7, #32]
          break;
 80030c0:	e01a      	b.n	80030f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d102      	bne.n	80030d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030ca:	2304      	movs	r3, #4
 80030cc:	623b      	str	r3, [r7, #32]
          break;
 80030ce:	e013      	b.n	80030f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d105      	bne.n	80030e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030d8:	2308      	movs	r3, #8
 80030da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69fa      	ldr	r2, [r7, #28]
 80030e0:	611a      	str	r2, [r3, #16]
          break;
 80030e2:	e009      	b.n	80030f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030e4:	2308      	movs	r3, #8
 80030e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	69fa      	ldr	r2, [r7, #28]
 80030ec:	615a      	str	r2, [r3, #20]
          break;
 80030ee:	e003      	b.n	80030f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80030f0:	2300      	movs	r3, #0
 80030f2:	623b      	str	r3, [r7, #32]
          break;
 80030f4:	e000      	b.n	80030f8 <HAL_GPIO_Init+0x130>
          break;
 80030f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2bff      	cmp	r3, #255	@ 0xff
 80030fc:	d801      	bhi.n	8003102 <HAL_GPIO_Init+0x13a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	e001      	b.n	8003106 <HAL_GPIO_Init+0x13e>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	3304      	adds	r3, #4
 8003106:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	2bff      	cmp	r3, #255	@ 0xff
 800310c:	d802      	bhi.n	8003114 <HAL_GPIO_Init+0x14c>
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	e002      	b.n	800311a <HAL_GPIO_Init+0x152>
 8003114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003116:	3b08      	subs	r3, #8
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	210f      	movs	r1, #15
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	fa01 f303 	lsl.w	r3, r1, r3
 8003128:	43db      	mvns	r3, r3
 800312a:	401a      	ands	r2, r3
 800312c:	6a39      	ldr	r1, [r7, #32]
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	fa01 f303 	lsl.w	r3, r1, r3
 8003134:	431a      	orrs	r2, r3
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	f000 80b1 	beq.w	80032aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003148:	4b4d      	ldr	r3, [pc, #308]	@ (8003280 <HAL_GPIO_Init+0x2b8>)
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	4a4c      	ldr	r2, [pc, #304]	@ (8003280 <HAL_GPIO_Init+0x2b8>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	6193      	str	r3, [r2, #24]
 8003154:	4b4a      	ldr	r3, [pc, #296]	@ (8003280 <HAL_GPIO_Init+0x2b8>)
 8003156:	699b      	ldr	r3, [r3, #24]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	60bb      	str	r3, [r7, #8]
 800315e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003160:	4a48      	ldr	r2, [pc, #288]	@ (8003284 <HAL_GPIO_Init+0x2bc>)
 8003162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003164:	089b      	lsrs	r3, r3, #2
 8003166:	3302      	adds	r3, #2
 8003168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800316c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	220f      	movs	r2, #15
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	43db      	mvns	r3, r3
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	4013      	ands	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a40      	ldr	r2, [pc, #256]	@ (8003288 <HAL_GPIO_Init+0x2c0>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d013      	beq.n	80031b4 <HAL_GPIO_Init+0x1ec>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a3f      	ldr	r2, [pc, #252]	@ (800328c <HAL_GPIO_Init+0x2c4>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d00d      	beq.n	80031b0 <HAL_GPIO_Init+0x1e8>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a3e      	ldr	r2, [pc, #248]	@ (8003290 <HAL_GPIO_Init+0x2c8>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d007      	beq.n	80031ac <HAL_GPIO_Init+0x1e4>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a3d      	ldr	r2, [pc, #244]	@ (8003294 <HAL_GPIO_Init+0x2cc>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d101      	bne.n	80031a8 <HAL_GPIO_Init+0x1e0>
 80031a4:	2303      	movs	r3, #3
 80031a6:	e006      	b.n	80031b6 <HAL_GPIO_Init+0x1ee>
 80031a8:	2304      	movs	r3, #4
 80031aa:	e004      	b.n	80031b6 <HAL_GPIO_Init+0x1ee>
 80031ac:	2302      	movs	r3, #2
 80031ae:	e002      	b.n	80031b6 <HAL_GPIO_Init+0x1ee>
 80031b0:	2301      	movs	r3, #1
 80031b2:	e000      	b.n	80031b6 <HAL_GPIO_Init+0x1ee>
 80031b4:	2300      	movs	r3, #0
 80031b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031b8:	f002 0203 	and.w	r2, r2, #3
 80031bc:	0092      	lsls	r2, r2, #2
 80031be:	4093      	lsls	r3, r2
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031c6:	492f      	ldr	r1, [pc, #188]	@ (8003284 <HAL_GPIO_Init+0x2bc>)
 80031c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ca:	089b      	lsrs	r3, r3, #2
 80031cc:	3302      	adds	r3, #2
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d006      	beq.n	80031ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	492c      	ldr	r1, [pc, #176]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	608b      	str	r3, [r1, #8]
 80031ec:	e006      	b.n	80031fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	43db      	mvns	r3, r3
 80031f6:	4928      	ldr	r1, [pc, #160]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 80031f8:	4013      	ands	r3, r2
 80031fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d006      	beq.n	8003216 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003208:	4b23      	ldr	r3, [pc, #140]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	4922      	ldr	r1, [pc, #136]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	4313      	orrs	r3, r2
 8003212:	60cb      	str	r3, [r1, #12]
 8003214:	e006      	b.n	8003224 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003216:	4b20      	ldr	r3, [pc, #128]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 8003218:	68da      	ldr	r2, [r3, #12]
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	43db      	mvns	r3, r3
 800321e:	491e      	ldr	r1, [pc, #120]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 8003220:	4013      	ands	r3, r2
 8003222:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d006      	beq.n	800323e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003230:	4b19      	ldr	r3, [pc, #100]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	4918      	ldr	r1, [pc, #96]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	4313      	orrs	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
 800323c:	e006      	b.n	800324c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800323e:	4b16      	ldr	r3, [pc, #88]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	43db      	mvns	r3, r3
 8003246:	4914      	ldr	r1, [pc, #80]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 8003248:	4013      	ands	r3, r2
 800324a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d021      	beq.n	800329c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003258:	4b0f      	ldr	r3, [pc, #60]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	490e      	ldr	r1, [pc, #56]	@ (8003298 <HAL_GPIO_Init+0x2d0>)
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	4313      	orrs	r3, r2
 8003262:	600b      	str	r3, [r1, #0]
 8003264:	e021      	b.n	80032aa <HAL_GPIO_Init+0x2e2>
 8003266:	bf00      	nop
 8003268:	10320000 	.word	0x10320000
 800326c:	10310000 	.word	0x10310000
 8003270:	10220000 	.word	0x10220000
 8003274:	10210000 	.word	0x10210000
 8003278:	10120000 	.word	0x10120000
 800327c:	10110000 	.word	0x10110000
 8003280:	40021000 	.word	0x40021000
 8003284:	40010000 	.word	0x40010000
 8003288:	40010800 	.word	0x40010800
 800328c:	40010c00 	.word	0x40010c00
 8003290:	40011000 	.word	0x40011000
 8003294:	40011400 	.word	0x40011400
 8003298:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800329c:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <HAL_GPIO_Init+0x304>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	43db      	mvns	r3, r3
 80032a4:	4909      	ldr	r1, [pc, #36]	@ (80032cc <HAL_GPIO_Init+0x304>)
 80032a6:	4013      	ands	r3, r2
 80032a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	3301      	adds	r3, #1
 80032ae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f47f ae8e 	bne.w	8002fdc <HAL_GPIO_Init+0x14>
  }
}
 80032c0:	bf00      	nop
 80032c2:	bf00      	nop
 80032c4:	372c      	adds	r7, #44	@ 0x2c
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr
 80032cc:	40010400 	.word	0x40010400

080032d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	887b      	ldrh	r3, [r7, #2]
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
 80032ec:	e001      	b.n	80032f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032ee:	2300      	movs	r3, #0
 80032f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr

080032fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032fe:	b480      	push	{r7}
 8003300:	b083      	sub	sp, #12
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
 8003306:	460b      	mov	r3, r1
 8003308:	807b      	strh	r3, [r7, #2]
 800330a:	4613      	mov	r3, r2
 800330c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800330e:	787b      	ldrb	r3, [r7, #1]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d003      	beq.n	800331c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003314:	887a      	ldrh	r2, [r7, #2]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800331a:	e003      	b.n	8003324 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800331c:	887b      	ldrh	r3, [r7, #2]
 800331e:	041a      	lsls	r2, r3, #16
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	611a      	str	r2, [r3, #16]
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
	...

08003330 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e272      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 8087 	beq.w	800345e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003350:	4b92      	ldr	r3, [pc, #584]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 030c 	and.w	r3, r3, #12
 8003358:	2b04      	cmp	r3, #4
 800335a:	d00c      	beq.n	8003376 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800335c:	4b8f      	ldr	r3, [pc, #572]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 030c 	and.w	r3, r3, #12
 8003364:	2b08      	cmp	r3, #8
 8003366:	d112      	bne.n	800338e <HAL_RCC_OscConfig+0x5e>
 8003368:	4b8c      	ldr	r3, [pc, #560]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003374:	d10b      	bne.n	800338e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003376:	4b89      	ldr	r3, [pc, #548]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d06c      	beq.n	800345c <HAL_RCC_OscConfig+0x12c>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d168      	bne.n	800345c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e24c      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003396:	d106      	bne.n	80033a6 <HAL_RCC_OscConfig+0x76>
 8003398:	4b80      	ldr	r3, [pc, #512]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a7f      	ldr	r2, [pc, #508]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 800339e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033a2:	6013      	str	r3, [r2, #0]
 80033a4:	e02e      	b.n	8003404 <HAL_RCC_OscConfig+0xd4>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10c      	bne.n	80033c8 <HAL_RCC_OscConfig+0x98>
 80033ae:	4b7b      	ldr	r3, [pc, #492]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a7a      	ldr	r2, [pc, #488]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	4b78      	ldr	r3, [pc, #480]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a77      	ldr	r2, [pc, #476]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033c4:	6013      	str	r3, [r2, #0]
 80033c6:	e01d      	b.n	8003404 <HAL_RCC_OscConfig+0xd4>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033d0:	d10c      	bne.n	80033ec <HAL_RCC_OscConfig+0xbc>
 80033d2:	4b72      	ldr	r3, [pc, #456]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a71      	ldr	r2, [pc, #452]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033dc:	6013      	str	r3, [r2, #0]
 80033de:	4b6f      	ldr	r3, [pc, #444]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a6e      	ldr	r2, [pc, #440]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	e00b      	b.n	8003404 <HAL_RCC_OscConfig+0xd4>
 80033ec:	4b6b      	ldr	r3, [pc, #428]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a6a      	ldr	r2, [pc, #424]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033f6:	6013      	str	r3, [r2, #0]
 80033f8:	4b68      	ldr	r3, [pc, #416]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a67      	ldr	r2, [pc, #412]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80033fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003402:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d013      	beq.n	8003434 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340c:	f7fe fe4c 	bl	80020a8 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003414:	f7fe fe48 	bl	80020a8 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b64      	cmp	r3, #100	@ 0x64
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e200      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003426:	4b5d      	ldr	r3, [pc, #372]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0f0      	beq.n	8003414 <HAL_RCC_OscConfig+0xe4>
 8003432:	e014      	b.n	800345e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003434:	f7fe fe38 	bl	80020a8 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800343c:	f7fe fe34 	bl	80020a8 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b64      	cmp	r3, #100	@ 0x64
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e1ec      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800344e:	4b53      	ldr	r3, [pc, #332]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1f0      	bne.n	800343c <HAL_RCC_OscConfig+0x10c>
 800345a:	e000      	b.n	800345e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800345c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d063      	beq.n	8003532 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800346a:	4b4c      	ldr	r3, [pc, #304]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f003 030c 	and.w	r3, r3, #12
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00b      	beq.n	800348e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003476:	4b49      	ldr	r3, [pc, #292]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 030c 	and.w	r3, r3, #12
 800347e:	2b08      	cmp	r3, #8
 8003480:	d11c      	bne.n	80034bc <HAL_RCC_OscConfig+0x18c>
 8003482:	4b46      	ldr	r3, [pc, #280]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d116      	bne.n	80034bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800348e:	4b43      	ldr	r3, [pc, #268]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d005      	beq.n	80034a6 <HAL_RCC_OscConfig+0x176>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d001      	beq.n	80034a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e1c0      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a6:	4b3d      	ldr	r3, [pc, #244]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	4939      	ldr	r1, [pc, #228]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ba:	e03a      	b.n	8003532 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d020      	beq.n	8003506 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034c4:	4b36      	ldr	r3, [pc, #216]	@ (80035a0 <HAL_RCC_OscConfig+0x270>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ca:	f7fe fded 	bl	80020a8 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034d2:	f7fe fde9 	bl	80020a8 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e1a1      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e4:	4b2d      	ldr	r3, [pc, #180]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0f0      	beq.n	80034d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f0:	4b2a      	ldr	r3, [pc, #168]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	4927      	ldr	r1, [pc, #156]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003500:	4313      	orrs	r3, r2
 8003502:	600b      	str	r3, [r1, #0]
 8003504:	e015      	b.n	8003532 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003506:	4b26      	ldr	r3, [pc, #152]	@ (80035a0 <HAL_RCC_OscConfig+0x270>)
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350c:	f7fe fdcc 	bl	80020a8 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003514:	f7fe fdc8 	bl	80020a8 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e180      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003526:	4b1d      	ldr	r3, [pc, #116]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f0      	bne.n	8003514 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d03a      	beq.n	80035b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d019      	beq.n	800357a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003546:	4b17      	ldr	r3, [pc, #92]	@ (80035a4 <HAL_RCC_OscConfig+0x274>)
 8003548:	2201      	movs	r2, #1
 800354a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800354c:	f7fe fdac 	bl	80020a8 <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003554:	f7fe fda8 	bl	80020a8 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e160      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003566:	4b0d      	ldr	r3, [pc, #52]	@ (800359c <HAL_RCC_OscConfig+0x26c>)
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d0f0      	beq.n	8003554 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003572:	2001      	movs	r0, #1
 8003574:	f000 face 	bl	8003b14 <RCC_Delay>
 8003578:	e01c      	b.n	80035b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800357a:	4b0a      	ldr	r3, [pc, #40]	@ (80035a4 <HAL_RCC_OscConfig+0x274>)
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003580:	f7fe fd92 	bl	80020a8 <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003586:	e00f      	b.n	80035a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003588:	f7fe fd8e 	bl	80020a8 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d908      	bls.n	80035a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e146      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
 800359a:	bf00      	nop
 800359c:	40021000 	.word	0x40021000
 80035a0:	42420000 	.word	0x42420000
 80035a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035a8:	4b92      	ldr	r3, [pc, #584]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1e9      	bne.n	8003588 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80a6 	beq.w	800370e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035c2:	2300      	movs	r3, #0
 80035c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035c6:	4b8b      	ldr	r3, [pc, #556]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10d      	bne.n	80035ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035d2:	4b88      	ldr	r3, [pc, #544]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	4a87      	ldr	r2, [pc, #540]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80035d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035dc:	61d3      	str	r3, [r2, #28]
 80035de:	4b85      	ldr	r3, [pc, #532]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	60bb      	str	r3, [r7, #8]
 80035e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035ea:	2301      	movs	r3, #1
 80035ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ee:	4b82      	ldr	r3, [pc, #520]	@ (80037f8 <HAL_RCC_OscConfig+0x4c8>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d118      	bne.n	800362c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035fa:	4b7f      	ldr	r3, [pc, #508]	@ (80037f8 <HAL_RCC_OscConfig+0x4c8>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a7e      	ldr	r2, [pc, #504]	@ (80037f8 <HAL_RCC_OscConfig+0x4c8>)
 8003600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003604:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003606:	f7fe fd4f 	bl	80020a8 <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800360c:	e008      	b.n	8003620 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800360e:	f7fe fd4b 	bl	80020a8 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b64      	cmp	r3, #100	@ 0x64
 800361a:	d901      	bls.n	8003620 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e103      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003620:	4b75      	ldr	r3, [pc, #468]	@ (80037f8 <HAL_RCC_OscConfig+0x4c8>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0f0      	beq.n	800360e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d106      	bne.n	8003642 <HAL_RCC_OscConfig+0x312>
 8003634:	4b6f      	ldr	r3, [pc, #444]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	4a6e      	ldr	r2, [pc, #440]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800363a:	f043 0301 	orr.w	r3, r3, #1
 800363e:	6213      	str	r3, [r2, #32]
 8003640:	e02d      	b.n	800369e <HAL_RCC_OscConfig+0x36e>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10c      	bne.n	8003664 <HAL_RCC_OscConfig+0x334>
 800364a:	4b6a      	ldr	r3, [pc, #424]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	4a69      	ldr	r2, [pc, #420]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003650:	f023 0301 	bic.w	r3, r3, #1
 8003654:	6213      	str	r3, [r2, #32]
 8003656:	4b67      	ldr	r3, [pc, #412]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	4a66      	ldr	r2, [pc, #408]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800365c:	f023 0304 	bic.w	r3, r3, #4
 8003660:	6213      	str	r3, [r2, #32]
 8003662:	e01c      	b.n	800369e <HAL_RCC_OscConfig+0x36e>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	2b05      	cmp	r3, #5
 800366a:	d10c      	bne.n	8003686 <HAL_RCC_OscConfig+0x356>
 800366c:	4b61      	ldr	r3, [pc, #388]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	4a60      	ldr	r2, [pc, #384]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003672:	f043 0304 	orr.w	r3, r3, #4
 8003676:	6213      	str	r3, [r2, #32]
 8003678:	4b5e      	ldr	r3, [pc, #376]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	4a5d      	ldr	r2, [pc, #372]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800367e:	f043 0301 	orr.w	r3, r3, #1
 8003682:	6213      	str	r3, [r2, #32]
 8003684:	e00b      	b.n	800369e <HAL_RCC_OscConfig+0x36e>
 8003686:	4b5b      	ldr	r3, [pc, #364]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	4a5a      	ldr	r2, [pc, #360]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800368c:	f023 0301 	bic.w	r3, r3, #1
 8003690:	6213      	str	r3, [r2, #32]
 8003692:	4b58      	ldr	r3, [pc, #352]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	4a57      	ldr	r2, [pc, #348]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003698:	f023 0304 	bic.w	r3, r3, #4
 800369c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d015      	beq.n	80036d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036a6:	f7fe fcff 	bl	80020a8 <HAL_GetTick>
 80036aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ac:	e00a      	b.n	80036c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ae:	f7fe fcfb 	bl	80020a8 <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036bc:	4293      	cmp	r3, r2
 80036be:	d901      	bls.n	80036c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e0b1      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c4:	4b4b      	ldr	r3, [pc, #300]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0ee      	beq.n	80036ae <HAL_RCC_OscConfig+0x37e>
 80036d0:	e014      	b.n	80036fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d2:	f7fe fce9 	bl	80020a8 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036d8:	e00a      	b.n	80036f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036da:	f7fe fce5 	bl	80020a8 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e09b      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036f0:	4b40      	ldr	r3, [pc, #256]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1ee      	bne.n	80036da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036fc:	7dfb      	ldrb	r3, [r7, #23]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d105      	bne.n	800370e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003702:	4b3c      	ldr	r3, [pc, #240]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	4a3b      	ldr	r2, [pc, #236]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003708:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800370c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 8087 	beq.w	8003826 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003718:	4b36      	ldr	r3, [pc, #216]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f003 030c 	and.w	r3, r3, #12
 8003720:	2b08      	cmp	r3, #8
 8003722:	d061      	beq.n	80037e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	2b02      	cmp	r3, #2
 800372a:	d146      	bne.n	80037ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800372c:	4b33      	ldr	r3, [pc, #204]	@ (80037fc <HAL_RCC_OscConfig+0x4cc>)
 800372e:	2200      	movs	r2, #0
 8003730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003732:	f7fe fcb9 	bl	80020a8 <HAL_GetTick>
 8003736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373a:	f7fe fcb5 	bl	80020a8 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e06d      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800374c:	4b29      	ldr	r3, [pc, #164]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1f0      	bne.n	800373a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003760:	d108      	bne.n	8003774 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003762:	4b24      	ldr	r3, [pc, #144]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	4921      	ldr	r1, [pc, #132]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003770:	4313      	orrs	r3, r2
 8003772:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003774:	4b1f      	ldr	r3, [pc, #124]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a19      	ldr	r1, [r3, #32]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	430b      	orrs	r3, r1
 8003786:	491b      	ldr	r1, [pc, #108]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	4313      	orrs	r3, r2
 800378a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800378c:	4b1b      	ldr	r3, [pc, #108]	@ (80037fc <HAL_RCC_OscConfig+0x4cc>)
 800378e:	2201      	movs	r2, #1
 8003790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003792:	f7fe fc89 	bl	80020a8 <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800379a:	f7fe fc85 	bl	80020a8 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e03d      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037ac:	4b11      	ldr	r3, [pc, #68]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x46a>
 80037b8:	e035      	b.n	8003826 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ba:	4b10      	ldr	r3, [pc, #64]	@ (80037fc <HAL_RCC_OscConfig+0x4cc>)
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c0:	f7fe fc72 	bl	80020a8 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c8:	f7fe fc6e 	bl	80020a8 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e026      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037da:	4b06      	ldr	r3, [pc, #24]	@ (80037f4 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x498>
 80037e6:	e01e      	b.n	8003826 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d107      	bne.n	8003800 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e019      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
 80037f4:	40021000 	.word	0x40021000
 80037f8:	40007000 	.word	0x40007000
 80037fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003800:	4b0b      	ldr	r3, [pc, #44]	@ (8003830 <HAL_RCC_OscConfig+0x500>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	429a      	cmp	r2, r3
 8003812:	d106      	bne.n	8003822 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800381e:	429a      	cmp	r2, r3
 8003820:	d001      	beq.n	8003826 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e000      	b.n	8003828 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3718      	adds	r7, #24
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40021000 	.word	0x40021000

08003834 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e0d0      	b.n	80039ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003848:	4b6a      	ldr	r3, [pc, #424]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	429a      	cmp	r2, r3
 8003854:	d910      	bls.n	8003878 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003856:	4b67      	ldr	r3, [pc, #412]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f023 0207 	bic.w	r2, r3, #7
 800385e:	4965      	ldr	r1, [pc, #404]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003866:	4b63      	ldr	r3, [pc, #396]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	429a      	cmp	r2, r3
 8003872:	d001      	beq.n	8003878 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e0b8      	b.n	80039ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d020      	beq.n	80038c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003890:	4b59      	ldr	r3, [pc, #356]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	4a58      	ldr	r2, [pc, #352]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003896:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800389a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038a8:	4b53      	ldr	r3, [pc, #332]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	4a52      	ldr	r2, [pc, #328]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80038b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b4:	4b50      	ldr	r3, [pc, #320]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	494d      	ldr	r1, [pc, #308]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d040      	beq.n	8003954 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d107      	bne.n	80038ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038da:	4b47      	ldr	r3, [pc, #284]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d115      	bne.n	8003912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e07f      	b.n	80039ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d107      	bne.n	8003902 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f2:	4b41      	ldr	r3, [pc, #260]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d109      	bne.n	8003912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e073      	b.n	80039ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003902:	4b3d      	ldr	r3, [pc, #244]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e06b      	b.n	80039ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003912:	4b39      	ldr	r3, [pc, #228]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f023 0203 	bic.w	r2, r3, #3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	4936      	ldr	r1, [pc, #216]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	4313      	orrs	r3, r2
 8003922:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003924:	f7fe fbc0 	bl	80020a8 <HAL_GetTick>
 8003928:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800392a:	e00a      	b.n	8003942 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800392c:	f7fe fbbc 	bl	80020a8 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800393a:	4293      	cmp	r3, r2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e053      	b.n	80039ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003942:	4b2d      	ldr	r3, [pc, #180]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f003 020c 	and.w	r2, r3, #12
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	429a      	cmp	r2, r3
 8003952:	d1eb      	bne.n	800392c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003954:	4b27      	ldr	r3, [pc, #156]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	683a      	ldr	r2, [r7, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d210      	bcs.n	8003984 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003962:	4b24      	ldr	r3, [pc, #144]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f023 0207 	bic.w	r2, r3, #7
 800396a:	4922      	ldr	r1, [pc, #136]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	4313      	orrs	r3, r2
 8003970:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003972:	4b20      	ldr	r3, [pc, #128]	@ (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	683a      	ldr	r2, [r7, #0]
 800397c:	429a      	cmp	r2, r3
 800397e:	d001      	beq.n	8003984 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e032      	b.n	80039ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b00      	cmp	r3, #0
 800398e:	d008      	beq.n	80039a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003990:	4b19      	ldr	r3, [pc, #100]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	4916      	ldr	r1, [pc, #88]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d009      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039ae:	4b12      	ldr	r3, [pc, #72]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	490e      	ldr	r1, [pc, #56]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039c2:	f000 f821 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 80039c6:	4602      	mov	r2, r0
 80039c8:	4b0b      	ldr	r3, [pc, #44]	@ (80039f8 <HAL_RCC_ClockConfig+0x1c4>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	091b      	lsrs	r3, r3, #4
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	490a      	ldr	r1, [pc, #40]	@ (80039fc <HAL_RCC_ClockConfig+0x1c8>)
 80039d4:	5ccb      	ldrb	r3, [r1, r3]
 80039d6:	fa22 f303 	lsr.w	r3, r2, r3
 80039da:	4a09      	ldr	r2, [pc, #36]	@ (8003a00 <HAL_RCC_ClockConfig+0x1cc>)
 80039dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039de:	4b09      	ldr	r3, [pc, #36]	@ (8003a04 <HAL_RCC_ClockConfig+0x1d0>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7fe fb1e 	bl	8002024 <HAL_InitTick>

  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40022000 	.word	0x40022000
 80039f8:	40021000 	.word	0x40021000
 80039fc:	08008770 	.word	0x08008770
 8003a00:	20000000 	.word	0x20000000
 8003a04:	20000004 	.word	0x20000004

08003a08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	2300      	movs	r3, #0
 8003a14:	60bb      	str	r3, [r7, #8]
 8003a16:	2300      	movs	r3, #0
 8003a18:	617b      	str	r3, [r7, #20]
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a22:	4b1e      	ldr	r3, [pc, #120]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d002      	beq.n	8003a38 <HAL_RCC_GetSysClockFreq+0x30>
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	d003      	beq.n	8003a3e <HAL_RCC_GetSysClockFreq+0x36>
 8003a36:	e027      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a38:	4b19      	ldr	r3, [pc, #100]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a3a:	613b      	str	r3, [r7, #16]
      break;
 8003a3c:	e027      	b.n	8003a8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	0c9b      	lsrs	r3, r3, #18
 8003a42:	f003 030f 	and.w	r3, r3, #15
 8003a46:	4a17      	ldr	r2, [pc, #92]	@ (8003aa4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a48:	5cd3      	ldrb	r3, [r2, r3]
 8003a4a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d010      	beq.n	8003a78 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a56:	4b11      	ldr	r3, [pc, #68]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	0c5b      	lsrs	r3, r3, #17
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	4a11      	ldr	r2, [pc, #68]	@ (8003aa8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a62:	5cd3      	ldrb	r3, [r2, r3]
 8003a64:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a0d      	ldr	r2, [pc, #52]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a6a:	fb03 f202 	mul.w	r2, r3, r2
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	e004      	b.n	8003a82 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003aac <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a7c:	fb02 f303 	mul.w	r3, r2, r3
 8003a80:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	613b      	str	r3, [r7, #16]
      break;
 8003a86:	e002      	b.n	8003a8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a88:	4b05      	ldr	r3, [pc, #20]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a8a:	613b      	str	r3, [r7, #16]
      break;
 8003a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a8e:	693b      	ldr	r3, [r7, #16]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	371c      	adds	r7, #28
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc80      	pop	{r7}
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	007a1200 	.word	0x007a1200
 8003aa4:	08008788 	.word	0x08008788
 8003aa8:	08008798 	.word	0x08008798
 8003aac:	003d0900 	.word	0x003d0900

08003ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab4:	4b02      	ldr	r3, [pc, #8]	@ (8003ac0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bc80      	pop	{r7}
 8003abe:	4770      	bx	lr
 8003ac0:	20000000 	.word	0x20000000

08003ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ac8:	f7ff fff2 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003acc:	4602      	mov	r2, r0
 8003ace:	4b05      	ldr	r3, [pc, #20]	@ (8003ae4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	0a1b      	lsrs	r3, r3, #8
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	4903      	ldr	r1, [pc, #12]	@ (8003ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ada:	5ccb      	ldrb	r3, [r1, r3]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	08008780 	.word	0x08008780

08003aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003af0:	f7ff ffde 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b05      	ldr	r3, [pc, #20]	@ (8003b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	0adb      	lsrs	r3, r3, #11
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4903      	ldr	r1, [pc, #12]	@ (8003b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b02:	5ccb      	ldrb	r3, [r1, r3]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	08008780 	.word	0x08008780

08003b14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b48 <RCC_Delay+0x34>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a0a      	ldr	r2, [pc, #40]	@ (8003b4c <RCC_Delay+0x38>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0a5b      	lsrs	r3, r3, #9
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b30:	bf00      	nop
  }
  while (Delay --);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1e5a      	subs	r2, r3, #1
 8003b36:	60fa      	str	r2, [r7, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1f9      	bne.n	8003b30 <RCC_Delay+0x1c>
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr
 8003b48:	20000000 	.word	0x20000000
 8003b4c:	10624dd3 	.word	0x10624dd3

08003b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	613b      	str	r3, [r7, #16]
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d07d      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b70:	4b4f      	ldr	r3, [pc, #316]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10d      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b7c:	4b4c      	ldr	r3, [pc, #304]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b7e:	69db      	ldr	r3, [r3, #28]
 8003b80:	4a4b      	ldr	r2, [pc, #300]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b86:	61d3      	str	r3, [r2, #28]
 8003b88:	4b49      	ldr	r3, [pc, #292]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b94:	2301      	movs	r3, #1
 8003b96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b98:	4b46      	ldr	r3, [pc, #280]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d118      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba4:	4b43      	ldr	r3, [pc, #268]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a42      	ldr	r2, [pc, #264]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb0:	f7fe fa7a 	bl	80020a8 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb6:	e008      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb8:	f7fe fa76 	bl	80020a8 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b64      	cmp	r3, #100	@ 0x64
 8003bc4:	d901      	bls.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e06d      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bca:	4b3a      	ldr	r3, [pc, #232]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bd6:	4b36      	ldr	r3, [pc, #216]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bde:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d02e      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d027      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bf4:	4b2e      	ldr	r3, [pc, #184]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bfc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bfe:	4b2e      	ldr	r3, [pc, #184]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c00:	2201      	movs	r2, #1
 8003c02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c04:	4b2c      	ldr	r3, [pc, #176]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c0a:	4a29      	ldr	r2, [pc, #164]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d014      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1a:	f7fe fa45 	bl	80020a8 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c20:	e00a      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c22:	f7fe fa41 	bl	80020a8 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e036      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c38:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0ee      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c44:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	4917      	ldr	r1, [pc, #92]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d105      	bne.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5c:	4b14      	ldr	r3, [pc, #80]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	4a13      	ldr	r2, [pc, #76]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d008      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c74:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	490b      	ldr	r1, [pc, #44]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c92:	4b07      	ldr	r3, [pc, #28]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	4904      	ldr	r1, [pc, #16]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40007000 	.word	0x40007000
 8003cb8:	42420440 	.word	0x42420440

08003cbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e041      	b.n	8003d52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d106      	bne.n	8003ce8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7fe f89a 	bl	8001e1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2202      	movs	r2, #2
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	3304      	adds	r3, #4
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4610      	mov	r0, r2
 8003cfc:	f000 fa12 	bl	8004124 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b084      	sub	sp, #16
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d020      	beq.n	8003dbe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d01b      	beq.n	8003dbe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f06f 0202 	mvn.w	r2, #2
 8003d8e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	f003 0303 	and.w	r3, r3, #3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 f9a1 	bl	80040ec <HAL_TIM_IC_CaptureCallback>
 8003daa:	e005      	b.n	8003db8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f994 	bl	80040da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f9a3 	bl	80040fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d020      	beq.n	8003e0a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d01b      	beq.n	8003e0a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f06f 0204 	mvn.w	r2, #4
 8003dda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f97b 	bl	80040ec <HAL_TIM_IC_CaptureCallback>
 8003df6:	e005      	b.n	8003e04 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f96e 	bl	80040da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f97d 	bl	80040fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d020      	beq.n	8003e56 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d01b      	beq.n	8003e56 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f06f 0208 	mvn.w	r2, #8
 8003e26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2204      	movs	r2, #4
 8003e2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	69db      	ldr	r3, [r3, #28]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f955 	bl	80040ec <HAL_TIM_IC_CaptureCallback>
 8003e42:	e005      	b.n	8003e50 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f948 	bl	80040da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f957 	bl	80040fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d020      	beq.n	8003ea2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d01b      	beq.n	8003ea2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f06f 0210 	mvn.w	r2, #16
 8003e72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2208      	movs	r2, #8
 8003e78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	69db      	ldr	r3, [r3, #28]
 8003e80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f92f 	bl	80040ec <HAL_TIM_IC_CaptureCallback>
 8003e8e:	e005      	b.n	8003e9c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 f922 	bl	80040da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f931 	bl	80040fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00c      	beq.n	8003ec6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d007      	beq.n	8003ec6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f06f 0201 	mvn.w	r2, #1
 8003ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f901 	bl	80040c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00c      	beq.n	8003eea <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d007      	beq.n	8003eea <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003ee2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fa88 	bl	80043fa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00c      	beq.n	8003f0e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d007      	beq.n	8003f0e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 f901 	bl	8004110 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	f003 0320 	and.w	r3, r3, #32
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00c      	beq.n	8003f32 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 0320 	and.w	r3, r3, #32
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d007      	beq.n	8003f32 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f06f 0220 	mvn.w	r2, #32
 8003f2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 fa5b 	bl	80043e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f32:	bf00      	nop
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b084      	sub	sp, #16
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
 8003f42:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d101      	bne.n	8003f56 <HAL_TIM_ConfigClockSource+0x1c>
 8003f52:	2302      	movs	r3, #2
 8003f54:	e0b4      	b.n	80040c0 <HAL_TIM_ConfigClockSource+0x186>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2202      	movs	r2, #2
 8003f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003f74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f7c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f8e:	d03e      	beq.n	800400e <HAL_TIM_ConfigClockSource+0xd4>
 8003f90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f94:	f200 8087 	bhi.w	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003f98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f9c:	f000 8086 	beq.w	80040ac <HAL_TIM_ConfigClockSource+0x172>
 8003fa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fa4:	d87f      	bhi.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa6:	2b70      	cmp	r3, #112	@ 0x70
 8003fa8:	d01a      	beq.n	8003fe0 <HAL_TIM_ConfigClockSource+0xa6>
 8003faa:	2b70      	cmp	r3, #112	@ 0x70
 8003fac:	d87b      	bhi.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003fae:	2b60      	cmp	r3, #96	@ 0x60
 8003fb0:	d050      	beq.n	8004054 <HAL_TIM_ConfigClockSource+0x11a>
 8003fb2:	2b60      	cmp	r3, #96	@ 0x60
 8003fb4:	d877      	bhi.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003fb6:	2b50      	cmp	r3, #80	@ 0x50
 8003fb8:	d03c      	beq.n	8004034 <HAL_TIM_ConfigClockSource+0xfa>
 8003fba:	2b50      	cmp	r3, #80	@ 0x50
 8003fbc:	d873      	bhi.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003fbe:	2b40      	cmp	r3, #64	@ 0x40
 8003fc0:	d058      	beq.n	8004074 <HAL_TIM_ConfigClockSource+0x13a>
 8003fc2:	2b40      	cmp	r3, #64	@ 0x40
 8003fc4:	d86f      	bhi.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003fc6:	2b30      	cmp	r3, #48	@ 0x30
 8003fc8:	d064      	beq.n	8004094 <HAL_TIM_ConfigClockSource+0x15a>
 8003fca:	2b30      	cmp	r3, #48	@ 0x30
 8003fcc:	d86b      	bhi.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003fce:	2b20      	cmp	r3, #32
 8003fd0:	d060      	beq.n	8004094 <HAL_TIM_ConfigClockSource+0x15a>
 8003fd2:	2b20      	cmp	r3, #32
 8003fd4:	d867      	bhi.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d05c      	beq.n	8004094 <HAL_TIM_ConfigClockSource+0x15a>
 8003fda:	2b10      	cmp	r3, #16
 8003fdc:	d05a      	beq.n	8004094 <HAL_TIM_ConfigClockSource+0x15a>
 8003fde:	e062      	b.n	80040a6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ff0:	f000 f97d 	bl	80042ee <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004002:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	609a      	str	r2, [r3, #8]
      break;
 800400c:	e04f      	b.n	80040ae <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800401e:	f000 f966 	bl	80042ee <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004030:	609a      	str	r2, [r3, #8]
      break;
 8004032:	e03c      	b.n	80040ae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004040:	461a      	mov	r2, r3
 8004042:	f000 f8dd 	bl	8004200 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2150      	movs	r1, #80	@ 0x50
 800404c:	4618      	mov	r0, r3
 800404e:	f000 f934 	bl	80042ba <TIM_ITRx_SetConfig>
      break;
 8004052:	e02c      	b.n	80040ae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004060:	461a      	mov	r2, r3
 8004062:	f000 f8fb 	bl	800425c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2160      	movs	r1, #96	@ 0x60
 800406c:	4618      	mov	r0, r3
 800406e:	f000 f924 	bl	80042ba <TIM_ITRx_SetConfig>
      break;
 8004072:	e01c      	b.n	80040ae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004080:	461a      	mov	r2, r3
 8004082:	f000 f8bd 	bl	8004200 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2140      	movs	r1, #64	@ 0x40
 800408c:	4618      	mov	r0, r3
 800408e:	f000 f914 	bl	80042ba <TIM_ITRx_SetConfig>
      break;
 8004092:	e00c      	b.n	80040ae <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4619      	mov	r1, r3
 800409e:	4610      	mov	r0, r2
 80040a0:	f000 f90b 	bl	80042ba <TIM_ITRx_SetConfig>
      break;
 80040a4:	e003      	b.n	80040ae <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	73fb      	strb	r3, [r7, #15]
      break;
 80040aa:	e000      	b.n	80040ae <HAL_TIM_ConfigClockSource+0x174>
      break;
 80040ac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80040be:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bc80      	pop	{r7}
 80040d8:	4770      	bx	lr

080040da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040da:	b480      	push	{r7}
 80040dc:	b083      	sub	sp, #12
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040e2:	bf00      	nop
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bc80      	pop	{r7}
 80040ea:	4770      	bx	lr

080040ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bc80      	pop	{r7}
 80040fc:	4770      	bx	lr

080040fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040fe:	b480      	push	{r7}
 8004100:	b083      	sub	sp, #12
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004106:	bf00      	nop
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	bc80      	pop	{r7}
 800410e:	4770      	bx	lr

08004110 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	bc80      	pop	{r7}
 8004120:	4770      	bx	lr
	...

08004124 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a2f      	ldr	r2, [pc, #188]	@ (80041f4 <TIM_Base_SetConfig+0xd0>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d00b      	beq.n	8004154 <TIM_Base_SetConfig+0x30>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004142:	d007      	beq.n	8004154 <TIM_Base_SetConfig+0x30>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a2c      	ldr	r2, [pc, #176]	@ (80041f8 <TIM_Base_SetConfig+0xd4>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d003      	beq.n	8004154 <TIM_Base_SetConfig+0x30>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a2b      	ldr	r2, [pc, #172]	@ (80041fc <TIM_Base_SetConfig+0xd8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d108      	bne.n	8004166 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800415a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	68fa      	ldr	r2, [r7, #12]
 8004162:	4313      	orrs	r3, r2
 8004164:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a22      	ldr	r2, [pc, #136]	@ (80041f4 <TIM_Base_SetConfig+0xd0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00b      	beq.n	8004186 <TIM_Base_SetConfig+0x62>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004174:	d007      	beq.n	8004186 <TIM_Base_SetConfig+0x62>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a1f      	ldr	r2, [pc, #124]	@ (80041f8 <TIM_Base_SetConfig+0xd4>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d003      	beq.n	8004186 <TIM_Base_SetConfig+0x62>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a1e      	ldr	r2, [pc, #120]	@ (80041fc <TIM_Base_SetConfig+0xd8>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d108      	bne.n	8004198 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800418c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	4313      	orrs	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	689a      	ldr	r2, [r3, #8]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a0d      	ldr	r2, [pc, #52]	@ (80041f4 <TIM_Base_SetConfig+0xd0>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d103      	bne.n	80041cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	691a      	ldr	r2, [r3, #16]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d005      	beq.n	80041ea <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	f023 0201 	bic.w	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	611a      	str	r2, [r3, #16]
  }
}
 80041ea:	bf00      	nop
 80041ec:	3714      	adds	r7, #20
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bc80      	pop	{r7}
 80041f2:	4770      	bx	lr
 80041f4:	40012c00 	.word	0x40012c00
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40000800 	.word	0x40000800

08004200 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004200:	b480      	push	{r7}
 8004202:	b087      	sub	sp, #28
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	f023 0201 	bic.w	r2, r3, #1
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800422a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	011b      	lsls	r3, r3, #4
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	4313      	orrs	r3, r2
 8004234:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f023 030a 	bic.w	r3, r3, #10
 800423c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800423e:	697a      	ldr	r2, [r7, #20]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	4313      	orrs	r3, r2
 8004244:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	621a      	str	r2, [r3, #32]
}
 8004252:	bf00      	nop
 8004254:	371c      	adds	r7, #28
 8004256:	46bd      	mov	sp, r7
 8004258:	bc80      	pop	{r7}
 800425a:	4770      	bx	lr

0800425c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	f023 0210 	bic.w	r2, r3, #16
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	031b      	lsls	r3, r3, #12
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	4313      	orrs	r3, r2
 8004290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004298:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	011b      	lsls	r3, r3, #4
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	697a      	ldr	r2, [r7, #20]
 80042ae:	621a      	str	r2, [r3, #32]
}
 80042b0:	bf00      	nop
 80042b2:	371c      	adds	r7, #28
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bc80      	pop	{r7}
 80042b8:	4770      	bx	lr

080042ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b085      	sub	sp, #20
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
 80042c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042d2:	683a      	ldr	r2, [r7, #0]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f043 0307 	orr.w	r3, r3, #7
 80042dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	609a      	str	r2, [r3, #8]
}
 80042e4:	bf00      	nop
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bc80      	pop	{r7}
 80042ec:	4770      	bx	lr

080042ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042ee:	b480      	push	{r7}
 80042f0:	b087      	sub	sp, #28
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	60f8      	str	r0, [r7, #12]
 80042f6:	60b9      	str	r1, [r7, #8]
 80042f8:	607a      	str	r2, [r7, #4]
 80042fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004308:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	021a      	lsls	r2, r3, #8
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	431a      	orrs	r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	4313      	orrs	r3, r2
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	4313      	orrs	r3, r2
 800431a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	609a      	str	r2, [r3, #8]
}
 8004322:	bf00      	nop
 8004324:	371c      	adds	r7, #28
 8004326:	46bd      	mov	sp, r7
 8004328:	bc80      	pop	{r7}
 800432a:	4770      	bx	lr

0800432c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800433c:	2b01      	cmp	r3, #1
 800433e:	d101      	bne.n	8004344 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004340:	2302      	movs	r3, #2
 8004342:	e046      	b.n	80043d2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2202      	movs	r2, #2
 8004350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800436a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68fa      	ldr	r2, [r7, #12]
 8004372:	4313      	orrs	r3, r2
 8004374:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a16      	ldr	r2, [pc, #88]	@ (80043dc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d00e      	beq.n	80043a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004390:	d009      	beq.n	80043a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a12      	ldr	r2, [pc, #72]	@ (80043e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d004      	beq.n	80043a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a10      	ldr	r2, [pc, #64]	@ (80043e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d10c      	bne.n	80043c0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	68ba      	ldr	r2, [r7, #8]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr
 80043dc:	40012c00 	.word	0x40012c00
 80043e0:	40000400 	.word	0x40000400
 80043e4:	40000800 	.word	0x40000800

080043e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr

080043fa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr

0800440c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e042      	b.n	80044a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d106      	bne.n	8004438 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f7fd fd16 	bl	8001e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2224      	movs	r2, #36	@ 0x24
 800443c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800444e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 fe9b 	bl	800518c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004464:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	695a      	ldr	r2, [r3, #20]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004474:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004484:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2220      	movs	r2, #32
 8004498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08a      	sub	sp, #40	@ 0x28
 80044b0:	af02      	add	r7, sp, #8
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	603b      	str	r3, [r7, #0]
 80044b8:	4613      	mov	r3, r2
 80044ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	2b20      	cmp	r3, #32
 80044ca:	d175      	bne.n	80045b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d002      	beq.n	80044d8 <HAL_UART_Transmit+0x2c>
 80044d2:	88fb      	ldrh	r3, [r7, #6]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d101      	bne.n	80044dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e06e      	b.n	80045ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2221      	movs	r2, #33	@ 0x21
 80044e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044ea:	f7fd fddd 	bl	80020a8 <HAL_GetTick>
 80044ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	88fa      	ldrh	r2, [r7, #6]
 80044f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	88fa      	ldrh	r2, [r7, #6]
 80044fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004504:	d108      	bne.n	8004518 <HAL_UART_Transmit+0x6c>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d104      	bne.n	8004518 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800450e:	2300      	movs	r3, #0
 8004510:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	61bb      	str	r3, [r7, #24]
 8004516:	e003      	b.n	8004520 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800451c:	2300      	movs	r3, #0
 800451e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004520:	e02e      	b.n	8004580 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	2200      	movs	r2, #0
 800452a:	2180      	movs	r1, #128	@ 0x80
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 fbff 	bl	8004d30 <UART_WaitOnFlagUntilTimeout>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d005      	beq.n	8004544 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e03a      	b.n	80045ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10b      	bne.n	8004562 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004558:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	3302      	adds	r3, #2
 800455e:	61bb      	str	r3, [r7, #24]
 8004560:	e007      	b.n	8004572 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	781a      	ldrb	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	3301      	adds	r3, #1
 8004570:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004584:	b29b      	uxth	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1cb      	bne.n	8004522 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	2200      	movs	r2, #0
 8004592:	2140      	movs	r1, #64	@ 0x40
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f000 fbcb 	bl	8004d30 <UART_WaitOnFlagUntilTimeout>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d005      	beq.n	80045ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e006      	b.n	80045ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80045b4:	2300      	movs	r3, #0
 80045b6:	e000      	b.n	80045ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045b8:	2302      	movs	r3, #2
  }
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3720      	adds	r7, #32
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b084      	sub	sp, #16
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	4613      	mov	r3, r2
 80045ce:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b20      	cmp	r3, #32
 80045da:	d112      	bne.n	8004602 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <HAL_UART_Receive_IT+0x26>
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e00b      	b.n	8004604 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	461a      	mov	r2, r3
 80045f6:	68b9      	ldr	r1, [r7, #8]
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 fbf2 	bl	8004de2 <UART_Start_Receive_IT>
 80045fe:	4603      	mov	r3, r0
 8004600:	e000      	b.n	8004604 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004602:	2302      	movs	r3, #2
  }
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b0a0      	sub	sp, #128	@ 0x80
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	330c      	adds	r3, #12
 800461a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800461e:	e853 3f00 	ldrex	r3, [r3]
 8004622:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004624:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004626:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800462a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	330c      	adds	r3, #12
 8004632:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004634:	66ba      	str	r2, [r7, #104]	@ 0x68
 8004636:	667b      	str	r3, [r7, #100]	@ 0x64
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004638:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800463a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800463c:	e841 2300 	strex	r3, r2, [r1]
 8004640:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004642:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1e5      	bne.n	8004614 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3314      	adds	r3, #20
 800464e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004652:	e853 3f00 	ldrex	r3, [r3]
 8004656:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004658:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800465a:	f023 0301 	bic.w	r3, r3, #1
 800465e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3314      	adds	r3, #20
 8004666:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004668:	657a      	str	r2, [r7, #84]	@ 0x54
 800466a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800466e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004670:	e841 2300 	strex	r3, r2, [r1]
 8004674:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1e5      	bne.n	8004648 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004680:	2b01      	cmp	r3, #1
 8004682:	d119      	bne.n	80046b8 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	330c      	adds	r3, #12
 800468a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800468e:	e853 3f00 	ldrex	r3, [r3]
 8004692:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004696:	f023 0310 	bic.w	r3, r3, #16
 800469a:	677b      	str	r3, [r7, #116]	@ 0x74
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	330c      	adds	r3, #12
 80046a2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80046a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80046a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046ac:	e841 2300 	strex	r3, r2, [r1]
 80046b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e5      	bne.n	8004684 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	695b      	ldr	r3, [r3, #20]
 80046be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d036      	beq.n	8004734 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	3314      	adds	r3, #20
 80046cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	e853 3f00 	ldrex	r3, [r3]
 80046d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	3314      	adds	r3, #20
 80046e4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80046e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ee:	e841 2300 	strex	r3, r2, [r1]
 80046f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1e5      	bne.n	80046c6 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d018      	beq.n	8004734 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004706:	2200      	movs	r2, #0
 8004708:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470e:	4618      	mov	r0, r3
 8004710:	f7fe fa68 	bl	8002be4 <HAL_DMA_Abort>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00c      	beq.n	8004734 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471e:	4618      	mov	r0, r3
 8004720:	f7fe fc1a 	bl	8002f58 <HAL_DMA_GetError>
 8004724:	4603      	mov	r3, r0
 8004726:	2b20      	cmp	r3, #32
 8004728:	d104      	bne.n	8004734 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2210      	movs	r2, #16
 800472e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e052      	b.n	80047da <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800473e:	2b00      	cmp	r3, #0
 8004740:	d036      	beq.n	80047b0 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	3314      	adds	r3, #20
 8004748:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	e853 3f00 	ldrex	r3, [r3]
 8004750:	60bb      	str	r3, [r7, #8]
   return(result);
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004758:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3314      	adds	r3, #20
 8004760:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004762:	61ba      	str	r2, [r7, #24]
 8004764:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004766:	6979      	ldr	r1, [r7, #20]
 8004768:	69ba      	ldr	r2, [r7, #24]
 800476a:	e841 2300 	strex	r3, r2, [r1]
 800476e:	613b      	str	r3, [r7, #16]
   return(result);
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1e5      	bne.n	8004742 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx channel: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477a:	2b00      	cmp	r3, #0
 800477c:	d018      	beq.n	80047b0 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004782:	2200      	movs	r2, #0
 8004784:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478a:	4618      	mov	r0, r3
 800478c:	f7fe fa2a 	bl	8002be4 <HAL_DMA_Abort>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d00c      	beq.n	80047b0 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479a:	4618      	mov	r0, r3
 800479c:	f7fe fbdc 	bl	8002f58 <HAL_DMA_GetError>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b20      	cmp	r3, #32
 80047a4:	d104      	bne.n	80047b0 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2210      	movs	r2, #16
 80047aa:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e014      	b.n	80047da <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2220      	movs	r2, #32
 80047c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2220      	movs	r2, #32
 80047ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3780      	adds	r7, #128	@ 0x80
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b0ba      	sub	sp, #232	@ 0xe8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800480a:	2300      	movs	r3, #0
 800480c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004810:	2300      	movs	r3, #0
 8004812:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004822:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d10f      	bne.n	800484a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800482a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800482e:	f003 0320 	and.w	r3, r3, #32
 8004832:	2b00      	cmp	r3, #0
 8004834:	d009      	beq.n	800484a <HAL_UART_IRQHandler+0x66>
 8004836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fbe3 	bl	800500e <UART_Receive_IT>
      return;
 8004848:	e25b      	b.n	8004d02 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800484a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800484e:	2b00      	cmp	r3, #0
 8004850:	f000 80de 	beq.w	8004a10 <HAL_UART_IRQHandler+0x22c>
 8004854:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d106      	bne.n	800486e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004864:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004868:	2b00      	cmp	r3, #0
 800486a:	f000 80d1 	beq.w	8004a10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800486e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00b      	beq.n	8004892 <HAL_UART_IRQHandler+0xae>
 800487a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800487e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004882:	2b00      	cmp	r3, #0
 8004884:	d005      	beq.n	8004892 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800488a:	f043 0201 	orr.w	r2, r3, #1
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004896:	f003 0304 	and.w	r3, r3, #4
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00b      	beq.n	80048b6 <HAL_UART_IRQHandler+0xd2>
 800489e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ae:	f043 0202 	orr.w	r2, r3, #2
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00b      	beq.n	80048da <HAL_UART_IRQHandler+0xf6>
 80048c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d2:	f043 0204 	orr.w	r2, r3, #4
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80048da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048de:	f003 0308 	and.w	r3, r3, #8
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d011      	beq.n	800490a <HAL_UART_IRQHandler+0x126>
 80048e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ea:	f003 0320 	and.w	r3, r3, #32
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d105      	bne.n	80048fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80048f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d005      	beq.n	800490a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004902:	f043 0208 	orr.w	r2, r3, #8
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 81f2 	beq.w	8004cf8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004918:	f003 0320 	and.w	r3, r3, #32
 800491c:	2b00      	cmp	r3, #0
 800491e:	d008      	beq.n	8004932 <HAL_UART_IRQHandler+0x14e>
 8004920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004924:	f003 0320 	and.w	r3, r3, #32
 8004928:	2b00      	cmp	r3, #0
 800492a:	d002      	beq.n	8004932 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 fb6e 	bl	800500e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800493c:	2b00      	cmp	r3, #0
 800493e:	bf14      	ite	ne
 8004940:	2301      	movne	r3, #1
 8004942:	2300      	moveq	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d103      	bne.n	800495e <HAL_UART_IRQHandler+0x17a>
 8004956:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800495a:	2b00      	cmp	r3, #0
 800495c:	d04f      	beq.n	80049fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 fa78 	bl	8004e54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800496e:	2b00      	cmp	r3, #0
 8004970:	d041      	beq.n	80049f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	3314      	adds	r3, #20
 8004978:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004980:	e853 3f00 	ldrex	r3, [r3]
 8004984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004988:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800498c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004990:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	3314      	adds	r3, #20
 800499a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800499e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80049aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80049ae:	e841 2300 	strex	r3, r2, [r1]
 80049b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80049b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1d9      	bne.n	8004972 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d013      	beq.n	80049ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ca:	4a7e      	ldr	r2, [pc, #504]	@ (8004bc4 <HAL_UART_IRQHandler+0x3e0>)
 80049cc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7fe f942 	bl	8002c5c <HAL_DMA_Abort_IT>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d016      	beq.n	8004a0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80049e8:	4610      	mov	r0, r2
 80049ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ec:	e00e      	b.n	8004a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7fc fc4a 	bl	8001288 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f4:	e00a      	b.n	8004a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7fc fc46 	bl	8001288 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049fc:	e006      	b.n	8004a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7fc fc42 	bl	8001288 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a0a:	e175      	b.n	8004cf8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a0c:	bf00      	nop
    return;
 8004a0e:	e173      	b.n	8004cf8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	f040 814f 	bne.w	8004cb8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a1e:	f003 0310 	and.w	r3, r3, #16
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 8148 	beq.w	8004cb8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a2c:	f003 0310 	and.w	r3, r3, #16
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 8141 	beq.w	8004cb8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a36:	2300      	movs	r3, #0
 8004a38:	60bb      	str	r3, [r7, #8]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	60bb      	str	r3, [r7, #8]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	60bb      	str	r3, [r7, #8]
 8004a4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f000 80b6 	beq.w	8004bc8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 8145 	beq.w	8004cfc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	f080 813e 	bcs.w	8004cfc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a86:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	2b20      	cmp	r3, #32
 8004a90:	f000 8088 	beq.w	8004ba4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004aa2:	e853 3f00 	ldrex	r3, [r3]
 8004aa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004aaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004aae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ab2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	330c      	adds	r3, #12
 8004abc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ac0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ac4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004acc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ad0:	e841 2300 	strex	r3, r2, [r1]
 8004ad4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004ad8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1d9      	bne.n	8004a94 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	3314      	adds	r3, #20
 8004ae6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004aea:	e853 3f00 	ldrex	r3, [r3]
 8004aee:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004af0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004af2:	f023 0301 	bic.w	r3, r3, #1
 8004af6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3314      	adds	r3, #20
 8004b00:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b04:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b08:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b0c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b10:	e841 2300 	strex	r3, r2, [r1]
 8004b14:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1e1      	bne.n	8004ae0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	3314      	adds	r3, #20
 8004b22:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3314      	adds	r3, #20
 8004b3c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b40:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b42:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b44:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004b46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b48:	e841 2300 	strex	r3, r2, [r1]
 8004b4c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004b4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1e3      	bne.n	8004b1c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2220      	movs	r2, #32
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	330c      	adds	r3, #12
 8004b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b6c:	e853 3f00 	ldrex	r3, [r3]
 8004b70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004b72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b74:	f023 0310 	bic.w	r3, r3, #16
 8004b78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	330c      	adds	r3, #12
 8004b82:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004b86:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004b88:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b8e:	e841 2300 	strex	r3, r2, [r1]
 8004b92:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004b94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1e3      	bne.n	8004b62 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7fe f820 	bl	8002be4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	4619      	mov	r1, r3
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 f8ad 	bl	8004d1a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bc0:	e09c      	b.n	8004cfc <HAL_UART_IRQHandler+0x518>
 8004bc2:	bf00      	nop
 8004bc4:	08004f19 	.word	0x08004f19
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	f000 808e 	beq.w	8004d00 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004be4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f000 8089 	beq.w	8004d00 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	330c      	adds	r3, #12
 8004bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf8:	e853 3f00 	ldrex	r3, [r3]
 8004bfc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	330c      	adds	r3, #12
 8004c0e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004c12:	647a      	str	r2, [r7, #68]	@ 0x44
 8004c14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c1a:	e841 2300 	strex	r3, r2, [r1]
 8004c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1e3      	bne.n	8004bee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3314      	adds	r3, #20
 8004c2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	e853 3f00 	ldrex	r3, [r3]
 8004c34:	623b      	str	r3, [r7, #32]
   return(result);
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	f023 0301 	bic.w	r3, r3, #1
 8004c3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3314      	adds	r3, #20
 8004c46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004c4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c52:	e841 2300 	strex	r3, r2, [r1]
 8004c56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1e3      	bne.n	8004c26 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2220      	movs	r2, #32
 8004c62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	330c      	adds	r3, #12
 8004c72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	e853 3f00 	ldrex	r3, [r3]
 8004c7a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 0310 	bic.w	r3, r3, #16
 8004c82:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	330c      	adds	r3, #12
 8004c8c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004c90:	61fa      	str	r2, [r7, #28]
 8004c92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	69b9      	ldr	r1, [r7, #24]
 8004c96:	69fa      	ldr	r2, [r7, #28]
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	617b      	str	r3, [r7, #20]
   return(result);
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e3      	bne.n	8004c6c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004caa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cae:	4619      	mov	r1, r3
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f832 	bl	8004d1a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004cb6:	e023      	b.n	8004d00 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d009      	beq.n	8004cd8 <HAL_UART_IRQHandler+0x4f4>
 8004cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f935 	bl	8004f40 <UART_Transmit_IT>
    return;
 8004cd6:	e014      	b.n	8004d02 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00e      	beq.n	8004d02 <HAL_UART_IRQHandler+0x51e>
 8004ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d008      	beq.n	8004d02 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f974 	bl	8004fde <UART_EndTransmit_IT>
    return;
 8004cf6:	e004      	b.n	8004d02 <HAL_UART_IRQHandler+0x51e>
    return;
 8004cf8:	bf00      	nop
 8004cfa:	e002      	b.n	8004d02 <HAL_UART_IRQHandler+0x51e>
      return;
 8004cfc:	bf00      	nop
 8004cfe:	e000      	b.n	8004d02 <HAL_UART_IRQHandler+0x51e>
      return;
 8004d00:	bf00      	nop
  }
}
 8004d02:	37e8      	adds	r7, #232	@ 0xe8
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bc80      	pop	{r7}
 8004d18:	4770      	bx	lr

08004d1a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b083      	sub	sp, #12
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
 8004d22:	460b      	mov	r3, r1
 8004d24:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bc80      	pop	{r7}
 8004d2e:	4770      	bx	lr

08004d30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	603b      	str	r3, [r7, #0]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d40:	e03b      	b.n	8004dba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d42:	6a3b      	ldr	r3, [r7, #32]
 8004d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d48:	d037      	beq.n	8004dba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d4a:	f7fd f9ad 	bl	80020a8 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	6a3a      	ldr	r2, [r7, #32]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d302      	bcc.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e03a      	b.n	8004dda <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d023      	beq.n	8004dba <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b80      	cmp	r3, #128	@ 0x80
 8004d76:	d020      	beq.n	8004dba <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2b40      	cmp	r3, #64	@ 0x40
 8004d7c:	d01d      	beq.n	8004dba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0308 	and.w	r3, r3, #8
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	d116      	bne.n	8004dba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	617b      	str	r3, [r7, #20]
 8004da0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 f856 	bl	8004e54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2208      	movs	r2, #8
 8004dac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e00f      	b.n	8004dda <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	bf0c      	ite	eq
 8004dca:	2301      	moveq	r3, #1
 8004dcc:	2300      	movne	r3, #0
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	79fb      	ldrb	r3, [r7, #7]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d0b4      	beq.n	8004d42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3718      	adds	r7, #24
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004de2:	b480      	push	{r7}
 8004de4:	b085      	sub	sp, #20
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	60f8      	str	r0, [r7, #12]
 8004dea:	60b9      	str	r1, [r7, #8]
 8004dec:	4613      	mov	r3, r2
 8004dee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	88fa      	ldrh	r2, [r7, #6]
 8004dfa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	88fa      	ldrh	r2, [r7, #6]
 8004e00:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2222      	movs	r2, #34	@ 0x22
 8004e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d007      	beq.n	8004e28 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e26:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695a      	ldr	r2, [r3, #20]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0220 	orr.w	r2, r2, #32
 8004e46:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr

08004e54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b095      	sub	sp, #84	@ 0x54
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	330c      	adds	r3, #12
 8004e62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e66:	e853 3f00 	ldrex	r3, [r3]
 8004e6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	330c      	adds	r3, #12
 8004e7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e7c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e84:	e841 2300 	strex	r3, r2, [r1]
 8004e88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1e5      	bne.n	8004e5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	3314      	adds	r3, #20
 8004e96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e98:	6a3b      	ldr	r3, [r7, #32]
 8004e9a:	e853 3f00 	ldrex	r3, [r3]
 8004e9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	f023 0301 	bic.w	r3, r3, #1
 8004ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	3314      	adds	r3, #20
 8004eae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004eb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004eb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004eb8:	e841 2300 	strex	r3, r2, [r1]
 8004ebc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d1e5      	bne.n	8004e90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d119      	bne.n	8004f00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	330c      	adds	r3, #12
 8004ed2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	e853 3f00 	ldrex	r3, [r3]
 8004eda:	60bb      	str	r3, [r7, #8]
   return(result);
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f023 0310 	bic.w	r3, r3, #16
 8004ee2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	330c      	adds	r3, #12
 8004eea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004eec:	61ba      	str	r2, [r7, #24]
 8004eee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef0:	6979      	ldr	r1, [r7, #20]
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	e841 2300 	strex	r3, r2, [r1]
 8004ef8:	613b      	str	r3, [r7, #16]
   return(result);
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1e5      	bne.n	8004ecc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2220      	movs	r2, #32
 8004f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f0e:	bf00      	nop
 8004f10:	3754      	adds	r7, #84	@ 0x54
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr

08004f18 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f7fc f9a8 	bl	8001288 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f38:	bf00      	nop
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b21      	cmp	r3, #33	@ 0x21
 8004f52:	d13e      	bne.n	8004fd2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f5c:	d114      	bne.n	8004f88 <UART_Transmit_IT+0x48>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d110      	bne.n	8004f88 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	881b      	ldrh	r3, [r3, #0]
 8004f70:	461a      	mov	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f7a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	1c9a      	adds	r2, r3, #2
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	621a      	str	r2, [r3, #32]
 8004f86:	e008      	b.n	8004f9a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	1c59      	adds	r1, r3, #1
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	6211      	str	r1, [r2, #32]
 8004f92:	781a      	ldrb	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10f      	bne.n	8004fce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004fbc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fcc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	e000      	b.n	8004fd4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004fd2:	2302      	movs	r3, #2
  }
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr

08004fde <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b082      	sub	sp, #8
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ff4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7ff fe82 	bl	8004d08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3708      	adds	r7, #8
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800500e:	b580      	push	{r7, lr}
 8005010:	b08c      	sub	sp, #48	@ 0x30
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b22      	cmp	r3, #34	@ 0x22
 8005020:	f040 80ae 	bne.w	8005180 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800502c:	d117      	bne.n	800505e <UART_Receive_IT+0x50>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d113      	bne.n	800505e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005036:	2300      	movs	r3, #0
 8005038:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800503e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	b29b      	uxth	r3, r3
 8005048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800504c:	b29a      	uxth	r2, r3
 800504e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005050:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005056:	1c9a      	adds	r2, r3, #2
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	629a      	str	r2, [r3, #40]	@ 0x28
 800505c:	e026      	b.n	80050ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005062:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005064:	2300      	movs	r3, #0
 8005066:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005070:	d007      	beq.n	8005082 <UART_Receive_IT+0x74>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10a      	bne.n	8005090 <UART_Receive_IT+0x82>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	b2da      	uxtb	r2, r3
 800508a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800508c:	701a      	strb	r2, [r3, #0]
 800508e:	e008      	b.n	80050a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	b2db      	uxtb	r3, r3
 8005098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800509c:	b2da      	uxtb	r2, r3
 800509e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a6:	1c5a      	adds	r2, r3, #1
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	4619      	mov	r1, r3
 80050ba:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d15d      	bne.n	800517c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68da      	ldr	r2, [r3, #12]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f022 0220 	bic.w	r2, r2, #32
 80050ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68da      	ldr	r2, [r3, #12]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695a      	ldr	r2, [r3, #20]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 0201 	bic.w	r2, r2, #1
 80050ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005102:	2b01      	cmp	r3, #1
 8005104:	d135      	bne.n	8005172 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	330c      	adds	r3, #12
 8005112:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	e853 3f00 	ldrex	r3, [r3]
 800511a:	613b      	str	r3, [r7, #16]
   return(result);
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f023 0310 	bic.w	r3, r3, #16
 8005122:	627b      	str	r3, [r7, #36]	@ 0x24
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	330c      	adds	r3, #12
 800512a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800512c:	623a      	str	r2, [r7, #32]
 800512e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005130:	69f9      	ldr	r1, [r7, #28]
 8005132:	6a3a      	ldr	r2, [r7, #32]
 8005134:	e841 2300 	strex	r3, r2, [r1]
 8005138:	61bb      	str	r3, [r7, #24]
   return(result);
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e5      	bne.n	800510c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0310 	and.w	r3, r3, #16
 800514a:	2b10      	cmp	r3, #16
 800514c:	d10a      	bne.n	8005164 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800514e:	2300      	movs	r3, #0
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	60fb      	str	r3, [r7, #12]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	60fb      	str	r3, [r7, #12]
 8005162:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005168:	4619      	mov	r1, r3
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7ff fdd5 	bl	8004d1a <HAL_UARTEx_RxEventCallback>
 8005170:	e002      	b.n	8005178 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fc f81a 	bl	80011ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005178:	2300      	movs	r3, #0
 800517a:	e002      	b.n	8005182 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800517c:	2300      	movs	r3, #0
 800517e:	e000      	b.n	8005182 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005180:	2302      	movs	r3, #2
  }
}
 8005182:	4618      	mov	r0, r3
 8005184:	3730      	adds	r7, #48	@ 0x30
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
	...

0800518c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68da      	ldr	r2, [r3, #12]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	431a      	orrs	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80051c6:	f023 030c 	bic.w	r3, r3, #12
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	6812      	ldr	r2, [r2, #0]
 80051ce:	68b9      	ldr	r1, [r7, #8]
 80051d0:	430b      	orrs	r3, r1
 80051d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	699a      	ldr	r2, [r3, #24]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	430a      	orrs	r2, r1
 80051e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a2c      	ldr	r2, [pc, #176]	@ (80052a0 <UART_SetConfig+0x114>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d103      	bne.n	80051fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80051f4:	f7fe fc7a 	bl	8003aec <HAL_RCC_GetPCLK2Freq>
 80051f8:	60f8      	str	r0, [r7, #12]
 80051fa:	e002      	b.n	8005202 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80051fc:	f7fe fc62 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 8005200:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	4613      	mov	r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4413      	add	r3, r2
 800520a:	009a      	lsls	r2, r3, #2
 800520c:	441a      	add	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	fbb2 f3f3 	udiv	r3, r2, r3
 8005218:	4a22      	ldr	r2, [pc, #136]	@ (80052a4 <UART_SetConfig+0x118>)
 800521a:	fba2 2303 	umull	r2, r3, r2, r3
 800521e:	095b      	lsrs	r3, r3, #5
 8005220:	0119      	lsls	r1, r3, #4
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	4613      	mov	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	009a      	lsls	r2, r3, #2
 800522c:	441a      	add	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	fbb2 f2f3 	udiv	r2, r2, r3
 8005238:	4b1a      	ldr	r3, [pc, #104]	@ (80052a4 <UART_SetConfig+0x118>)
 800523a:	fba3 0302 	umull	r0, r3, r3, r2
 800523e:	095b      	lsrs	r3, r3, #5
 8005240:	2064      	movs	r0, #100	@ 0x64
 8005242:	fb00 f303 	mul.w	r3, r0, r3
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	011b      	lsls	r3, r3, #4
 800524a:	3332      	adds	r3, #50	@ 0x32
 800524c:	4a15      	ldr	r2, [pc, #84]	@ (80052a4 <UART_SetConfig+0x118>)
 800524e:	fba2 2303 	umull	r2, r3, r2, r3
 8005252:	095b      	lsrs	r3, r3, #5
 8005254:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005258:	4419      	add	r1, r3
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4613      	mov	r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	4413      	add	r3, r2
 8005262:	009a      	lsls	r2, r3, #2
 8005264:	441a      	add	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005270:	4b0c      	ldr	r3, [pc, #48]	@ (80052a4 <UART_SetConfig+0x118>)
 8005272:	fba3 0302 	umull	r0, r3, r3, r2
 8005276:	095b      	lsrs	r3, r3, #5
 8005278:	2064      	movs	r0, #100	@ 0x64
 800527a:	fb00 f303 	mul.w	r3, r0, r3
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	011b      	lsls	r3, r3, #4
 8005282:	3332      	adds	r3, #50	@ 0x32
 8005284:	4a07      	ldr	r2, [pc, #28]	@ (80052a4 <UART_SetConfig+0x118>)
 8005286:	fba2 2303 	umull	r2, r3, r2, r3
 800528a:	095b      	lsrs	r3, r3, #5
 800528c:	f003 020f 	and.w	r2, r3, #15
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	440a      	add	r2, r1
 8005296:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005298:	bf00      	nop
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	40013800 	.word	0x40013800
 80052a4:	51eb851f 	.word	0x51eb851f

080052a8 <__NVIC_SetPriority>:
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	4603      	mov	r3, r0
 80052b0:	6039      	str	r1, [r7, #0]
 80052b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	db0a      	blt.n	80052d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	b2da      	uxtb	r2, r3
 80052c0:	490c      	ldr	r1, [pc, #48]	@ (80052f4 <__NVIC_SetPriority+0x4c>)
 80052c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052c6:	0112      	lsls	r2, r2, #4
 80052c8:	b2d2      	uxtb	r2, r2
 80052ca:	440b      	add	r3, r1
 80052cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80052d0:	e00a      	b.n	80052e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	b2da      	uxtb	r2, r3
 80052d6:	4908      	ldr	r1, [pc, #32]	@ (80052f8 <__NVIC_SetPriority+0x50>)
 80052d8:	79fb      	ldrb	r3, [r7, #7]
 80052da:	f003 030f 	and.w	r3, r3, #15
 80052de:	3b04      	subs	r3, #4
 80052e0:	0112      	lsls	r2, r2, #4
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	440b      	add	r3, r1
 80052e6:	761a      	strb	r2, [r3, #24]
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bc80      	pop	{r7}
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	e000e100 	.word	0xe000e100
 80052f8:	e000ed00 	.word	0xe000ed00

080052fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005300:	2100      	movs	r1, #0
 8005302:	f06f 0004 	mvn.w	r0, #4
 8005306:	f7ff ffcf 	bl	80052a8 <__NVIC_SetPriority>
#endif
}
 800530a:	bf00      	nop
 800530c:	bd80      	pop	{r7, pc}
	...

08005310 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005316:	f3ef 8305 	mrs	r3, IPSR
 800531a:	603b      	str	r3, [r7, #0]
  return(result);
 800531c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005322:	f06f 0305 	mvn.w	r3, #5
 8005326:	607b      	str	r3, [r7, #4]
 8005328:	e00c      	b.n	8005344 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800532a:	4b09      	ldr	r3, [pc, #36]	@ (8005350 <osKernelInitialize+0x40>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d105      	bne.n	800533e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005332:	4b07      	ldr	r3, [pc, #28]	@ (8005350 <osKernelInitialize+0x40>)
 8005334:	2201      	movs	r2, #1
 8005336:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005338:	2300      	movs	r3, #0
 800533a:	607b      	str	r3, [r7, #4]
 800533c:	e002      	b.n	8005344 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800533e:	f04f 33ff 	mov.w	r3, #4294967295
 8005342:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005344:	687b      	ldr	r3, [r7, #4]
}
 8005346:	4618      	mov	r0, r3
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	bc80      	pop	{r7}
 800534e:	4770      	bx	lr
 8005350:	2000069c 	.word	0x2000069c

08005354 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800535a:	f3ef 8305 	mrs	r3, IPSR
 800535e:	603b      	str	r3, [r7, #0]
  return(result);
 8005360:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005366:	f06f 0305 	mvn.w	r3, #5
 800536a:	607b      	str	r3, [r7, #4]
 800536c:	e010      	b.n	8005390 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800536e:	4b0b      	ldr	r3, [pc, #44]	@ (800539c <osKernelStart+0x48>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d109      	bne.n	800538a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005376:	f7ff ffc1 	bl	80052fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800537a:	4b08      	ldr	r3, [pc, #32]	@ (800539c <osKernelStart+0x48>)
 800537c:	2202      	movs	r2, #2
 800537e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005380:	f001 f872 	bl	8006468 <vTaskStartScheduler>
      stat = osOK;
 8005384:	2300      	movs	r3, #0
 8005386:	607b      	str	r3, [r7, #4]
 8005388:	e002      	b.n	8005390 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800538a:	f04f 33ff 	mov.w	r3, #4294967295
 800538e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005390:	687b      	ldr	r3, [r7, #4]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	2000069c 	.word	0x2000069c

080053a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08e      	sub	sp, #56	@ 0x38
 80053a4:	af04      	add	r7, sp, #16
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80053ac:	2300      	movs	r3, #0
 80053ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053b0:	f3ef 8305 	mrs	r3, IPSR
 80053b4:	617b      	str	r3, [r7, #20]
  return(result);
 80053b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d17e      	bne.n	80054ba <osThreadNew+0x11a>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d07b      	beq.n	80054ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80053c2:	2380      	movs	r3, #128	@ 0x80
 80053c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80053c6:	2318      	movs	r3, #24
 80053c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80053ca:	2300      	movs	r3, #0
 80053cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80053ce:	f04f 33ff 	mov.w	r3, #4294967295
 80053d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d045      	beq.n	8005466 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <osThreadNew+0x48>
        name = attr->name;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	699b      	ldr	r3, [r3, #24]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d008      	beq.n	800540e <osThreadNew+0x6e>
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	2b38      	cmp	r3, #56	@ 0x38
 8005400:	d805      	bhi.n	800540e <osThreadNew+0x6e>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <osThreadNew+0x72>
        return (NULL);
 800540e:	2300      	movs	r3, #0
 8005410:	e054      	b.n	80054bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	089b      	lsrs	r3, r3, #2
 8005420:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00e      	beq.n	8005448 <osThreadNew+0xa8>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	2b5b      	cmp	r3, #91	@ 0x5b
 8005430:	d90a      	bls.n	8005448 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005436:	2b00      	cmp	r3, #0
 8005438:	d006      	beq.n	8005448 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <osThreadNew+0xa8>
        mem = 1;
 8005442:	2301      	movs	r3, #1
 8005444:	61bb      	str	r3, [r7, #24]
 8005446:	e010      	b.n	800546a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10c      	bne.n	800546a <osThreadNew+0xca>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d108      	bne.n	800546a <osThreadNew+0xca>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d104      	bne.n	800546a <osThreadNew+0xca>
          mem = 0;
 8005460:	2300      	movs	r3, #0
 8005462:	61bb      	str	r3, [r7, #24]
 8005464:	e001      	b.n	800546a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005466:	2300      	movs	r3, #0
 8005468:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d110      	bne.n	8005492 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005478:	9202      	str	r2, [sp, #8]
 800547a:	9301      	str	r3, [sp, #4]
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	9300      	str	r3, [sp, #0]
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	6a3a      	ldr	r2, [r7, #32]
 8005484:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 fe12 	bl	80060b0 <xTaskCreateStatic>
 800548c:	4603      	mov	r3, r0
 800548e:	613b      	str	r3, [r7, #16]
 8005490:	e013      	b.n	80054ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d110      	bne.n	80054ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005498:	6a3b      	ldr	r3, [r7, #32]
 800549a:	b29a      	uxth	r2, r3
 800549c:	f107 0310 	add.w	r3, r7, #16
 80054a0:	9301      	str	r3, [sp, #4]
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f000 fe60 	bl	8006170 <xTaskCreate>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d001      	beq.n	80054ba <osThreadNew+0x11a>
            hTask = NULL;
 80054b6:	2300      	movs	r3, #0
 80054b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80054ba:	693b      	ldr	r3, [r7, #16]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3728      	adds	r7, #40	@ 0x28
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054cc:	f3ef 8305 	mrs	r3, IPSR
 80054d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80054d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d003      	beq.n	80054e0 <osDelay+0x1c>
    stat = osErrorISR;
 80054d8:	f06f 0305 	mvn.w	r3, #5
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	e007      	b.n	80054f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d002      	beq.n	80054f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 ff86 	bl	80063fc <vTaskDelay>
    }
  }

  return (stat);
 80054f0:	68fb      	ldr	r3, [r7, #12]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
	...

080054fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	4a06      	ldr	r2, [pc, #24]	@ (8005524 <vApplicationGetIdleTaskMemory+0x28>)
 800550c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	4a05      	ldr	r2, [pc, #20]	@ (8005528 <vApplicationGetIdleTaskMemory+0x2c>)
 8005512:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2280      	movs	r2, #128	@ 0x80
 8005518:	601a      	str	r2, [r3, #0]
}
 800551a:	bf00      	nop
 800551c:	3714      	adds	r7, #20
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr
 8005524:	200006a0 	.word	0x200006a0
 8005528:	200006fc 	.word	0x200006fc

0800552c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800552c:	b480      	push	{r7}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4a07      	ldr	r2, [pc, #28]	@ (8005558 <vApplicationGetTimerTaskMemory+0x2c>)
 800553c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	4a06      	ldr	r2, [pc, #24]	@ (800555c <vApplicationGetTimerTaskMemory+0x30>)
 8005542:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800554a:	601a      	str	r2, [r3, #0]
}
 800554c:	bf00      	nop
 800554e:	3714      	adds	r7, #20
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	200008fc 	.word	0x200008fc
 800555c:	20000958 	.word	0x20000958

08005560 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f103 0208 	add.w	r2, r3, #8
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f04f 32ff 	mov.w	r2, #4294967295
 8005578:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f103 0208 	add.w	r2, r3, #8
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f103 0208 	add.w	r2, r3, #8
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	bc80      	pop	{r7}
 800559c:	4770      	bx	lr

0800559e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800559e:	b480      	push	{r7}
 80055a0:	b083      	sub	sp, #12
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bc80      	pop	{r7}
 80055b4:	4770      	bx	lr

080055b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055b6:	b480      	push	{r7}
 80055b8:	b085      	sub	sp, #20
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
 80055be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	1c5a      	adds	r2, r3, #1
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	601a      	str	r2, [r3, #0]
}
 80055f2:	bf00      	nop
 80055f4:	3714      	adds	r7, #20
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bc80      	pop	{r7}
 80055fa:	4770      	bx	lr

080055fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005612:	d103      	bne.n	800561c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	e00c      	b.n	8005636 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	3308      	adds	r3, #8
 8005620:	60fb      	str	r3, [r7, #12]
 8005622:	e002      	b.n	800562a <vListInsert+0x2e>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	429a      	cmp	r2, r3
 8005634:	d2f6      	bcs.n	8005624 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	683a      	ldr	r2, [r7, #0]
 8005644:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	1c5a      	adds	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	601a      	str	r2, [r3, #0]
}
 8005662:	bf00      	nop
 8005664:	3714      	adds	r7, #20
 8005666:	46bd      	mov	sp, r7
 8005668:	bc80      	pop	{r7}
 800566a:	4770      	bx	lr

0800566c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	6892      	ldr	r2, [r2, #8]
 8005682:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	6852      	ldr	r2, [r2, #4]
 800568c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	429a      	cmp	r2, r3
 8005696:	d103      	bne.n	80056a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689a      	ldr	r2, [r3, #8]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	1e5a      	subs	r2, r3, #1
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3714      	adds	r7, #20
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bc80      	pop	{r7}
 80056bc:	4770      	bx	lr
	...

080056c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d10b      	bne.n	80056ec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80056d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d8:	f383 8811 	msr	BASEPRI, r3
 80056dc:	f3bf 8f6f 	isb	sy
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80056e6:	bf00      	nop
 80056e8:	bf00      	nop
 80056ea:	e7fd      	b.n	80056e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80056ec:	f002 f836 	bl	800775c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f8:	68f9      	ldr	r1, [r7, #12]
 80056fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056fc:	fb01 f303 	mul.w	r3, r1, r3
 8005700:	441a      	add	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800571c:	3b01      	subs	r3, #1
 800571e:	68f9      	ldr	r1, [r7, #12]
 8005720:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005722:	fb01 f303 	mul.w	r3, r1, r3
 8005726:	441a      	add	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	22ff      	movs	r2, #255	@ 0xff
 8005730:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	22ff      	movs	r2, #255	@ 0xff
 8005738:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d114      	bne.n	800576c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d01a      	beq.n	8005780 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	3310      	adds	r3, #16
 800574e:	4618      	mov	r0, r3
 8005750:	f001 f916 	bl	8006980 <xTaskRemoveFromEventList>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d012      	beq.n	8005780 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800575a:	4b0d      	ldr	r3, [pc, #52]	@ (8005790 <xQueueGenericReset+0xd0>)
 800575c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	f3bf 8f4f 	dsb	sy
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	e009      	b.n	8005780 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	3310      	adds	r3, #16
 8005770:	4618      	mov	r0, r3
 8005772:	f7ff fef5 	bl	8005560 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	3324      	adds	r3, #36	@ 0x24
 800577a:	4618      	mov	r0, r3
 800577c:	f7ff fef0 	bl	8005560 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005780:	f002 f81c 	bl	80077bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005784:	2301      	movs	r3, #1
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	e000ed04 	.word	0xe000ed04

08005794 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005794:	b580      	push	{r7, lr}
 8005796:	b08e      	sub	sp, #56	@ 0x38
 8005798:	af02      	add	r7, sp, #8
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
 80057a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10b      	bne.n	80057c0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80057a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ac:	f383 8811 	msr	BASEPRI, r3
 80057b0:	f3bf 8f6f 	isb	sy
 80057b4:	f3bf 8f4f 	dsb	sy
 80057b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80057ba:	bf00      	nop
 80057bc:	bf00      	nop
 80057be:	e7fd      	b.n	80057bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10b      	bne.n	80057de <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80057c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80057d8:	bf00      	nop
 80057da:	bf00      	nop
 80057dc:	e7fd      	b.n	80057da <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <xQueueGenericCreateStatic+0x56>
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d001      	beq.n	80057ee <xQueueGenericCreateStatic+0x5a>
 80057ea:	2301      	movs	r3, #1
 80057ec:	e000      	b.n	80057f0 <xQueueGenericCreateStatic+0x5c>
 80057ee:	2300      	movs	r3, #0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10b      	bne.n	800580c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80057f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f8:	f383 8811 	msr	BASEPRI, r3
 80057fc:	f3bf 8f6f 	isb	sy
 8005800:	f3bf 8f4f 	dsb	sy
 8005804:	623b      	str	r3, [r7, #32]
}
 8005806:	bf00      	nop
 8005808:	bf00      	nop
 800580a:	e7fd      	b.n	8005808 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d102      	bne.n	8005818 <xQueueGenericCreateStatic+0x84>
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d101      	bne.n	800581c <xQueueGenericCreateStatic+0x88>
 8005818:	2301      	movs	r3, #1
 800581a:	e000      	b.n	800581e <xQueueGenericCreateStatic+0x8a>
 800581c:	2300      	movs	r3, #0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10b      	bne.n	800583a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	61fb      	str	r3, [r7, #28]
}
 8005834:	bf00      	nop
 8005836:	bf00      	nop
 8005838:	e7fd      	b.n	8005836 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800583a:	2350      	movs	r3, #80	@ 0x50
 800583c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	2b50      	cmp	r3, #80	@ 0x50
 8005842:	d00b      	beq.n	800585c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005848:	f383 8811 	msr	BASEPRI, r3
 800584c:	f3bf 8f6f 	isb	sy
 8005850:	f3bf 8f4f 	dsb	sy
 8005854:	61bb      	str	r3, [r7, #24]
}
 8005856:	bf00      	nop
 8005858:	bf00      	nop
 800585a:	e7fd      	b.n	8005858 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800585c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00d      	beq.n	8005884 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005870:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	4613      	mov	r3, r2
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	68b9      	ldr	r1, [r7, #8]
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f000 f805 	bl	800588e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005886:	4618      	mov	r0, r3
 8005888:	3730      	adds	r7, #48	@ 0x30
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b084      	sub	sp, #16
 8005892:	af00      	add	r7, sp, #0
 8005894:	60f8      	str	r0, [r7, #12]
 8005896:	60b9      	str	r1, [r7, #8]
 8005898:	607a      	str	r2, [r7, #4]
 800589a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d103      	bne.n	80058aa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	e002      	b.n	80058b0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	68ba      	ldr	r2, [r7, #8]
 80058ba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80058bc:	2101      	movs	r1, #1
 80058be:	69b8      	ldr	r0, [r7, #24]
 80058c0:	f7ff fefe 	bl	80056c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	78fa      	ldrb	r2, [r7, #3]
 80058c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80058cc:	bf00      	nop
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b08e      	sub	sp, #56	@ 0x38
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80058e2:	2300      	movs	r3, #0
 80058e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80058ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d10b      	bne.n	8005908 <xQueueGenericSend+0x34>
	__asm volatile
 80058f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f4:	f383 8811 	msr	BASEPRI, r3
 80058f8:	f3bf 8f6f 	isb	sy
 80058fc:	f3bf 8f4f 	dsb	sy
 8005900:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005902:	bf00      	nop
 8005904:	bf00      	nop
 8005906:	e7fd      	b.n	8005904 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d103      	bne.n	8005916 <xQueueGenericSend+0x42>
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <xQueueGenericSend+0x46>
 8005916:	2301      	movs	r3, #1
 8005918:	e000      	b.n	800591c <xQueueGenericSend+0x48>
 800591a:	2300      	movs	r3, #0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10b      	bne.n	8005938 <xQueueGenericSend+0x64>
	__asm volatile
 8005920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005924:	f383 8811 	msr	BASEPRI, r3
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	f3bf 8f4f 	dsb	sy
 8005930:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005932:	bf00      	nop
 8005934:	bf00      	nop
 8005936:	e7fd      	b.n	8005934 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b02      	cmp	r3, #2
 800593c:	d103      	bne.n	8005946 <xQueueGenericSend+0x72>
 800593e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005942:	2b01      	cmp	r3, #1
 8005944:	d101      	bne.n	800594a <xQueueGenericSend+0x76>
 8005946:	2301      	movs	r3, #1
 8005948:	e000      	b.n	800594c <xQueueGenericSend+0x78>
 800594a:	2300      	movs	r3, #0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d10b      	bne.n	8005968 <xQueueGenericSend+0x94>
	__asm volatile
 8005950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005954:	f383 8811 	msr	BASEPRI, r3
 8005958:	f3bf 8f6f 	isb	sy
 800595c:	f3bf 8f4f 	dsb	sy
 8005960:	623b      	str	r3, [r7, #32]
}
 8005962:	bf00      	nop
 8005964:	bf00      	nop
 8005966:	e7fd      	b.n	8005964 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005968:	f001 f9ca 	bl	8006d00 <xTaskGetSchedulerState>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d102      	bne.n	8005978 <xQueueGenericSend+0xa4>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <xQueueGenericSend+0xa8>
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <xQueueGenericSend+0xaa>
 800597c:	2300      	movs	r3, #0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10b      	bne.n	800599a <xQueueGenericSend+0xc6>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	61fb      	str	r3, [r7, #28]
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	e7fd      	b.n	8005996 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800599a:	f001 fedf 	bl	800775c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d302      	bcc.n	80059b0 <xQueueGenericSend+0xdc>
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d129      	bne.n	8005a04 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80059b0:	683a      	ldr	r2, [r7, #0]
 80059b2:	68b9      	ldr	r1, [r7, #8]
 80059b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80059b6:	f000 fa0f 	bl	8005dd8 <prvCopyDataToQueue>
 80059ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d010      	beq.n	80059e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	3324      	adds	r3, #36	@ 0x24
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 ffd9 	bl	8006980 <xTaskRemoveFromEventList>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d013      	beq.n	80059fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80059d4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ad4 <xQueueGenericSend+0x200>)
 80059d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059da:	601a      	str	r2, [r3, #0]
 80059dc:	f3bf 8f4f 	dsb	sy
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	e00a      	b.n	80059fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80059e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d007      	beq.n	80059fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80059ec:	4b39      	ldr	r3, [pc, #228]	@ (8005ad4 <xQueueGenericSend+0x200>)
 80059ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80059fc:	f001 fede 	bl	80077bc <vPortExitCritical>
				return pdPASS;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e063      	b.n	8005acc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d103      	bne.n	8005a12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a0a:	f001 fed7 	bl	80077bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	e05c      	b.n	8005acc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d106      	bne.n	8005a26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a18:	f107 0314 	add.w	r3, r7, #20
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f001 f813 	bl	8006a48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a22:	2301      	movs	r3, #1
 8005a24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a26:	f001 fec9 	bl	80077bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a2a:	f000 fd85 	bl	8006538 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a2e:	f001 fe95 	bl	800775c <vPortEnterCritical>
 8005a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a38:	b25b      	sxtb	r3, r3
 8005a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3e:	d103      	bne.n	8005a48 <xQueueGenericSend+0x174>
 8005a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a4e:	b25b      	sxtb	r3, r3
 8005a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a54:	d103      	bne.n	8005a5e <xQueueGenericSend+0x18a>
 8005a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a5e:	f001 fead 	bl	80077bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a62:	1d3a      	adds	r2, r7, #4
 8005a64:	f107 0314 	add.w	r3, r7, #20
 8005a68:	4611      	mov	r1, r2
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f001 f802 	bl	8006a74 <xTaskCheckForTimeOut>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d124      	bne.n	8005ac0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005a76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a78:	f000 faa6 	bl	8005fc8 <prvIsQueueFull>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d018      	beq.n	8005ab4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a84:	3310      	adds	r3, #16
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	4611      	mov	r1, r2
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 ff26 	bl	80068dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005a90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a92:	f000 fa31 	bl	8005ef8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005a96:	f000 fd5d 	bl	8006554 <xTaskResumeAll>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f47f af7c 	bne.w	800599a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad4 <xQueueGenericSend+0x200>)
 8005aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	f3bf 8f6f 	isb	sy
 8005ab2:	e772      	b.n	800599a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005ab4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ab6:	f000 fa1f 	bl	8005ef8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005aba:	f000 fd4b 	bl	8006554 <xTaskResumeAll>
 8005abe:	e76c      	b.n	800599a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005ac0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ac2:	f000 fa19 	bl	8005ef8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ac6:	f000 fd45 	bl	8006554 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005aca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3738      	adds	r7, #56	@ 0x38
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	e000ed04 	.word	0xe000ed04

08005ad8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b090      	sub	sp, #64	@ 0x40
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
 8005ae4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10b      	bne.n	8005b08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b02:	bf00      	nop
 8005b04:	bf00      	nop
 8005b06:	e7fd      	b.n	8005b04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d103      	bne.n	8005b16 <xQueueGenericSendFromISR+0x3e>
 8005b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <xQueueGenericSendFromISR+0x42>
 8005b16:	2301      	movs	r3, #1
 8005b18:	e000      	b.n	8005b1c <xQueueGenericSendFromISR+0x44>
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10b      	bne.n	8005b38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b32:	bf00      	nop
 8005b34:	bf00      	nop
 8005b36:	e7fd      	b.n	8005b34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d103      	bne.n	8005b46 <xQueueGenericSendFromISR+0x6e>
 8005b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d101      	bne.n	8005b4a <xQueueGenericSendFromISR+0x72>
 8005b46:	2301      	movs	r3, #1
 8005b48:	e000      	b.n	8005b4c <xQueueGenericSendFromISR+0x74>
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d10b      	bne.n	8005b68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b54:	f383 8811 	msr	BASEPRI, r3
 8005b58:	f3bf 8f6f 	isb	sy
 8005b5c:	f3bf 8f4f 	dsb	sy
 8005b60:	623b      	str	r3, [r7, #32]
}
 8005b62:	bf00      	nop
 8005b64:	bf00      	nop
 8005b66:	e7fd      	b.n	8005b64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b68:	f001 feba 	bl	80078e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005b6c:	f3ef 8211 	mrs	r2, BASEPRI
 8005b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b74:	f383 8811 	msr	BASEPRI, r3
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	f3bf 8f4f 	dsb	sy
 8005b80:	61fa      	str	r2, [r7, #28]
 8005b82:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005b84:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b86:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d302      	bcc.n	8005b9a <xQueueGenericSendFromISR+0xc2>
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d12f      	bne.n	8005bfa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ba0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	68b9      	ldr	r1, [r7, #8]
 8005bae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005bb0:	f000 f912 	bl	8005dd8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005bb4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbc:	d112      	bne.n	8005be4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d016      	beq.n	8005bf4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc8:	3324      	adds	r3, #36	@ 0x24
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 fed8 	bl	8006980 <xTaskRemoveFromEventList>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00e      	beq.n	8005bf4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00b      	beq.n	8005bf4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	e007      	b.n	8005bf4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005be4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005be8:	3301      	adds	r3, #1
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	b25a      	sxtb	r2, r3
 8005bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005bf8:	e001      	b.n	8005bfe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c00:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005c0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3740      	adds	r7, #64	@ 0x40
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b08c      	sub	sp, #48	@ 0x30
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005c20:	2300      	movs	r3, #0
 8005c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10b      	bne.n	8005c46 <xQueueReceive+0x32>
	__asm volatile
 8005c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	623b      	str	r3, [r7, #32]
}
 8005c40:	bf00      	nop
 8005c42:	bf00      	nop
 8005c44:	e7fd      	b.n	8005c42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d103      	bne.n	8005c54 <xQueueReceive+0x40>
 8005c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <xQueueReceive+0x44>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e000      	b.n	8005c5a <xQueueReceive+0x46>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10b      	bne.n	8005c76 <xQueueReceive+0x62>
	__asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	61fb      	str	r3, [r7, #28]
}
 8005c70:	bf00      	nop
 8005c72:	bf00      	nop
 8005c74:	e7fd      	b.n	8005c72 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c76:	f001 f843 	bl	8006d00 <xTaskGetSchedulerState>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d102      	bne.n	8005c86 <xQueueReceive+0x72>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d101      	bne.n	8005c8a <xQueueReceive+0x76>
 8005c86:	2301      	movs	r3, #1
 8005c88:	e000      	b.n	8005c8c <xQueueReceive+0x78>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d10b      	bne.n	8005ca8 <xQueueReceive+0x94>
	__asm volatile
 8005c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c94:	f383 8811 	msr	BASEPRI, r3
 8005c98:	f3bf 8f6f 	isb	sy
 8005c9c:	f3bf 8f4f 	dsb	sy
 8005ca0:	61bb      	str	r3, [r7, #24]
}
 8005ca2:	bf00      	nop
 8005ca4:	bf00      	nop
 8005ca6:	e7fd      	b.n	8005ca4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ca8:	f001 fd58 	bl	800775c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d01f      	beq.n	8005cf8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005cb8:	68b9      	ldr	r1, [r7, #8]
 8005cba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cbc:	f000 f8f6 	bl	8005eac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc2:	1e5a      	subs	r2, r3, #1
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00f      	beq.n	8005cf0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd2:	3310      	adds	r3, #16
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 fe53 	bl	8006980 <xTaskRemoveFromEventList>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d007      	beq.n	8005cf0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005ce0:	4b3c      	ldr	r3, [pc, #240]	@ (8005dd4 <xQueueReceive+0x1c0>)
 8005ce2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	f3bf 8f4f 	dsb	sy
 8005cec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005cf0:	f001 fd64 	bl	80077bc <vPortExitCritical>
				return pdPASS;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e069      	b.n	8005dcc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d103      	bne.n	8005d06 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cfe:	f001 fd5d 	bl	80077bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005d02:	2300      	movs	r3, #0
 8005d04:	e062      	b.n	8005dcc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d106      	bne.n	8005d1a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d0c:	f107 0310 	add.w	r3, r7, #16
 8005d10:	4618      	mov	r0, r3
 8005d12:	f000 fe99 	bl	8006a48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d16:	2301      	movs	r3, #1
 8005d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d1a:	f001 fd4f 	bl	80077bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d1e:	f000 fc0b 	bl	8006538 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d22:	f001 fd1b 	bl	800775c <vPortEnterCritical>
 8005d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d2c:	b25b      	sxtb	r3, r3
 8005d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d32:	d103      	bne.n	8005d3c <xQueueReceive+0x128>
 8005d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d42:	b25b      	sxtb	r3, r3
 8005d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d48:	d103      	bne.n	8005d52 <xQueueReceive+0x13e>
 8005d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d52:	f001 fd33 	bl	80077bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d56:	1d3a      	adds	r2, r7, #4
 8005d58:	f107 0310 	add.w	r3, r7, #16
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f000 fe88 	bl	8006a74 <xTaskCheckForTimeOut>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d123      	bne.n	8005db2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d6c:	f000 f916 	bl	8005f9c <prvIsQueueEmpty>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d017      	beq.n	8005da6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d78:	3324      	adds	r3, #36	@ 0x24
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	4611      	mov	r1, r2
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 fdac 	bl	80068dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005d84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d86:	f000 f8b7 	bl	8005ef8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005d8a:	f000 fbe3 	bl	8006554 <xTaskResumeAll>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d189      	bne.n	8005ca8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005d94:	4b0f      	ldr	r3, [pc, #60]	@ (8005dd4 <xQueueReceive+0x1c0>)
 8005d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d9a:	601a      	str	r2, [r3, #0]
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	f3bf 8f6f 	isb	sy
 8005da4:	e780      	b.n	8005ca8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005da6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005da8:	f000 f8a6 	bl	8005ef8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005dac:	f000 fbd2 	bl	8006554 <xTaskResumeAll>
 8005db0:	e77a      	b.n	8005ca8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005db2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005db4:	f000 f8a0 	bl	8005ef8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005db8:	f000 fbcc 	bl	8006554 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005dbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005dbe:	f000 f8ed 	bl	8005f9c <prvIsQueueEmpty>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f43f af6f 	beq.w	8005ca8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005dca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3730      	adds	r7, #48	@ 0x30
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	e000ed04 	.word	0xe000ed04

08005dd8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005de4:	2300      	movs	r3, #0
 8005de6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d10d      	bne.n	8005e12 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d14d      	bne.n	8005e9a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	4618      	mov	r0, r3
 8005e04:	f000 ff9a 	bl	8006d3c <xTaskPriorityDisinherit>
 8005e08:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	609a      	str	r2, [r3, #8]
 8005e10:	e043      	b.n	8005e9a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d119      	bne.n	8005e4c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6858      	ldr	r0, [r3, #4]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e20:	461a      	mov	r2, r3
 8005e22:	68b9      	ldr	r1, [r7, #8]
 8005e24:	f001 ffba 	bl	8007d9c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e30:	441a      	add	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d32b      	bcc.n	8005e9a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	605a      	str	r2, [r3, #4]
 8005e4a:	e026      	b.n	8005e9a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	68d8      	ldr	r0, [r3, #12]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e54:	461a      	mov	r2, r3
 8005e56:	68b9      	ldr	r1, [r7, #8]
 8005e58:	f001 ffa0 	bl	8007d9c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	68da      	ldr	r2, [r3, #12]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e64:	425b      	negs	r3, r3
 8005e66:	441a      	add	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	68da      	ldr	r2, [r3, #12]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d207      	bcs.n	8005e88 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	689a      	ldr	r2, [r3, #8]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e80:	425b      	negs	r3, r3
 8005e82:	441a      	add	r2, r3
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d105      	bne.n	8005e9a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d002      	beq.n	8005e9a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	3b01      	subs	r3, #1
 8005e98:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	1c5a      	adds	r2, r3, #1
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005ea2:	697b      	ldr	r3, [r7, #20]
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3718      	adds	r7, #24
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d018      	beq.n	8005ef0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	68da      	ldr	r2, [r3, #12]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ec6:	441a      	add	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	68da      	ldr	r2, [r3, #12]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d303      	bcc.n	8005ee0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68d9      	ldr	r1, [r3, #12]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee8:	461a      	mov	r2, r3
 8005eea:	6838      	ldr	r0, [r7, #0]
 8005eec:	f001 ff56 	bl	8007d9c <memcpy>
	}
}
 8005ef0:	bf00      	nop
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f00:	f001 fc2c 	bl	800775c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f0c:	e011      	b.n	8005f32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d012      	beq.n	8005f3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	3324      	adds	r3, #36	@ 0x24
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 fd30 	bl	8006980 <xTaskRemoveFromEventList>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d001      	beq.n	8005f2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005f26:	f000 fe09 	bl	8006b3c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005f2a:	7bfb      	ldrb	r3, [r7, #15]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	dce9      	bgt.n	8005f0e <prvUnlockQueue+0x16>
 8005f3a:	e000      	b.n	8005f3e <prvUnlockQueue+0x46>
					break;
 8005f3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	22ff      	movs	r2, #255	@ 0xff
 8005f42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005f46:	f001 fc39 	bl	80077bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f4a:	f001 fc07 	bl	800775c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f56:	e011      	b.n	8005f7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d012      	beq.n	8005f86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3310      	adds	r3, #16
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 fd0b 	bl	8006980 <xTaskRemoveFromEventList>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d001      	beq.n	8005f74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005f70:	f000 fde4 	bl	8006b3c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005f74:	7bbb      	ldrb	r3, [r7, #14]
 8005f76:	3b01      	subs	r3, #1
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	dce9      	bgt.n	8005f58 <prvUnlockQueue+0x60>
 8005f84:	e000      	b.n	8005f88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005f86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	22ff      	movs	r2, #255	@ 0xff
 8005f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005f90:	f001 fc14 	bl	80077bc <vPortExitCritical>
}
 8005f94:	bf00      	nop
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fa4:	f001 fbda 	bl	800775c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d102      	bne.n	8005fb6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	60fb      	str	r3, [r7, #12]
 8005fb4:	e001      	b.n	8005fba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fba:	f001 fbff 	bl	80077bc <vPortExitCritical>

	return xReturn;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fd0:	f001 fbc4 	bl	800775c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d102      	bne.n	8005fe6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	60fb      	str	r3, [r7, #12]
 8005fe4:	e001      	b.n	8005fea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fea:	f001 fbe7 	bl	80077bc <vPortExitCritical>

	return xReturn;
 8005fee:	68fb      	ldr	r3, [r7, #12]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006002:	2300      	movs	r3, #0
 8006004:	60fb      	str	r3, [r7, #12]
 8006006:	e014      	b.n	8006032 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006008:	4a0e      	ldr	r2, [pc, #56]	@ (8006044 <vQueueAddToRegistry+0x4c>)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10b      	bne.n	800602c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006014:	490b      	ldr	r1, [pc, #44]	@ (8006044 <vQueueAddToRegistry+0x4c>)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	683a      	ldr	r2, [r7, #0]
 800601a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800601e:	4a09      	ldr	r2, [pc, #36]	@ (8006044 <vQueueAddToRegistry+0x4c>)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	00db      	lsls	r3, r3, #3
 8006024:	4413      	add	r3, r2
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800602a:	e006      	b.n	800603a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	3301      	adds	r3, #1
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2b07      	cmp	r3, #7
 8006036:	d9e7      	bls.n	8006008 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	bc80      	pop	{r7}
 8006042:	4770      	bx	lr
 8006044:	20000d58 	.word	0x20000d58

08006048 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006058:	f001 fb80 	bl	800775c <vPortEnterCritical>
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006062:	b25b      	sxtb	r3, r3
 8006064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006068:	d103      	bne.n	8006072 <vQueueWaitForMessageRestricted+0x2a>
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006078:	b25b      	sxtb	r3, r3
 800607a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607e:	d103      	bne.n	8006088 <vQueueWaitForMessageRestricted+0x40>
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006088:	f001 fb98 	bl	80077bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006090:	2b00      	cmp	r3, #0
 8006092:	d106      	bne.n	80060a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	3324      	adds	r3, #36	@ 0x24
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	68b9      	ldr	r1, [r7, #8]
 800609c:	4618      	mov	r0, r3
 800609e:	f000 fc43 	bl	8006928 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80060a2:	6978      	ldr	r0, [r7, #20]
 80060a4:	f7ff ff28 	bl	8005ef8 <prvUnlockQueue>
	}
 80060a8:	bf00      	nop
 80060aa:	3718      	adds	r7, #24
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08e      	sub	sp, #56	@ 0x38
 80060b4:	af04      	add	r7, sp, #16
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
 80060bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80060be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d10b      	bne.n	80060dc <xTaskCreateStatic+0x2c>
	__asm volatile
 80060c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c8:	f383 8811 	msr	BASEPRI, r3
 80060cc:	f3bf 8f6f 	isb	sy
 80060d0:	f3bf 8f4f 	dsb	sy
 80060d4:	623b      	str	r3, [r7, #32]
}
 80060d6:	bf00      	nop
 80060d8:	bf00      	nop
 80060da:	e7fd      	b.n	80060d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80060dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <xTaskCreateStatic+0x4a>
	__asm volatile
 80060e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	61fb      	str	r3, [r7, #28]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80060fa:	235c      	movs	r3, #92	@ 0x5c
 80060fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	2b5c      	cmp	r3, #92	@ 0x5c
 8006102:	d00b      	beq.n	800611c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	61bb      	str	r3, [r7, #24]
}
 8006116:	bf00      	nop
 8006118:	bf00      	nop
 800611a:	e7fd      	b.n	8006118 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800611c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800611e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006120:	2b00      	cmp	r3, #0
 8006122:	d01e      	beq.n	8006162 <xTaskCreateStatic+0xb2>
 8006124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006126:	2b00      	cmp	r3, #0
 8006128:	d01b      	beq.n	8006162 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800612a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800612c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800612e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006132:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006136:	2202      	movs	r2, #2
 8006138:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800613c:	2300      	movs	r3, #0
 800613e:	9303      	str	r3, [sp, #12]
 8006140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006142:	9302      	str	r3, [sp, #8]
 8006144:	f107 0314 	add.w	r3, r7, #20
 8006148:	9301      	str	r3, [sp, #4]
 800614a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	68b9      	ldr	r1, [r7, #8]
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 f850 	bl	80061fa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800615a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800615c:	f000 f8de 	bl	800631c <prvAddNewTaskToReadyList>
 8006160:	e001      	b.n	8006166 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006166:	697b      	ldr	r3, [r7, #20]
	}
 8006168:	4618      	mov	r0, r3
 800616a:	3728      	adds	r7, #40	@ 0x28
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006170:	b580      	push	{r7, lr}
 8006172:	b08c      	sub	sp, #48	@ 0x30
 8006174:	af04      	add	r7, sp, #16
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	603b      	str	r3, [r7, #0]
 800617c:	4613      	mov	r3, r2
 800617e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006180:	88fb      	ldrh	r3, [r7, #6]
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4618      	mov	r0, r3
 8006186:	f001 fbeb 	bl	8007960 <pvPortMalloc>
 800618a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00e      	beq.n	80061b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006192:	205c      	movs	r0, #92	@ 0x5c
 8006194:	f001 fbe4 	bl	8007960 <pvPortMalloc>
 8006198:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d003      	beq.n	80061a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80061a6:	e005      	b.n	80061b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80061a8:	6978      	ldr	r0, [r7, #20]
 80061aa:	f001 fca7 	bl	8007afc <vPortFree>
 80061ae:	e001      	b.n	80061b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80061b0:	2300      	movs	r3, #0
 80061b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d017      	beq.n	80061ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80061c2:	88fa      	ldrh	r2, [r7, #6]
 80061c4:	2300      	movs	r3, #0
 80061c6:	9303      	str	r3, [sp, #12]
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	9302      	str	r3, [sp, #8]
 80061cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ce:	9301      	str	r3, [sp, #4]
 80061d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	68b9      	ldr	r1, [r7, #8]
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	f000 f80e 	bl	80061fa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80061de:	69f8      	ldr	r0, [r7, #28]
 80061e0:	f000 f89c 	bl	800631c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80061e4:	2301      	movs	r3, #1
 80061e6:	61bb      	str	r3, [r7, #24]
 80061e8:	e002      	b.n	80061f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80061ea:	f04f 33ff 	mov.w	r3, #4294967295
 80061ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80061f0:	69bb      	ldr	r3, [r7, #24]
	}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3720      	adds	r7, #32
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b088      	sub	sp, #32
 80061fe:	af00      	add	r7, sp, #0
 8006200:	60f8      	str	r0, [r7, #12]
 8006202:	60b9      	str	r1, [r7, #8]
 8006204:	607a      	str	r2, [r7, #4]
 8006206:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	461a      	mov	r2, r3
 8006212:	21a5      	movs	r1, #165	@ 0xa5
 8006214:	f001 fd90 	bl	8007d38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006222:	3b01      	subs	r3, #1
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	4413      	add	r3, r2
 8006228:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	f023 0307 	bic.w	r3, r3, #7
 8006230:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00b      	beq.n	8006254 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800623c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006240:	f383 8811 	msr	BASEPRI, r3
 8006244:	f3bf 8f6f 	isb	sy
 8006248:	f3bf 8f4f 	dsb	sy
 800624c:	617b      	str	r3, [r7, #20]
}
 800624e:	bf00      	nop
 8006250:	bf00      	nop
 8006252:	e7fd      	b.n	8006250 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d01f      	beq.n	800629a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800625a:	2300      	movs	r3, #0
 800625c:	61fb      	str	r3, [r7, #28]
 800625e:	e012      	b.n	8006286 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	4413      	add	r3, r2
 8006266:	7819      	ldrb	r1, [r3, #0]
 8006268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	4413      	add	r3, r2
 800626e:	3334      	adds	r3, #52	@ 0x34
 8006270:	460a      	mov	r2, r1
 8006272:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	4413      	add	r3, r2
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d006      	beq.n	800628e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	3301      	adds	r3, #1
 8006284:	61fb      	str	r3, [r7, #28]
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	2b0f      	cmp	r3, #15
 800628a:	d9e9      	bls.n	8006260 <prvInitialiseNewTask+0x66>
 800628c:	e000      	b.n	8006290 <prvInitialiseNewTask+0x96>
			{
				break;
 800628e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006292:	2200      	movs	r2, #0
 8006294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006298:	e003      	b.n	80062a2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800629a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80062a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a4:	2b37      	cmp	r3, #55	@ 0x37
 80062a6:	d901      	bls.n	80062ac <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80062a8:	2337      	movs	r3, #55	@ 0x37
 80062aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80062ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80062b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062b6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80062b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ba:	2200      	movs	r2, #0
 80062bc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80062be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c0:	3304      	adds	r3, #4
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7ff f96b 	bl	800559e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80062c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ca:	3318      	adds	r3, #24
 80062cc:	4618      	mov	r0, r3
 80062ce:	f7ff f966 	bl	800559e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80062d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062da:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80062de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80062e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062e6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80062e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ea:	2200      	movs	r2, #0
 80062ec:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80062ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	68f9      	ldr	r1, [r7, #12]
 80062fa:	69b8      	ldr	r0, [r7, #24]
 80062fc:	f001 f93a 	bl	8007574 <pxPortInitialiseStack>
 8006300:	4602      	mov	r2, r0
 8006302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006304:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800630c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006310:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006312:	bf00      	nop
 8006314:	3720      	adds	r7, #32
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
	...

0800631c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006324:	f001 fa1a 	bl	800775c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006328:	4b2d      	ldr	r3, [pc, #180]	@ (80063e0 <prvAddNewTaskToReadyList+0xc4>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3301      	adds	r3, #1
 800632e:	4a2c      	ldr	r2, [pc, #176]	@ (80063e0 <prvAddNewTaskToReadyList+0xc4>)
 8006330:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006332:	4b2c      	ldr	r3, [pc, #176]	@ (80063e4 <prvAddNewTaskToReadyList+0xc8>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d109      	bne.n	800634e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800633a:	4a2a      	ldr	r2, [pc, #168]	@ (80063e4 <prvAddNewTaskToReadyList+0xc8>)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006340:	4b27      	ldr	r3, [pc, #156]	@ (80063e0 <prvAddNewTaskToReadyList+0xc4>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d110      	bne.n	800636a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006348:	f000 fc1c 	bl	8006b84 <prvInitialiseTaskLists>
 800634c:	e00d      	b.n	800636a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800634e:	4b26      	ldr	r3, [pc, #152]	@ (80063e8 <prvAddNewTaskToReadyList+0xcc>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d109      	bne.n	800636a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006356:	4b23      	ldr	r3, [pc, #140]	@ (80063e4 <prvAddNewTaskToReadyList+0xc8>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006360:	429a      	cmp	r2, r3
 8006362:	d802      	bhi.n	800636a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006364:	4a1f      	ldr	r2, [pc, #124]	@ (80063e4 <prvAddNewTaskToReadyList+0xc8>)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800636a:	4b20      	ldr	r3, [pc, #128]	@ (80063ec <prvAddNewTaskToReadyList+0xd0>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	3301      	adds	r3, #1
 8006370:	4a1e      	ldr	r2, [pc, #120]	@ (80063ec <prvAddNewTaskToReadyList+0xd0>)
 8006372:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006374:	4b1d      	ldr	r3, [pc, #116]	@ (80063ec <prvAddNewTaskToReadyList+0xd0>)
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006380:	4b1b      	ldr	r3, [pc, #108]	@ (80063f0 <prvAddNewTaskToReadyList+0xd4>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	429a      	cmp	r2, r3
 8006386:	d903      	bls.n	8006390 <prvAddNewTaskToReadyList+0x74>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800638c:	4a18      	ldr	r2, [pc, #96]	@ (80063f0 <prvAddNewTaskToReadyList+0xd4>)
 800638e:	6013      	str	r3, [r2, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006394:	4613      	mov	r3, r2
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	4a15      	ldr	r2, [pc, #84]	@ (80063f4 <prvAddNewTaskToReadyList+0xd8>)
 800639e:	441a      	add	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	3304      	adds	r3, #4
 80063a4:	4619      	mov	r1, r3
 80063a6:	4610      	mov	r0, r2
 80063a8:	f7ff f905 	bl	80055b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80063ac:	f001 fa06 	bl	80077bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80063b0:	4b0d      	ldr	r3, [pc, #52]	@ (80063e8 <prvAddNewTaskToReadyList+0xcc>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d00e      	beq.n	80063d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80063b8:	4b0a      	ldr	r3, [pc, #40]	@ (80063e4 <prvAddNewTaskToReadyList+0xc8>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d207      	bcs.n	80063d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80063c6:	4b0c      	ldr	r3, [pc, #48]	@ (80063f8 <prvAddNewTaskToReadyList+0xdc>)
 80063c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	f3bf 8f4f 	dsb	sy
 80063d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063d6:	bf00      	nop
 80063d8:	3708      	adds	r7, #8
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	2000126c 	.word	0x2000126c
 80063e4:	20000d98 	.word	0x20000d98
 80063e8:	20001278 	.word	0x20001278
 80063ec:	20001288 	.word	0x20001288
 80063f0:	20001274 	.word	0x20001274
 80063f4:	20000d9c 	.word	0x20000d9c
 80063f8:	e000ed04 	.word	0xe000ed04

080063fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006404:	2300      	movs	r3, #0
 8006406:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d018      	beq.n	8006440 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800640e:	4b14      	ldr	r3, [pc, #80]	@ (8006460 <vTaskDelay+0x64>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00b      	beq.n	800642e <vTaskDelay+0x32>
	__asm volatile
 8006416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641a:	f383 8811 	msr	BASEPRI, r3
 800641e:	f3bf 8f6f 	isb	sy
 8006422:	f3bf 8f4f 	dsb	sy
 8006426:	60bb      	str	r3, [r7, #8]
}
 8006428:	bf00      	nop
 800642a:	bf00      	nop
 800642c:	e7fd      	b.n	800642a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800642e:	f000 f883 	bl	8006538 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006432:	2100      	movs	r1, #0
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 fcf1 	bl	8006e1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800643a:	f000 f88b 	bl	8006554 <xTaskResumeAll>
 800643e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d107      	bne.n	8006456 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006446:	4b07      	ldr	r3, [pc, #28]	@ (8006464 <vTaskDelay+0x68>)
 8006448:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800644c:	601a      	str	r2, [r3, #0]
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006456:	bf00      	nop
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20001294 	.word	0x20001294
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b08a      	sub	sp, #40	@ 0x28
 800646c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800646e:	2300      	movs	r3, #0
 8006470:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006472:	2300      	movs	r3, #0
 8006474:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006476:	463a      	mov	r2, r7
 8006478:	1d39      	adds	r1, r7, #4
 800647a:	f107 0308 	add.w	r3, r7, #8
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff f83c 	bl	80054fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006484:	6839      	ldr	r1, [r7, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	9202      	str	r2, [sp, #8]
 800648c:	9301      	str	r3, [sp, #4]
 800648e:	2300      	movs	r3, #0
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	2300      	movs	r3, #0
 8006494:	460a      	mov	r2, r1
 8006496:	4922      	ldr	r1, [pc, #136]	@ (8006520 <vTaskStartScheduler+0xb8>)
 8006498:	4822      	ldr	r0, [pc, #136]	@ (8006524 <vTaskStartScheduler+0xbc>)
 800649a:	f7ff fe09 	bl	80060b0 <xTaskCreateStatic>
 800649e:	4603      	mov	r3, r0
 80064a0:	4a21      	ldr	r2, [pc, #132]	@ (8006528 <vTaskStartScheduler+0xc0>)
 80064a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80064a4:	4b20      	ldr	r3, [pc, #128]	@ (8006528 <vTaskStartScheduler+0xc0>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d002      	beq.n	80064b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80064ac:	2301      	movs	r3, #1
 80064ae:	617b      	str	r3, [r7, #20]
 80064b0:	e001      	b.n	80064b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80064b2:	2300      	movs	r3, #0
 80064b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d102      	bne.n	80064c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80064bc:	f000 fd02 	bl	8006ec4 <xTimerCreateTimerTask>
 80064c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d116      	bne.n	80064f6 <vTaskStartScheduler+0x8e>
	__asm volatile
 80064c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	613b      	str	r3, [r7, #16]
}
 80064da:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80064dc:	4b13      	ldr	r3, [pc, #76]	@ (800652c <vTaskStartScheduler+0xc4>)
 80064de:	f04f 32ff 	mov.w	r2, #4294967295
 80064e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80064e4:	4b12      	ldr	r3, [pc, #72]	@ (8006530 <vTaskStartScheduler+0xc8>)
 80064e6:	2201      	movs	r2, #1
 80064e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80064ea:	4b12      	ldr	r3, [pc, #72]	@ (8006534 <vTaskStartScheduler+0xcc>)
 80064ec:	2200      	movs	r2, #0
 80064ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80064f0:	f001 f8c2 	bl	8007678 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80064f4:	e00f      	b.n	8006516 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fc:	d10b      	bne.n	8006516 <vTaskStartScheduler+0xae>
	__asm volatile
 80064fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	60fb      	str	r3, [r7, #12]
}
 8006510:	bf00      	nop
 8006512:	bf00      	nop
 8006514:	e7fd      	b.n	8006512 <vTaskStartScheduler+0xaa>
}
 8006516:	bf00      	nop
 8006518:	3718      	adds	r7, #24
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	08008710 	.word	0x08008710
 8006524:	08006b55 	.word	0x08006b55
 8006528:	20001290 	.word	0x20001290
 800652c:	2000128c 	.word	0x2000128c
 8006530:	20001278 	.word	0x20001278
 8006534:	20001270 	.word	0x20001270

08006538 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800653c:	4b04      	ldr	r3, [pc, #16]	@ (8006550 <vTaskSuspendAll+0x18>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	3301      	adds	r3, #1
 8006542:	4a03      	ldr	r2, [pc, #12]	@ (8006550 <vTaskSuspendAll+0x18>)
 8006544:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006546:	bf00      	nop
 8006548:	46bd      	mov	sp, r7
 800654a:	bc80      	pop	{r7}
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	20001294 	.word	0x20001294

08006554 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800655a:	2300      	movs	r3, #0
 800655c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800655e:	2300      	movs	r3, #0
 8006560:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006562:	4b42      	ldr	r3, [pc, #264]	@ (800666c <xTaskResumeAll+0x118>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d10b      	bne.n	8006582 <xTaskResumeAll+0x2e>
	__asm volatile
 800656a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656e:	f383 8811 	msr	BASEPRI, r3
 8006572:	f3bf 8f6f 	isb	sy
 8006576:	f3bf 8f4f 	dsb	sy
 800657a:	603b      	str	r3, [r7, #0]
}
 800657c:	bf00      	nop
 800657e:	bf00      	nop
 8006580:	e7fd      	b.n	800657e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006582:	f001 f8eb 	bl	800775c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006586:	4b39      	ldr	r3, [pc, #228]	@ (800666c <xTaskResumeAll+0x118>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3b01      	subs	r3, #1
 800658c:	4a37      	ldr	r2, [pc, #220]	@ (800666c <xTaskResumeAll+0x118>)
 800658e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006590:	4b36      	ldr	r3, [pc, #216]	@ (800666c <xTaskResumeAll+0x118>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d162      	bne.n	800665e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006598:	4b35      	ldr	r3, [pc, #212]	@ (8006670 <xTaskResumeAll+0x11c>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d05e      	beq.n	800665e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80065a0:	e02f      	b.n	8006602 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065a2:	4b34      	ldr	r3, [pc, #208]	@ (8006674 <xTaskResumeAll+0x120>)
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	3318      	adds	r3, #24
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7ff f85c 	bl	800566c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	3304      	adds	r3, #4
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7ff f857 	bl	800566c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c2:	4b2d      	ldr	r3, [pc, #180]	@ (8006678 <xTaskResumeAll+0x124>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d903      	bls.n	80065d2 <xTaskResumeAll+0x7e>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ce:	4a2a      	ldr	r2, [pc, #168]	@ (8006678 <xTaskResumeAll+0x124>)
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d6:	4613      	mov	r3, r2
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	4a27      	ldr	r2, [pc, #156]	@ (800667c <xTaskResumeAll+0x128>)
 80065e0:	441a      	add	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	3304      	adds	r3, #4
 80065e6:	4619      	mov	r1, r3
 80065e8:	4610      	mov	r0, r2
 80065ea:	f7fe ffe4 	bl	80055b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f2:	4b23      	ldr	r3, [pc, #140]	@ (8006680 <xTaskResumeAll+0x12c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d302      	bcc.n	8006602 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80065fc:	4b21      	ldr	r3, [pc, #132]	@ (8006684 <xTaskResumeAll+0x130>)
 80065fe:	2201      	movs	r2, #1
 8006600:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006602:	4b1c      	ldr	r3, [pc, #112]	@ (8006674 <xTaskResumeAll+0x120>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d1cb      	bne.n	80065a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d001      	beq.n	8006614 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006610:	f000 fb56 	bl	8006cc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006614:	4b1c      	ldr	r3, [pc, #112]	@ (8006688 <xTaskResumeAll+0x134>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d010      	beq.n	8006642 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006620:	f000 f844 	bl	80066ac <xTaskIncrementTick>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d002      	beq.n	8006630 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800662a:	4b16      	ldr	r3, [pc, #88]	@ (8006684 <xTaskResumeAll+0x130>)
 800662c:	2201      	movs	r2, #1
 800662e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	3b01      	subs	r3, #1
 8006634:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1f1      	bne.n	8006620 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800663c:	4b12      	ldr	r3, [pc, #72]	@ (8006688 <xTaskResumeAll+0x134>)
 800663e:	2200      	movs	r2, #0
 8006640:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006642:	4b10      	ldr	r3, [pc, #64]	@ (8006684 <xTaskResumeAll+0x130>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d009      	beq.n	800665e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800664a:	2301      	movs	r3, #1
 800664c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800664e:	4b0f      	ldr	r3, [pc, #60]	@ (800668c <xTaskResumeAll+0x138>)
 8006650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800665e:	f001 f8ad 	bl	80077bc <vPortExitCritical>

	return xAlreadyYielded;
 8006662:	68bb      	ldr	r3, [r7, #8]
}
 8006664:	4618      	mov	r0, r3
 8006666:	3710      	adds	r7, #16
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	20001294 	.word	0x20001294
 8006670:	2000126c 	.word	0x2000126c
 8006674:	2000122c 	.word	0x2000122c
 8006678:	20001274 	.word	0x20001274
 800667c:	20000d9c 	.word	0x20000d9c
 8006680:	20000d98 	.word	0x20000d98
 8006684:	20001280 	.word	0x20001280
 8006688:	2000127c 	.word	0x2000127c
 800668c:	e000ed04 	.word	0xe000ed04

08006690 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006696:	4b04      	ldr	r3, [pc, #16]	@ (80066a8 <xTaskGetTickCount+0x18>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800669c:	687b      	ldr	r3, [r7, #4]
}
 800669e:	4618      	mov	r0, r3
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bc80      	pop	{r7}
 80066a6:	4770      	bx	lr
 80066a8:	20001270 	.word	0x20001270

080066ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80066b2:	2300      	movs	r3, #0
 80066b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066b6:	4b4f      	ldr	r3, [pc, #316]	@ (80067f4 <xTaskIncrementTick+0x148>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f040 8090 	bne.w	80067e0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80066c0:	4b4d      	ldr	r3, [pc, #308]	@ (80067f8 <xTaskIncrementTick+0x14c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	3301      	adds	r3, #1
 80066c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80066c8:	4a4b      	ldr	r2, [pc, #300]	@ (80067f8 <xTaskIncrementTick+0x14c>)
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d121      	bne.n	8006718 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80066d4:	4b49      	ldr	r3, [pc, #292]	@ (80067fc <xTaskIncrementTick+0x150>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00b      	beq.n	80066f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	603b      	str	r3, [r7, #0]
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	e7fd      	b.n	80066f2 <xTaskIncrementTick+0x46>
 80066f6:	4b41      	ldr	r3, [pc, #260]	@ (80067fc <xTaskIncrementTick+0x150>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60fb      	str	r3, [r7, #12]
 80066fc:	4b40      	ldr	r3, [pc, #256]	@ (8006800 <xTaskIncrementTick+0x154>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a3e      	ldr	r2, [pc, #248]	@ (80067fc <xTaskIncrementTick+0x150>)
 8006702:	6013      	str	r3, [r2, #0]
 8006704:	4a3e      	ldr	r2, [pc, #248]	@ (8006800 <xTaskIncrementTick+0x154>)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6013      	str	r3, [r2, #0]
 800670a:	4b3e      	ldr	r3, [pc, #248]	@ (8006804 <xTaskIncrementTick+0x158>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3301      	adds	r3, #1
 8006710:	4a3c      	ldr	r2, [pc, #240]	@ (8006804 <xTaskIncrementTick+0x158>)
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	f000 fad4 	bl	8006cc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006718:	4b3b      	ldr	r3, [pc, #236]	@ (8006808 <xTaskIncrementTick+0x15c>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	429a      	cmp	r2, r3
 8006720:	d349      	bcc.n	80067b6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006722:	4b36      	ldr	r3, [pc, #216]	@ (80067fc <xTaskIncrementTick+0x150>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d104      	bne.n	8006736 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800672c:	4b36      	ldr	r3, [pc, #216]	@ (8006808 <xTaskIncrementTick+0x15c>)
 800672e:	f04f 32ff 	mov.w	r2, #4294967295
 8006732:	601a      	str	r2, [r3, #0]
					break;
 8006734:	e03f      	b.n	80067b6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006736:	4b31      	ldr	r3, [pc, #196]	@ (80067fc <xTaskIncrementTick+0x150>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006746:	693a      	ldr	r2, [r7, #16]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	429a      	cmp	r2, r3
 800674c:	d203      	bcs.n	8006756 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800674e:	4a2e      	ldr	r2, [pc, #184]	@ (8006808 <xTaskIncrementTick+0x15c>)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006754:	e02f      	b.n	80067b6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	3304      	adds	r3, #4
 800675a:	4618      	mov	r0, r3
 800675c:	f7fe ff86 	bl	800566c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006764:	2b00      	cmp	r3, #0
 8006766:	d004      	beq.n	8006772 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	3318      	adds	r3, #24
 800676c:	4618      	mov	r0, r3
 800676e:	f7fe ff7d 	bl	800566c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006776:	4b25      	ldr	r3, [pc, #148]	@ (800680c <xTaskIncrementTick+0x160>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	429a      	cmp	r2, r3
 800677c:	d903      	bls.n	8006786 <xTaskIncrementTick+0xda>
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006782:	4a22      	ldr	r2, [pc, #136]	@ (800680c <xTaskIncrementTick+0x160>)
 8006784:	6013      	str	r3, [r2, #0]
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800678a:	4613      	mov	r3, r2
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	4413      	add	r3, r2
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	4a1f      	ldr	r2, [pc, #124]	@ (8006810 <xTaskIncrementTick+0x164>)
 8006794:	441a      	add	r2, r3
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	3304      	adds	r3, #4
 800679a:	4619      	mov	r1, r3
 800679c:	4610      	mov	r0, r2
 800679e:	f7fe ff0a 	bl	80055b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a6:	4b1b      	ldr	r3, [pc, #108]	@ (8006814 <xTaskIncrementTick+0x168>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d3b8      	bcc.n	8006722 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80067b0:	2301      	movs	r3, #1
 80067b2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067b4:	e7b5      	b.n	8006722 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80067b6:	4b17      	ldr	r3, [pc, #92]	@ (8006814 <xTaskIncrementTick+0x168>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067bc:	4914      	ldr	r1, [pc, #80]	@ (8006810 <xTaskIncrementTick+0x164>)
 80067be:	4613      	mov	r3, r2
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	4413      	add	r3, r2
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	440b      	add	r3, r1
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d901      	bls.n	80067d2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80067ce:	2301      	movs	r3, #1
 80067d0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80067d2:	4b11      	ldr	r3, [pc, #68]	@ (8006818 <xTaskIncrementTick+0x16c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d007      	beq.n	80067ea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80067da:	2301      	movs	r3, #1
 80067dc:	617b      	str	r3, [r7, #20]
 80067de:	e004      	b.n	80067ea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80067e0:	4b0e      	ldr	r3, [pc, #56]	@ (800681c <xTaskIncrementTick+0x170>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3301      	adds	r3, #1
 80067e6:	4a0d      	ldr	r2, [pc, #52]	@ (800681c <xTaskIncrementTick+0x170>)
 80067e8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80067ea:	697b      	ldr	r3, [r7, #20]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3718      	adds	r7, #24
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}
 80067f4:	20001294 	.word	0x20001294
 80067f8:	20001270 	.word	0x20001270
 80067fc:	20001224 	.word	0x20001224
 8006800:	20001228 	.word	0x20001228
 8006804:	20001284 	.word	0x20001284
 8006808:	2000128c 	.word	0x2000128c
 800680c:	20001274 	.word	0x20001274
 8006810:	20000d9c 	.word	0x20000d9c
 8006814:	20000d98 	.word	0x20000d98
 8006818:	20001280 	.word	0x20001280
 800681c:	2000127c 	.word	0x2000127c

08006820 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006826:	4b28      	ldr	r3, [pc, #160]	@ (80068c8 <vTaskSwitchContext+0xa8>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d003      	beq.n	8006836 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800682e:	4b27      	ldr	r3, [pc, #156]	@ (80068cc <vTaskSwitchContext+0xac>)
 8006830:	2201      	movs	r2, #1
 8006832:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006834:	e042      	b.n	80068bc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006836:	4b25      	ldr	r3, [pc, #148]	@ (80068cc <vTaskSwitchContext+0xac>)
 8006838:	2200      	movs	r2, #0
 800683a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800683c:	4b24      	ldr	r3, [pc, #144]	@ (80068d0 <vTaskSwitchContext+0xb0>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	60fb      	str	r3, [r7, #12]
 8006842:	e011      	b.n	8006868 <vTaskSwitchContext+0x48>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10b      	bne.n	8006862 <vTaskSwitchContext+0x42>
	__asm volatile
 800684a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684e:	f383 8811 	msr	BASEPRI, r3
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	f3bf 8f4f 	dsb	sy
 800685a:	607b      	str	r3, [r7, #4]
}
 800685c:	bf00      	nop
 800685e:	bf00      	nop
 8006860:	e7fd      	b.n	800685e <vTaskSwitchContext+0x3e>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	3b01      	subs	r3, #1
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	491a      	ldr	r1, [pc, #104]	@ (80068d4 <vTaskSwitchContext+0xb4>)
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	440b      	add	r3, r1
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d0e3      	beq.n	8006844 <vTaskSwitchContext+0x24>
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	4613      	mov	r3, r2
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	4413      	add	r3, r2
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	4a13      	ldr	r2, [pc, #76]	@ (80068d4 <vTaskSwitchContext+0xb4>)
 8006888:	4413      	add	r3, r2
 800688a:	60bb      	str	r3, [r7, #8]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	685a      	ldr	r2, [r3, #4]
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	605a      	str	r2, [r3, #4]
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	3308      	adds	r3, #8
 800689e:	429a      	cmp	r2, r3
 80068a0:	d104      	bne.n	80068ac <vTaskSwitchContext+0x8c>
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	605a      	str	r2, [r3, #4]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	4a09      	ldr	r2, [pc, #36]	@ (80068d8 <vTaskSwitchContext+0xb8>)
 80068b4:	6013      	str	r3, [r2, #0]
 80068b6:	4a06      	ldr	r2, [pc, #24]	@ (80068d0 <vTaskSwitchContext+0xb0>)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6013      	str	r3, [r2, #0]
}
 80068bc:	bf00      	nop
 80068be:	3714      	adds	r7, #20
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bc80      	pop	{r7}
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	20001294 	.word	0x20001294
 80068cc:	20001280 	.word	0x20001280
 80068d0:	20001274 	.word	0x20001274
 80068d4:	20000d9c 	.word	0x20000d9c
 80068d8:	20000d98 	.word	0x20000d98

080068dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d10b      	bne.n	8006904 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80068ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f0:	f383 8811 	msr	BASEPRI, r3
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	f3bf 8f4f 	dsb	sy
 80068fc:	60fb      	str	r3, [r7, #12]
}
 80068fe:	bf00      	nop
 8006900:	bf00      	nop
 8006902:	e7fd      	b.n	8006900 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006904:	4b07      	ldr	r3, [pc, #28]	@ (8006924 <vTaskPlaceOnEventList+0x48>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	3318      	adds	r3, #24
 800690a:	4619      	mov	r1, r3
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f7fe fe75 	bl	80055fc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006912:	2101      	movs	r1, #1
 8006914:	6838      	ldr	r0, [r7, #0]
 8006916:	f000 fa81 	bl	8006e1c <prvAddCurrentTaskToDelayedList>
}
 800691a:	bf00      	nop
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	20000d98 	.word	0x20000d98

08006928 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d10b      	bne.n	8006952 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800693a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	617b      	str	r3, [r7, #20]
}
 800694c:	bf00      	nop
 800694e:	bf00      	nop
 8006950:	e7fd      	b.n	800694e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006952:	4b0a      	ldr	r3, [pc, #40]	@ (800697c <vTaskPlaceOnEventListRestricted+0x54>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3318      	adds	r3, #24
 8006958:	4619      	mov	r1, r3
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f7fe fe2b 	bl	80055b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d002      	beq.n	800696c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006966:	f04f 33ff 	mov.w	r3, #4294967295
 800696a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800696c:	6879      	ldr	r1, [r7, #4]
 800696e:	68b8      	ldr	r0, [r7, #8]
 8006970:	f000 fa54 	bl	8006e1c <prvAddCurrentTaskToDelayedList>
	}
 8006974:	bf00      	nop
 8006976:	3718      	adds	r7, #24
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}
 800697c:	20000d98 	.word	0x20000d98

08006980 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b086      	sub	sp, #24
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10b      	bne.n	80069ae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699a:	f383 8811 	msr	BASEPRI, r3
 800699e:	f3bf 8f6f 	isb	sy
 80069a2:	f3bf 8f4f 	dsb	sy
 80069a6:	60fb      	str	r3, [r7, #12]
}
 80069a8:	bf00      	nop
 80069aa:	bf00      	nop
 80069ac:	e7fd      	b.n	80069aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	3318      	adds	r3, #24
 80069b2:	4618      	mov	r0, r3
 80069b4:	f7fe fe5a 	bl	800566c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069b8:	4b1d      	ldr	r3, [pc, #116]	@ (8006a30 <xTaskRemoveFromEventList+0xb0>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d11d      	bne.n	80069fc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	3304      	adds	r3, #4
 80069c4:	4618      	mov	r0, r3
 80069c6:	f7fe fe51 	bl	800566c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069ce:	4b19      	ldr	r3, [pc, #100]	@ (8006a34 <xTaskRemoveFromEventList+0xb4>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d903      	bls.n	80069de <xTaskRemoveFromEventList+0x5e>
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069da:	4a16      	ldr	r2, [pc, #88]	@ (8006a34 <xTaskRemoveFromEventList+0xb4>)
 80069dc:	6013      	str	r3, [r2, #0]
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069e2:	4613      	mov	r3, r2
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	4413      	add	r3, r2
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	4a13      	ldr	r2, [pc, #76]	@ (8006a38 <xTaskRemoveFromEventList+0xb8>)
 80069ec:	441a      	add	r2, r3
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	3304      	adds	r3, #4
 80069f2:	4619      	mov	r1, r3
 80069f4:	4610      	mov	r0, r2
 80069f6:	f7fe fdde 	bl	80055b6 <vListInsertEnd>
 80069fa:	e005      	b.n	8006a08 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	3318      	adds	r3, #24
 8006a00:	4619      	mov	r1, r3
 8006a02:	480e      	ldr	r0, [pc, #56]	@ (8006a3c <xTaskRemoveFromEventList+0xbc>)
 8006a04:	f7fe fdd7 	bl	80055b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8006a40 <xTaskRemoveFromEventList+0xc0>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d905      	bls.n	8006a22 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006a16:	2301      	movs	r3, #1
 8006a18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <xTaskRemoveFromEventList+0xc4>)
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	601a      	str	r2, [r3, #0]
 8006a20:	e001      	b.n	8006a26 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006a22:	2300      	movs	r3, #0
 8006a24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006a26:	697b      	ldr	r3, [r7, #20]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3718      	adds	r7, #24
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	20001294 	.word	0x20001294
 8006a34:	20001274 	.word	0x20001274
 8006a38:	20000d9c 	.word	0x20000d9c
 8006a3c:	2000122c 	.word	0x2000122c
 8006a40:	20000d98 	.word	0x20000d98
 8006a44:	20001280 	.word	0x20001280

08006a48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006a50:	4b06      	ldr	r3, [pc, #24]	@ (8006a6c <vTaskInternalSetTimeOutState+0x24>)
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006a58:	4b05      	ldr	r3, [pc, #20]	@ (8006a70 <vTaskInternalSetTimeOutState+0x28>)
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	605a      	str	r2, [r3, #4]
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bc80      	pop	{r7}
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	20001284 	.word	0x20001284
 8006a70:	20001270 	.word	0x20001270

08006a74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b088      	sub	sp, #32
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10b      	bne.n	8006a9c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a88:	f383 8811 	msr	BASEPRI, r3
 8006a8c:	f3bf 8f6f 	isb	sy
 8006a90:	f3bf 8f4f 	dsb	sy
 8006a94:	613b      	str	r3, [r7, #16]
}
 8006a96:	bf00      	nop
 8006a98:	bf00      	nop
 8006a9a:	e7fd      	b.n	8006a98 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d10b      	bne.n	8006aba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa6:	f383 8811 	msr	BASEPRI, r3
 8006aaa:	f3bf 8f6f 	isb	sy
 8006aae:	f3bf 8f4f 	dsb	sy
 8006ab2:	60fb      	str	r3, [r7, #12]
}
 8006ab4:	bf00      	nop
 8006ab6:	bf00      	nop
 8006ab8:	e7fd      	b.n	8006ab6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006aba:	f000 fe4f 	bl	800775c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006abe:	4b1d      	ldr	r3, [pc, #116]	@ (8006b34 <xTaskCheckForTimeOut+0xc0>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	69ba      	ldr	r2, [r7, #24]
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad6:	d102      	bne.n	8006ade <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	61fb      	str	r3, [r7, #28]
 8006adc:	e023      	b.n	8006b26 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	4b15      	ldr	r3, [pc, #84]	@ (8006b38 <xTaskCheckForTimeOut+0xc4>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d007      	beq.n	8006afa <xTaskCheckForTimeOut+0x86>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	69ba      	ldr	r2, [r7, #24]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d302      	bcc.n	8006afa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006af4:	2301      	movs	r3, #1
 8006af6:	61fb      	str	r3, [r7, #28]
 8006af8:	e015      	b.n	8006b26 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d20b      	bcs.n	8006b1c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	1ad2      	subs	r2, r2, r3
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f7ff ff99 	bl	8006a48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006b16:	2300      	movs	r3, #0
 8006b18:	61fb      	str	r3, [r7, #28]
 8006b1a:	e004      	b.n	8006b26 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006b22:	2301      	movs	r3, #1
 8006b24:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006b26:	f000 fe49 	bl	80077bc <vPortExitCritical>

	return xReturn;
 8006b2a:	69fb      	ldr	r3, [r7, #28]
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3720      	adds	r7, #32
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	20001270 	.word	0x20001270
 8006b38:	20001284 	.word	0x20001284

08006b3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006b40:	4b03      	ldr	r3, [pc, #12]	@ (8006b50 <vTaskMissedYield+0x14>)
 8006b42:	2201      	movs	r2, #1
 8006b44:	601a      	str	r2, [r3, #0]
}
 8006b46:	bf00      	nop
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bc80      	pop	{r7}
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	20001280 	.word	0x20001280

08006b54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006b5c:	f000 f852 	bl	8006c04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006b60:	4b06      	ldr	r3, [pc, #24]	@ (8006b7c <prvIdleTask+0x28>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d9f9      	bls.n	8006b5c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006b68:	4b05      	ldr	r3, [pc, #20]	@ (8006b80 <prvIdleTask+0x2c>)
 8006b6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b6e:	601a      	str	r2, [r3, #0]
 8006b70:	f3bf 8f4f 	dsb	sy
 8006b74:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006b78:	e7f0      	b.n	8006b5c <prvIdleTask+0x8>
 8006b7a:	bf00      	nop
 8006b7c:	20000d9c 	.word	0x20000d9c
 8006b80:	e000ed04 	.word	0xe000ed04

08006b84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	607b      	str	r3, [r7, #4]
 8006b8e:	e00c      	b.n	8006baa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	4a12      	ldr	r2, [pc, #72]	@ (8006be4 <prvInitialiseTaskLists+0x60>)
 8006b9c:	4413      	add	r3, r2
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7fe fcde 	bl	8005560 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	607b      	str	r3, [r7, #4]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b37      	cmp	r3, #55	@ 0x37
 8006bae:	d9ef      	bls.n	8006b90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006bb0:	480d      	ldr	r0, [pc, #52]	@ (8006be8 <prvInitialiseTaskLists+0x64>)
 8006bb2:	f7fe fcd5 	bl	8005560 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006bb6:	480d      	ldr	r0, [pc, #52]	@ (8006bec <prvInitialiseTaskLists+0x68>)
 8006bb8:	f7fe fcd2 	bl	8005560 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006bbc:	480c      	ldr	r0, [pc, #48]	@ (8006bf0 <prvInitialiseTaskLists+0x6c>)
 8006bbe:	f7fe fccf 	bl	8005560 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006bc2:	480c      	ldr	r0, [pc, #48]	@ (8006bf4 <prvInitialiseTaskLists+0x70>)
 8006bc4:	f7fe fccc 	bl	8005560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006bc8:	480b      	ldr	r0, [pc, #44]	@ (8006bf8 <prvInitialiseTaskLists+0x74>)
 8006bca:	f7fe fcc9 	bl	8005560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006bce:	4b0b      	ldr	r3, [pc, #44]	@ (8006bfc <prvInitialiseTaskLists+0x78>)
 8006bd0:	4a05      	ldr	r2, [pc, #20]	@ (8006be8 <prvInitialiseTaskLists+0x64>)
 8006bd2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8006c00 <prvInitialiseTaskLists+0x7c>)
 8006bd6:	4a05      	ldr	r2, [pc, #20]	@ (8006bec <prvInitialiseTaskLists+0x68>)
 8006bd8:	601a      	str	r2, [r3, #0]
}
 8006bda:	bf00      	nop
 8006bdc:	3708      	adds	r7, #8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	20000d9c 	.word	0x20000d9c
 8006be8:	200011fc 	.word	0x200011fc
 8006bec:	20001210 	.word	0x20001210
 8006bf0:	2000122c 	.word	0x2000122c
 8006bf4:	20001240 	.word	0x20001240
 8006bf8:	20001258 	.word	0x20001258
 8006bfc:	20001224 	.word	0x20001224
 8006c00:	20001228 	.word	0x20001228

08006c04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c0a:	e019      	b.n	8006c40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006c0c:	f000 fda6 	bl	800775c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c10:	4b10      	ldr	r3, [pc, #64]	@ (8006c54 <prvCheckTasksWaitingTermination+0x50>)
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	3304      	adds	r3, #4
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7fe fd25 	bl	800566c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006c22:	4b0d      	ldr	r3, [pc, #52]	@ (8006c58 <prvCheckTasksWaitingTermination+0x54>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	4a0b      	ldr	r2, [pc, #44]	@ (8006c58 <prvCheckTasksWaitingTermination+0x54>)
 8006c2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006c5c <prvCheckTasksWaitingTermination+0x58>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	4a0a      	ldr	r2, [pc, #40]	@ (8006c5c <prvCheckTasksWaitingTermination+0x58>)
 8006c34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006c36:	f000 fdc1 	bl	80077bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f810 	bl	8006c60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c40:	4b06      	ldr	r3, [pc, #24]	@ (8006c5c <prvCheckTasksWaitingTermination+0x58>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d1e1      	bne.n	8006c0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006c48:	bf00      	nop
 8006c4a:	bf00      	nop
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20001240 	.word	0x20001240
 8006c58:	2000126c 	.word	0x2000126c
 8006c5c:	20001254 	.word	0x20001254

08006c60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d108      	bne.n	8006c84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c76:	4618      	mov	r0, r3
 8006c78:	f000 ff40 	bl	8007afc <vPortFree>
				vPortFree( pxTCB );
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 ff3d 	bl	8007afc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006c82:	e019      	b.n	8006cb8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d103      	bne.n	8006c96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 ff34 	bl	8007afc <vPortFree>
	}
 8006c94:	e010      	b.n	8006cb8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d00b      	beq.n	8006cb8 <prvDeleteTCB+0x58>
	__asm volatile
 8006ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca4:	f383 8811 	msr	BASEPRI, r3
 8006ca8:	f3bf 8f6f 	isb	sy
 8006cac:	f3bf 8f4f 	dsb	sy
 8006cb0:	60fb      	str	r3, [r7, #12]
}
 8006cb2:	bf00      	nop
 8006cb4:	bf00      	nop
 8006cb6:	e7fd      	b.n	8006cb4 <prvDeleteTCB+0x54>
	}
 8006cb8:	bf00      	nop
 8006cba:	3710      	adds	r7, #16
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf8 <prvResetNextTaskUnblockTime+0x38>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d104      	bne.n	8006cda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006cfc <prvResetNextTaskUnblockTime+0x3c>)
 8006cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006cd8:	e008      	b.n	8006cec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cda:	4b07      	ldr	r3, [pc, #28]	@ (8006cf8 <prvResetNextTaskUnblockTime+0x38>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	4a04      	ldr	r2, [pc, #16]	@ (8006cfc <prvResetNextTaskUnblockTime+0x3c>)
 8006cea:	6013      	str	r3, [r2, #0]
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bc80      	pop	{r7}
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop
 8006cf8:	20001224 	.word	0x20001224
 8006cfc:	2000128c 	.word	0x2000128c

08006d00 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006d06:	4b0b      	ldr	r3, [pc, #44]	@ (8006d34 <xTaskGetSchedulerState+0x34>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d102      	bne.n	8006d14 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	607b      	str	r3, [r7, #4]
 8006d12:	e008      	b.n	8006d26 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d14:	4b08      	ldr	r3, [pc, #32]	@ (8006d38 <xTaskGetSchedulerState+0x38>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d102      	bne.n	8006d22 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	607b      	str	r3, [r7, #4]
 8006d20:	e001      	b.n	8006d26 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006d22:	2300      	movs	r3, #0
 8006d24:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006d26:	687b      	ldr	r3, [r7, #4]
	}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bc80      	pop	{r7}
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	20001278 	.word	0x20001278
 8006d38:	20001294 	.word	0x20001294

08006d3c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d058      	beq.n	8006e04 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006d52:	4b2f      	ldr	r3, [pc, #188]	@ (8006e10 <xTaskPriorityDisinherit+0xd4>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d00b      	beq.n	8006d74 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d60:	f383 8811 	msr	BASEPRI, r3
 8006d64:	f3bf 8f6f 	isb	sy
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	60fb      	str	r3, [r7, #12]
}
 8006d6e:	bf00      	nop
 8006d70:	bf00      	nop
 8006d72:	e7fd      	b.n	8006d70 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10b      	bne.n	8006d94 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d80:	f383 8811 	msr	BASEPRI, r3
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	60bb      	str	r3, [r7, #8]
}
 8006d8e:	bf00      	nop
 8006d90:	bf00      	nop
 8006d92:	e7fd      	b.n	8006d90 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d98:	1e5a      	subs	r2, r3, #1
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d02c      	beq.n	8006e04 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d128      	bne.n	8006e04 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	3304      	adds	r3, #4
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7fe fc58 	bl	800566c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8006e14 <xTaskPriorityDisinherit+0xd8>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d903      	bls.n	8006de4 <xTaskPriorityDisinherit+0xa8>
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de0:	4a0c      	ldr	r2, [pc, #48]	@ (8006e14 <xTaskPriorityDisinherit+0xd8>)
 8006de2:	6013      	str	r3, [r2, #0]
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de8:	4613      	mov	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4413      	add	r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4a09      	ldr	r2, [pc, #36]	@ (8006e18 <xTaskPriorityDisinherit+0xdc>)
 8006df2:	441a      	add	r2, r3
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	3304      	adds	r3, #4
 8006df8:	4619      	mov	r1, r3
 8006dfa:	4610      	mov	r0, r2
 8006dfc:	f7fe fbdb 	bl	80055b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006e00:	2301      	movs	r3, #1
 8006e02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e04:	697b      	ldr	r3, [r7, #20]
	}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3718      	adds	r7, #24
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	20000d98 	.word	0x20000d98
 8006e14:	20001274 	.word	0x20001274
 8006e18:	20000d9c 	.word	0x20000d9c

08006e1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006e26:	4b21      	ldr	r3, [pc, #132]	@ (8006eac <prvAddCurrentTaskToDelayedList+0x90>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e2c:	4b20      	ldr	r3, [pc, #128]	@ (8006eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	3304      	adds	r3, #4
 8006e32:	4618      	mov	r0, r3
 8006e34:	f7fe fc1a 	bl	800566c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e3e:	d10a      	bne.n	8006e56 <prvAddCurrentTaskToDelayedList+0x3a>
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d007      	beq.n	8006e56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e46:	4b1a      	ldr	r3, [pc, #104]	@ (8006eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	3304      	adds	r3, #4
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	4819      	ldr	r0, [pc, #100]	@ (8006eb4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006e50:	f7fe fbb1 	bl	80055b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006e54:	e026      	b.n	8006ea4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006e5e:	4b14      	ldr	r3, [pc, #80]	@ (8006eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d209      	bcs.n	8006e82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e6e:	4b12      	ldr	r3, [pc, #72]	@ (8006eb8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	4b0f      	ldr	r3, [pc, #60]	@ (8006eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	3304      	adds	r3, #4
 8006e78:	4619      	mov	r1, r3
 8006e7a:	4610      	mov	r0, r2
 8006e7c:	f7fe fbbe 	bl	80055fc <vListInsert>
}
 8006e80:	e010      	b.n	8006ea4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e82:	4b0e      	ldr	r3, [pc, #56]	@ (8006ebc <prvAddCurrentTaskToDelayedList+0xa0>)
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	3304      	adds	r3, #4
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	4610      	mov	r0, r2
 8006e90:	f7fe fbb4 	bl	80055fc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006e94:	4b0a      	ldr	r3, [pc, #40]	@ (8006ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68ba      	ldr	r2, [r7, #8]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d202      	bcs.n	8006ea4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006e9e:	4a08      	ldr	r2, [pc, #32]	@ (8006ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	6013      	str	r3, [r2, #0]
}
 8006ea4:	bf00      	nop
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	20001270 	.word	0x20001270
 8006eb0:	20000d98 	.word	0x20000d98
 8006eb4:	20001258 	.word	0x20001258
 8006eb8:	20001228 	.word	0x20001228
 8006ebc:	20001224 	.word	0x20001224
 8006ec0:	2000128c 	.word	0x2000128c

08006ec4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b08a      	sub	sp, #40	@ 0x28
 8006ec8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006ece:	f000 fb11 	bl	80074f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8006f48 <xTimerCreateTimerTask+0x84>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d021      	beq.n	8006f1e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006eda:	2300      	movs	r3, #0
 8006edc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006ee2:	1d3a      	adds	r2, r7, #4
 8006ee4:	f107 0108 	add.w	r1, r7, #8
 8006ee8:	f107 030c 	add.w	r3, r7, #12
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7fe fb1d 	bl	800552c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006ef2:	6879      	ldr	r1, [r7, #4]
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	9202      	str	r2, [sp, #8]
 8006efa:	9301      	str	r3, [sp, #4]
 8006efc:	2302      	movs	r3, #2
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	2300      	movs	r3, #0
 8006f02:	460a      	mov	r2, r1
 8006f04:	4911      	ldr	r1, [pc, #68]	@ (8006f4c <xTimerCreateTimerTask+0x88>)
 8006f06:	4812      	ldr	r0, [pc, #72]	@ (8006f50 <xTimerCreateTimerTask+0x8c>)
 8006f08:	f7ff f8d2 	bl	80060b0 <xTaskCreateStatic>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	4a11      	ldr	r2, [pc, #68]	@ (8006f54 <xTimerCreateTimerTask+0x90>)
 8006f10:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006f12:	4b10      	ldr	r3, [pc, #64]	@ (8006f54 <xTimerCreateTimerTask+0x90>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10b      	bne.n	8006f3c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f28:	f383 8811 	msr	BASEPRI, r3
 8006f2c:	f3bf 8f6f 	isb	sy
 8006f30:	f3bf 8f4f 	dsb	sy
 8006f34:	613b      	str	r3, [r7, #16]
}
 8006f36:	bf00      	nop
 8006f38:	bf00      	nop
 8006f3a:	e7fd      	b.n	8006f38 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006f3c:	697b      	ldr	r3, [r7, #20]
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3718      	adds	r7, #24
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	200012c8 	.word	0x200012c8
 8006f4c:	08008718 	.word	0x08008718
 8006f50:	08007091 	.word	0x08007091
 8006f54:	200012cc 	.word	0x200012cc

08006f58 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b08a      	sub	sp, #40	@ 0x28
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	607a      	str	r2, [r7, #4]
 8006f64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006f66:	2300      	movs	r3, #0
 8006f68:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d10b      	bne.n	8006f88 <xTimerGenericCommand+0x30>
	__asm volatile
 8006f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	623b      	str	r3, [r7, #32]
}
 8006f82:	bf00      	nop
 8006f84:	bf00      	nop
 8006f86:	e7fd      	b.n	8006f84 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006f88:	4b19      	ldr	r3, [pc, #100]	@ (8006ff0 <xTimerGenericCommand+0x98>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d02a      	beq.n	8006fe6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2b05      	cmp	r3, #5
 8006fa0:	dc18      	bgt.n	8006fd4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006fa2:	f7ff fead 	bl	8006d00 <xTaskGetSchedulerState>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d109      	bne.n	8006fc0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006fac:	4b10      	ldr	r3, [pc, #64]	@ (8006ff0 <xTimerGenericCommand+0x98>)
 8006fae:	6818      	ldr	r0, [r3, #0]
 8006fb0:	f107 0110 	add.w	r1, r7, #16
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fb8:	f7fe fc8c 	bl	80058d4 <xQueueGenericSend>
 8006fbc:	6278      	str	r0, [r7, #36]	@ 0x24
 8006fbe:	e012      	b.n	8006fe6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ff0 <xTimerGenericCommand+0x98>)
 8006fc2:	6818      	ldr	r0, [r3, #0]
 8006fc4:	f107 0110 	add.w	r1, r7, #16
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f7fe fc82 	bl	80058d4 <xQueueGenericSend>
 8006fd0:	6278      	str	r0, [r7, #36]	@ 0x24
 8006fd2:	e008      	b.n	8006fe6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006fd4:	4b06      	ldr	r3, [pc, #24]	@ (8006ff0 <xTimerGenericCommand+0x98>)
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	f107 0110 	add.w	r1, r7, #16
 8006fdc:	2300      	movs	r3, #0
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	f7fe fd7a 	bl	8005ad8 <xQueueGenericSendFromISR>
 8006fe4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3728      	adds	r7, #40	@ 0x28
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	200012c8 	.word	0x200012c8

08006ff4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b088      	sub	sp, #32
 8006ff8:	af02      	add	r7, sp, #8
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ffe:	4b23      	ldr	r3, [pc, #140]	@ (800708c <prvProcessExpiredTimer+0x98>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	3304      	adds	r3, #4
 800700c:	4618      	mov	r0, r3
 800700e:	f7fe fb2d 	bl	800566c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007018:	f003 0304 	and.w	r3, r3, #4
 800701c:	2b00      	cmp	r3, #0
 800701e:	d023      	beq.n	8007068 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	699a      	ldr	r2, [r3, #24]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	18d1      	adds	r1, r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	683a      	ldr	r2, [r7, #0]
 800702c:	6978      	ldr	r0, [r7, #20]
 800702e:	f000 f8d3 	bl	80071d8 <prvInsertTimerInActiveList>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d020      	beq.n	800707a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007038:	2300      	movs	r3, #0
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	2300      	movs	r3, #0
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	2100      	movs	r1, #0
 8007042:	6978      	ldr	r0, [r7, #20]
 8007044:	f7ff ff88 	bl	8006f58 <xTimerGenericCommand>
 8007048:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d114      	bne.n	800707a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	60fb      	str	r3, [r7, #12]
}
 8007062:	bf00      	nop
 8007064:	bf00      	nop
 8007066:	e7fd      	b.n	8007064 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800706e:	f023 0301 	bic.w	r3, r3, #1
 8007072:	b2da      	uxtb	r2, r3
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	6978      	ldr	r0, [r7, #20]
 8007080:	4798      	blx	r3
}
 8007082:	bf00      	nop
 8007084:	3718      	adds	r7, #24
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	200012c0 	.word	0x200012c0

08007090 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007098:	f107 0308 	add.w	r3, r7, #8
 800709c:	4618      	mov	r0, r3
 800709e:	f000 f859 	bl	8007154 <prvGetNextExpireTime>
 80070a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	4619      	mov	r1, r3
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f000 f805 	bl	80070b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80070ae:	f000 f8d5 	bl	800725c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80070b2:	bf00      	nop
 80070b4:	e7f0      	b.n	8007098 <prvTimerTask+0x8>
	...

080070b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80070c2:	f7ff fa39 	bl	8006538 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80070c6:	f107 0308 	add.w	r3, r7, #8
 80070ca:	4618      	mov	r0, r3
 80070cc:	f000 f864 	bl	8007198 <prvSampleTimeNow>
 80070d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d130      	bne.n	800713a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10a      	bne.n	80070f4 <prvProcessTimerOrBlockTask+0x3c>
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d806      	bhi.n	80070f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80070e6:	f7ff fa35 	bl	8006554 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80070ea:	68f9      	ldr	r1, [r7, #12]
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff ff81 	bl	8006ff4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80070f2:	e024      	b.n	800713e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d008      	beq.n	800710c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80070fa:	4b13      	ldr	r3, [pc, #76]	@ (8007148 <prvProcessTimerOrBlockTask+0x90>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d101      	bne.n	8007108 <prvProcessTimerOrBlockTask+0x50>
 8007104:	2301      	movs	r3, #1
 8007106:	e000      	b.n	800710a <prvProcessTimerOrBlockTask+0x52>
 8007108:	2300      	movs	r3, #0
 800710a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800710c:	4b0f      	ldr	r3, [pc, #60]	@ (800714c <prvProcessTimerOrBlockTask+0x94>)
 800710e:	6818      	ldr	r0, [r3, #0]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	683a      	ldr	r2, [r7, #0]
 8007118:	4619      	mov	r1, r3
 800711a:	f7fe ff95 	bl	8006048 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800711e:	f7ff fa19 	bl	8006554 <xTaskResumeAll>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10a      	bne.n	800713e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007128:	4b09      	ldr	r3, [pc, #36]	@ (8007150 <prvProcessTimerOrBlockTask+0x98>)
 800712a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800712e:	601a      	str	r2, [r3, #0]
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	f3bf 8f6f 	isb	sy
}
 8007138:	e001      	b.n	800713e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800713a:	f7ff fa0b 	bl	8006554 <xTaskResumeAll>
}
 800713e:	bf00      	nop
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	200012c4 	.word	0x200012c4
 800714c:	200012c8 	.word	0x200012c8
 8007150:	e000ed04 	.word	0xe000ed04

08007154 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800715c:	4b0d      	ldr	r3, [pc, #52]	@ (8007194 <prvGetNextExpireTime+0x40>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <prvGetNextExpireTime+0x16>
 8007166:	2201      	movs	r2, #1
 8007168:	e000      	b.n	800716c <prvGetNextExpireTime+0x18>
 800716a:	2200      	movs	r2, #0
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d105      	bne.n	8007184 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007178:	4b06      	ldr	r3, [pc, #24]	@ (8007194 <prvGetNextExpireTime+0x40>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	60fb      	str	r3, [r7, #12]
 8007182:	e001      	b.n	8007188 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007188:	68fb      	ldr	r3, [r7, #12]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	bc80      	pop	{r7}
 8007192:	4770      	bx	lr
 8007194:	200012c0 	.word	0x200012c0

08007198 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80071a0:	f7ff fa76 	bl	8006690 <xTaskGetTickCount>
 80071a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80071a6:	4b0b      	ldr	r3, [pc, #44]	@ (80071d4 <prvSampleTimeNow+0x3c>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	68fa      	ldr	r2, [r7, #12]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d205      	bcs.n	80071bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80071b0:	f000 f93a 	bl	8007428 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	601a      	str	r2, [r3, #0]
 80071ba:	e002      	b.n	80071c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80071c2:	4a04      	ldr	r2, [pc, #16]	@ (80071d4 <prvSampleTimeNow+0x3c>)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80071c8:	68fb      	ldr	r3, [r7, #12]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	200012d0 	.word	0x200012d0

080071d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b086      	sub	sp, #24
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]
 80071e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80071e6:	2300      	movs	r3, #0
 80071e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d812      	bhi.n	8007224 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	1ad2      	subs	r2, r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	429a      	cmp	r2, r3
 800720a:	d302      	bcc.n	8007212 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800720c:	2301      	movs	r3, #1
 800720e:	617b      	str	r3, [r7, #20]
 8007210:	e01b      	b.n	800724a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007212:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <prvInsertTimerInActiveList+0x7c>)
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	3304      	adds	r3, #4
 800721a:	4619      	mov	r1, r3
 800721c:	4610      	mov	r0, r2
 800721e:	f7fe f9ed 	bl	80055fc <vListInsert>
 8007222:	e012      	b.n	800724a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	429a      	cmp	r2, r3
 800722a:	d206      	bcs.n	800723a <prvInsertTimerInActiveList+0x62>
 800722c:	68ba      	ldr	r2, [r7, #8]
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	429a      	cmp	r2, r3
 8007232:	d302      	bcc.n	800723a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007234:	2301      	movs	r3, #1
 8007236:	617b      	str	r3, [r7, #20]
 8007238:	e007      	b.n	800724a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800723a:	4b07      	ldr	r3, [pc, #28]	@ (8007258 <prvInsertTimerInActiveList+0x80>)
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	3304      	adds	r3, #4
 8007242:	4619      	mov	r1, r3
 8007244:	4610      	mov	r0, r2
 8007246:	f7fe f9d9 	bl	80055fc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800724a:	697b      	ldr	r3, [r7, #20]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3718      	adds	r7, #24
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	200012c4 	.word	0x200012c4
 8007258:	200012c0 	.word	0x200012c0

0800725c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b08e      	sub	sp, #56	@ 0x38
 8007260:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007262:	e0ce      	b.n	8007402 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	da19      	bge.n	800729e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800726a:	1d3b      	adds	r3, r7, #4
 800726c:	3304      	adds	r3, #4
 800726e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007272:	2b00      	cmp	r3, #0
 8007274:	d10b      	bne.n	800728e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727a:	f383 8811 	msr	BASEPRI, r3
 800727e:	f3bf 8f6f 	isb	sy
 8007282:	f3bf 8f4f 	dsb	sy
 8007286:	61fb      	str	r3, [r7, #28]
}
 8007288:	bf00      	nop
 800728a:	bf00      	nop
 800728c:	e7fd      	b.n	800728a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800728e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007294:	6850      	ldr	r0, [r2, #4]
 8007296:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007298:	6892      	ldr	r2, [r2, #8]
 800729a:	4611      	mov	r1, r2
 800729c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f2c0 80ae 	blt.w	8007402 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80072aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d004      	beq.n	80072bc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b4:	3304      	adds	r3, #4
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7fe f9d8 	bl	800566c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80072bc:	463b      	mov	r3, r7
 80072be:	4618      	mov	r0, r3
 80072c0:	f7ff ff6a 	bl	8007198 <prvSampleTimeNow>
 80072c4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2b09      	cmp	r3, #9
 80072ca:	f200 8097 	bhi.w	80073fc <prvProcessReceivedCommands+0x1a0>
 80072ce:	a201      	add	r2, pc, #4	@ (adr r2, 80072d4 <prvProcessReceivedCommands+0x78>)
 80072d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d4:	080072fd 	.word	0x080072fd
 80072d8:	080072fd 	.word	0x080072fd
 80072dc:	080072fd 	.word	0x080072fd
 80072e0:	08007373 	.word	0x08007373
 80072e4:	08007387 	.word	0x08007387
 80072e8:	080073d3 	.word	0x080073d3
 80072ec:	080072fd 	.word	0x080072fd
 80072f0:	080072fd 	.word	0x080072fd
 80072f4:	08007373 	.word	0x08007373
 80072f8:	08007387 	.word	0x08007387
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80072fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007302:	f043 0301 	orr.w	r3, r3, #1
 8007306:	b2da      	uxtb	r2, r3
 8007308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800730a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800730e:	68ba      	ldr	r2, [r7, #8]
 8007310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007312:	699b      	ldr	r3, [r3, #24]
 8007314:	18d1      	adds	r1, r2, r3
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800731a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800731c:	f7ff ff5c 	bl	80071d8 <prvInsertTimerInActiveList>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d06c      	beq.n	8007400 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007328:	6a1b      	ldr	r3, [r3, #32]
 800732a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800732c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800732e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007330:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007334:	f003 0304 	and.w	r3, r3, #4
 8007338:	2b00      	cmp	r3, #0
 800733a:	d061      	beq.n	8007400 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800733c:	68ba      	ldr	r2, [r7, #8]
 800733e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	441a      	add	r2, r3
 8007344:	2300      	movs	r3, #0
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	2300      	movs	r3, #0
 800734a:	2100      	movs	r1, #0
 800734c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800734e:	f7ff fe03 	bl	8006f58 <xTimerGenericCommand>
 8007352:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007354:	6a3b      	ldr	r3, [r7, #32]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d152      	bne.n	8007400 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800735a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800735e:	f383 8811 	msr	BASEPRI, r3
 8007362:	f3bf 8f6f 	isb	sy
 8007366:	f3bf 8f4f 	dsb	sy
 800736a:	61bb      	str	r3, [r7, #24]
}
 800736c:	bf00      	nop
 800736e:	bf00      	nop
 8007370:	e7fd      	b.n	800736e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007374:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007378:	f023 0301 	bic.w	r3, r3, #1
 800737c:	b2da      	uxtb	r2, r3
 800737e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007380:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007384:	e03d      	b.n	8007402 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800738c:	f043 0301 	orr.w	r3, r3, #1
 8007390:	b2da      	uxtb	r2, r3
 8007392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007394:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007398:	68ba      	ldr	r2, [r7, #8]
 800739a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800739c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800739e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d10b      	bne.n	80073be <prvProcessReceivedCommands+0x162>
	__asm volatile
 80073a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073aa:	f383 8811 	msr	BASEPRI, r3
 80073ae:	f3bf 8f6f 	isb	sy
 80073b2:	f3bf 8f4f 	dsb	sy
 80073b6:	617b      	str	r3, [r7, #20]
}
 80073b8:	bf00      	nop
 80073ba:	bf00      	nop
 80073bc:	e7fd      	b.n	80073ba <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80073be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c0:	699a      	ldr	r2, [r3, #24]
 80073c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c4:	18d1      	adds	r1, r2, r3
 80073c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073cc:	f7ff ff04 	bl	80071d8 <prvInsertTimerInActiveList>
					break;
 80073d0:	e017      	b.n	8007402 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80073d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073d8:	f003 0302 	and.w	r3, r3, #2
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d103      	bne.n	80073e8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80073e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073e2:	f000 fb8b 	bl	8007afc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80073e6:	e00c      	b.n	8007402 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80073e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073ee:	f023 0301 	bic.w	r3, r3, #1
 80073f2:	b2da      	uxtb	r2, r3
 80073f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80073fa:	e002      	b.n	8007402 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80073fc:	bf00      	nop
 80073fe:	e000      	b.n	8007402 <prvProcessReceivedCommands+0x1a6>
					break;
 8007400:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007402:	4b08      	ldr	r3, [pc, #32]	@ (8007424 <prvProcessReceivedCommands+0x1c8>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	1d39      	adds	r1, r7, #4
 8007408:	2200      	movs	r2, #0
 800740a:	4618      	mov	r0, r3
 800740c:	f7fe fc02 	bl	8005c14 <xQueueReceive>
 8007410:	4603      	mov	r3, r0
 8007412:	2b00      	cmp	r3, #0
 8007414:	f47f af26 	bne.w	8007264 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	3730      	adds	r7, #48	@ 0x30
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	200012c8 	.word	0x200012c8

08007428 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b088      	sub	sp, #32
 800742c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800742e:	e049      	b.n	80074c4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007430:	4b2e      	ldr	r3, [pc, #184]	@ (80074ec <prvSwitchTimerLists+0xc4>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800743a:	4b2c      	ldr	r3, [pc, #176]	@ (80074ec <prvSwitchTimerLists+0xc4>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	3304      	adds	r3, #4
 8007448:	4618      	mov	r0, r3
 800744a:	f7fe f90f 	bl	800566c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6a1b      	ldr	r3, [r3, #32]
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b00      	cmp	r3, #0
 8007462:	d02f      	beq.n	80074c4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	699b      	ldr	r3, [r3, #24]
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	4413      	add	r3, r2
 800746c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	429a      	cmp	r2, r3
 8007474:	d90e      	bls.n	8007494 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007482:	4b1a      	ldr	r3, [pc, #104]	@ (80074ec <prvSwitchTimerLists+0xc4>)
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	3304      	adds	r3, #4
 800748a:	4619      	mov	r1, r3
 800748c:	4610      	mov	r0, r2
 800748e:	f7fe f8b5 	bl	80055fc <vListInsert>
 8007492:	e017      	b.n	80074c4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007494:	2300      	movs	r3, #0
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	2300      	movs	r3, #0
 800749a:	693a      	ldr	r2, [r7, #16]
 800749c:	2100      	movs	r1, #0
 800749e:	68f8      	ldr	r0, [r7, #12]
 80074a0:	f7ff fd5a 	bl	8006f58 <xTimerGenericCommand>
 80074a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d10b      	bne.n	80074c4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80074ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b0:	f383 8811 	msr	BASEPRI, r3
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	f3bf 8f4f 	dsb	sy
 80074bc:	603b      	str	r3, [r7, #0]
}
 80074be:	bf00      	nop
 80074c0:	bf00      	nop
 80074c2:	e7fd      	b.n	80074c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80074c4:	4b09      	ldr	r3, [pc, #36]	@ (80074ec <prvSwitchTimerLists+0xc4>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1b0      	bne.n	8007430 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80074ce:	4b07      	ldr	r3, [pc, #28]	@ (80074ec <prvSwitchTimerLists+0xc4>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80074d4:	4b06      	ldr	r3, [pc, #24]	@ (80074f0 <prvSwitchTimerLists+0xc8>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a04      	ldr	r2, [pc, #16]	@ (80074ec <prvSwitchTimerLists+0xc4>)
 80074da:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80074dc:	4a04      	ldr	r2, [pc, #16]	@ (80074f0 <prvSwitchTimerLists+0xc8>)
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	6013      	str	r3, [r2, #0]
}
 80074e2:	bf00      	nop
 80074e4:	3718      	adds	r7, #24
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	200012c0 	.word	0x200012c0
 80074f0:	200012c4 	.word	0x200012c4

080074f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80074fa:	f000 f92f 	bl	800775c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80074fe:	4b15      	ldr	r3, [pc, #84]	@ (8007554 <prvCheckForValidListAndQueue+0x60>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d120      	bne.n	8007548 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007506:	4814      	ldr	r0, [pc, #80]	@ (8007558 <prvCheckForValidListAndQueue+0x64>)
 8007508:	f7fe f82a 	bl	8005560 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800750c:	4813      	ldr	r0, [pc, #76]	@ (800755c <prvCheckForValidListAndQueue+0x68>)
 800750e:	f7fe f827 	bl	8005560 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007512:	4b13      	ldr	r3, [pc, #76]	@ (8007560 <prvCheckForValidListAndQueue+0x6c>)
 8007514:	4a10      	ldr	r2, [pc, #64]	@ (8007558 <prvCheckForValidListAndQueue+0x64>)
 8007516:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007518:	4b12      	ldr	r3, [pc, #72]	@ (8007564 <prvCheckForValidListAndQueue+0x70>)
 800751a:	4a10      	ldr	r2, [pc, #64]	@ (800755c <prvCheckForValidListAndQueue+0x68>)
 800751c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800751e:	2300      	movs	r3, #0
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	4b11      	ldr	r3, [pc, #68]	@ (8007568 <prvCheckForValidListAndQueue+0x74>)
 8007524:	4a11      	ldr	r2, [pc, #68]	@ (800756c <prvCheckForValidListAndQueue+0x78>)
 8007526:	2110      	movs	r1, #16
 8007528:	200a      	movs	r0, #10
 800752a:	f7fe f933 	bl	8005794 <xQueueGenericCreateStatic>
 800752e:	4603      	mov	r3, r0
 8007530:	4a08      	ldr	r2, [pc, #32]	@ (8007554 <prvCheckForValidListAndQueue+0x60>)
 8007532:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007534:	4b07      	ldr	r3, [pc, #28]	@ (8007554 <prvCheckForValidListAndQueue+0x60>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d005      	beq.n	8007548 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800753c:	4b05      	ldr	r3, [pc, #20]	@ (8007554 <prvCheckForValidListAndQueue+0x60>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	490b      	ldr	r1, [pc, #44]	@ (8007570 <prvCheckForValidListAndQueue+0x7c>)
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe fd58 	bl	8005ff8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007548:	f000 f938 	bl	80077bc <vPortExitCritical>
}
 800754c:	bf00      	nop
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	200012c8 	.word	0x200012c8
 8007558:	20001298 	.word	0x20001298
 800755c:	200012ac 	.word	0x200012ac
 8007560:	200012c0 	.word	0x200012c0
 8007564:	200012c4 	.word	0x200012c4
 8007568:	20001374 	.word	0x20001374
 800756c:	200012d4 	.word	0x200012d4
 8007570:	08008720 	.word	0x08008720

08007574 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	3b04      	subs	r3, #4
 8007584:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800758c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	3b04      	subs	r3, #4
 8007592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	f023 0201 	bic.w	r2, r3, #1
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	3b04      	subs	r3, #4
 80075a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80075a4:	4a08      	ldr	r2, [pc, #32]	@ (80075c8 <pxPortInitialiseStack+0x54>)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	3b14      	subs	r3, #20
 80075ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	3b20      	subs	r3, #32
 80075ba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80075bc:	68fb      	ldr	r3, [r7, #12]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bc80      	pop	{r7}
 80075c6:	4770      	bx	lr
 80075c8:	080075cd 	.word	0x080075cd

080075cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80075d2:	2300      	movs	r3, #0
 80075d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80075d6:	4b12      	ldr	r3, [pc, #72]	@ (8007620 <prvTaskExitError+0x54>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075de:	d00b      	beq.n	80075f8 <prvTaskExitError+0x2c>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	60fb      	str	r3, [r7, #12]
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	e7fd      	b.n	80075f4 <prvTaskExitError+0x28>
	__asm volatile
 80075f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075fc:	f383 8811 	msr	BASEPRI, r3
 8007600:	f3bf 8f6f 	isb	sy
 8007604:	f3bf 8f4f 	dsb	sy
 8007608:	60bb      	str	r3, [r7, #8]
}
 800760a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800760c:	bf00      	nop
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d0fc      	beq.n	800760e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007614:	bf00      	nop
 8007616:	bf00      	nop
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	bc80      	pop	{r7}
 800761e:	4770      	bx	lr
 8007620:	2000000c 	.word	0x2000000c
	...

08007630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007630:	4b07      	ldr	r3, [pc, #28]	@ (8007650 <pxCurrentTCBConst2>)
 8007632:	6819      	ldr	r1, [r3, #0]
 8007634:	6808      	ldr	r0, [r1, #0]
 8007636:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800763a:	f380 8809 	msr	PSP, r0
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	f04f 0000 	mov.w	r0, #0
 8007646:	f380 8811 	msr	BASEPRI, r0
 800764a:	f04e 0e0d 	orr.w	lr, lr, #13
 800764e:	4770      	bx	lr

08007650 <pxCurrentTCBConst2>:
 8007650:	20000d98 	.word	0x20000d98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop

08007658 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007658:	4806      	ldr	r0, [pc, #24]	@ (8007674 <prvPortStartFirstTask+0x1c>)
 800765a:	6800      	ldr	r0, [r0, #0]
 800765c:	6800      	ldr	r0, [r0, #0]
 800765e:	f380 8808 	msr	MSP, r0
 8007662:	b662      	cpsie	i
 8007664:	b661      	cpsie	f
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	df00      	svc	0
 8007670:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007672:	bf00      	nop
 8007674:	e000ed08 	.word	0xe000ed08

08007678 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800767e:	4b32      	ldr	r3, [pc, #200]	@ (8007748 <xPortStartScheduler+0xd0>)
 8007680:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	b2db      	uxtb	r3, r3
 8007688:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	22ff      	movs	r2, #255	@ 0xff
 800768e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	b2db      	uxtb	r3, r3
 8007696:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007698:	78fb      	ldrb	r3, [r7, #3]
 800769a:	b2db      	uxtb	r3, r3
 800769c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80076a0:	b2da      	uxtb	r2, r3
 80076a2:	4b2a      	ldr	r3, [pc, #168]	@ (800774c <xPortStartScheduler+0xd4>)
 80076a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80076a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007750 <xPortStartScheduler+0xd8>)
 80076a8:	2207      	movs	r2, #7
 80076aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076ac:	e009      	b.n	80076c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80076ae:	4b28      	ldr	r3, [pc, #160]	@ (8007750 <xPortStartScheduler+0xd8>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	3b01      	subs	r3, #1
 80076b4:	4a26      	ldr	r2, [pc, #152]	@ (8007750 <xPortStartScheduler+0xd8>)
 80076b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80076b8:	78fb      	ldrb	r3, [r7, #3]
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	005b      	lsls	r3, r3, #1
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076c2:	78fb      	ldrb	r3, [r7, #3]
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076ca:	2b80      	cmp	r3, #128	@ 0x80
 80076cc:	d0ef      	beq.n	80076ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80076ce:	4b20      	ldr	r3, [pc, #128]	@ (8007750 <xPortStartScheduler+0xd8>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f1c3 0307 	rsb	r3, r3, #7
 80076d6:	2b04      	cmp	r3, #4
 80076d8:	d00b      	beq.n	80076f2 <xPortStartScheduler+0x7a>
	__asm volatile
 80076da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076de:	f383 8811 	msr	BASEPRI, r3
 80076e2:	f3bf 8f6f 	isb	sy
 80076e6:	f3bf 8f4f 	dsb	sy
 80076ea:	60bb      	str	r3, [r7, #8]
}
 80076ec:	bf00      	nop
 80076ee:	bf00      	nop
 80076f0:	e7fd      	b.n	80076ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80076f2:	4b17      	ldr	r3, [pc, #92]	@ (8007750 <xPortStartScheduler+0xd8>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	021b      	lsls	r3, r3, #8
 80076f8:	4a15      	ldr	r2, [pc, #84]	@ (8007750 <xPortStartScheduler+0xd8>)
 80076fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80076fc:	4b14      	ldr	r3, [pc, #80]	@ (8007750 <xPortStartScheduler+0xd8>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007704:	4a12      	ldr	r2, [pc, #72]	@ (8007750 <xPortStartScheduler+0xd8>)
 8007706:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	b2da      	uxtb	r2, r3
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007710:	4b10      	ldr	r3, [pc, #64]	@ (8007754 <xPortStartScheduler+0xdc>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a0f      	ldr	r2, [pc, #60]	@ (8007754 <xPortStartScheduler+0xdc>)
 8007716:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800771a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800771c:	4b0d      	ldr	r3, [pc, #52]	@ (8007754 <xPortStartScheduler+0xdc>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a0c      	ldr	r2, [pc, #48]	@ (8007754 <xPortStartScheduler+0xdc>)
 8007722:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007726:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007728:	f000 f8b8 	bl	800789c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800772c:	4b0a      	ldr	r3, [pc, #40]	@ (8007758 <xPortStartScheduler+0xe0>)
 800772e:	2200      	movs	r2, #0
 8007730:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007732:	f7ff ff91 	bl	8007658 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007736:	f7ff f873 	bl	8006820 <vTaskSwitchContext>
	prvTaskExitError();
 800773a:	f7ff ff47 	bl	80075cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3710      	adds	r7, #16
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}
 8007748:	e000e400 	.word	0xe000e400
 800774c:	200013c4 	.word	0x200013c4
 8007750:	200013c8 	.word	0x200013c8
 8007754:	e000ed20 	.word	0xe000ed20
 8007758:	2000000c 	.word	0x2000000c

0800775c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
	__asm volatile
 8007762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	607b      	str	r3, [r7, #4]
}
 8007774:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007776:	4b0f      	ldr	r3, [pc, #60]	@ (80077b4 <vPortEnterCritical+0x58>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3301      	adds	r3, #1
 800777c:	4a0d      	ldr	r2, [pc, #52]	@ (80077b4 <vPortEnterCritical+0x58>)
 800777e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007780:	4b0c      	ldr	r3, [pc, #48]	@ (80077b4 <vPortEnterCritical+0x58>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2b01      	cmp	r3, #1
 8007786:	d110      	bne.n	80077aa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007788:	4b0b      	ldr	r3, [pc, #44]	@ (80077b8 <vPortEnterCritical+0x5c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	b2db      	uxtb	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00b      	beq.n	80077aa <vPortEnterCritical+0x4e>
	__asm volatile
 8007792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007796:	f383 8811 	msr	BASEPRI, r3
 800779a:	f3bf 8f6f 	isb	sy
 800779e:	f3bf 8f4f 	dsb	sy
 80077a2:	603b      	str	r3, [r7, #0]
}
 80077a4:	bf00      	nop
 80077a6:	bf00      	nop
 80077a8:	e7fd      	b.n	80077a6 <vPortEnterCritical+0x4a>
	}
}
 80077aa:	bf00      	nop
 80077ac:	370c      	adds	r7, #12
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bc80      	pop	{r7}
 80077b2:	4770      	bx	lr
 80077b4:	2000000c 	.word	0x2000000c
 80077b8:	e000ed04 	.word	0xe000ed04

080077bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80077c2:	4b12      	ldr	r3, [pc, #72]	@ (800780c <vPortExitCritical+0x50>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10b      	bne.n	80077e2 <vPortExitCritical+0x26>
	__asm volatile
 80077ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	607b      	str	r3, [r7, #4]
}
 80077dc:	bf00      	nop
 80077de:	bf00      	nop
 80077e0:	e7fd      	b.n	80077de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80077e2:	4b0a      	ldr	r3, [pc, #40]	@ (800780c <vPortExitCritical+0x50>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	3b01      	subs	r3, #1
 80077e8:	4a08      	ldr	r2, [pc, #32]	@ (800780c <vPortExitCritical+0x50>)
 80077ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80077ec:	4b07      	ldr	r3, [pc, #28]	@ (800780c <vPortExitCritical+0x50>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d105      	bne.n	8007800 <vPortExitCritical+0x44>
 80077f4:	2300      	movs	r3, #0
 80077f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	f383 8811 	msr	BASEPRI, r3
}
 80077fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007800:	bf00      	nop
 8007802:	370c      	adds	r7, #12
 8007804:	46bd      	mov	sp, r7
 8007806:	bc80      	pop	{r7}
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	2000000c 	.word	0x2000000c

08007810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007810:	f3ef 8009 	mrs	r0, PSP
 8007814:	f3bf 8f6f 	isb	sy
 8007818:	4b0d      	ldr	r3, [pc, #52]	@ (8007850 <pxCurrentTCBConst>)
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007820:	6010      	str	r0, [r2, #0]
 8007822:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007826:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800782a:	f380 8811 	msr	BASEPRI, r0
 800782e:	f7fe fff7 	bl	8006820 <vTaskSwitchContext>
 8007832:	f04f 0000 	mov.w	r0, #0
 8007836:	f380 8811 	msr	BASEPRI, r0
 800783a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800783e:	6819      	ldr	r1, [r3, #0]
 8007840:	6808      	ldr	r0, [r1, #0]
 8007842:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007846:	f380 8809 	msr	PSP, r0
 800784a:	f3bf 8f6f 	isb	sy
 800784e:	4770      	bx	lr

08007850 <pxCurrentTCBConst>:
 8007850:	20000d98 	.word	0x20000d98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007854:	bf00      	nop
 8007856:	bf00      	nop

08007858 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	607b      	str	r3, [r7, #4]
}
 8007870:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007872:	f7fe ff1b 	bl	80066ac <xTaskIncrementTick>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d003      	beq.n	8007884 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800787c:	4b06      	ldr	r3, [pc, #24]	@ (8007898 <xPortSysTickHandler+0x40>)
 800787e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007882:	601a      	str	r2, [r3, #0]
 8007884:	2300      	movs	r3, #0
 8007886:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	f383 8811 	msr	BASEPRI, r3
}
 800788e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007890:	bf00      	nop
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	e000ed04 	.word	0xe000ed04

0800789c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800789c:	b480      	push	{r7}
 800789e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80078a0:	4b0a      	ldr	r3, [pc, #40]	@ (80078cc <vPortSetupTimerInterrupt+0x30>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80078a6:	4b0a      	ldr	r3, [pc, #40]	@ (80078d0 <vPortSetupTimerInterrupt+0x34>)
 80078a8:	2200      	movs	r2, #0
 80078aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80078ac:	4b09      	ldr	r3, [pc, #36]	@ (80078d4 <vPortSetupTimerInterrupt+0x38>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a09      	ldr	r2, [pc, #36]	@ (80078d8 <vPortSetupTimerInterrupt+0x3c>)
 80078b2:	fba2 2303 	umull	r2, r3, r2, r3
 80078b6:	099b      	lsrs	r3, r3, #6
 80078b8:	4a08      	ldr	r2, [pc, #32]	@ (80078dc <vPortSetupTimerInterrupt+0x40>)
 80078ba:	3b01      	subs	r3, #1
 80078bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80078be:	4b03      	ldr	r3, [pc, #12]	@ (80078cc <vPortSetupTimerInterrupt+0x30>)
 80078c0:	2207      	movs	r2, #7
 80078c2:	601a      	str	r2, [r3, #0]
}
 80078c4:	bf00      	nop
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bc80      	pop	{r7}
 80078ca:	4770      	bx	lr
 80078cc:	e000e010 	.word	0xe000e010
 80078d0:	e000e018 	.word	0xe000e018
 80078d4:	20000000 	.word	0x20000000
 80078d8:	10624dd3 	.word	0x10624dd3
 80078dc:	e000e014 	.word	0xe000e014

080078e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80078e0:	b480      	push	{r7}
 80078e2:	b085      	sub	sp, #20
 80078e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80078e6:	f3ef 8305 	mrs	r3, IPSR
 80078ea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2b0f      	cmp	r3, #15
 80078f0:	d915      	bls.n	800791e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80078f2:	4a17      	ldr	r2, [pc, #92]	@ (8007950 <vPortValidateInterruptPriority+0x70>)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	4413      	add	r3, r2
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80078fc:	4b15      	ldr	r3, [pc, #84]	@ (8007954 <vPortValidateInterruptPriority+0x74>)
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	7afa      	ldrb	r2, [r7, #11]
 8007902:	429a      	cmp	r2, r3
 8007904:	d20b      	bcs.n	800791e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800790a:	f383 8811 	msr	BASEPRI, r3
 800790e:	f3bf 8f6f 	isb	sy
 8007912:	f3bf 8f4f 	dsb	sy
 8007916:	607b      	str	r3, [r7, #4]
}
 8007918:	bf00      	nop
 800791a:	bf00      	nop
 800791c:	e7fd      	b.n	800791a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800791e:	4b0e      	ldr	r3, [pc, #56]	@ (8007958 <vPortValidateInterruptPriority+0x78>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007926:	4b0d      	ldr	r3, [pc, #52]	@ (800795c <vPortValidateInterruptPriority+0x7c>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	429a      	cmp	r2, r3
 800792c:	d90b      	bls.n	8007946 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800792e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007932:	f383 8811 	msr	BASEPRI, r3
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	f3bf 8f4f 	dsb	sy
 800793e:	603b      	str	r3, [r7, #0]
}
 8007940:	bf00      	nop
 8007942:	bf00      	nop
 8007944:	e7fd      	b.n	8007942 <vPortValidateInterruptPriority+0x62>
	}
 8007946:	bf00      	nop
 8007948:	3714      	adds	r7, #20
 800794a:	46bd      	mov	sp, r7
 800794c:	bc80      	pop	{r7}
 800794e:	4770      	bx	lr
 8007950:	e000e3f0 	.word	0xe000e3f0
 8007954:	200013c4 	.word	0x200013c4
 8007958:	e000ed0c 	.word	0xe000ed0c
 800795c:	200013c8 	.word	0x200013c8

08007960 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b08a      	sub	sp, #40	@ 0x28
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007968:	2300      	movs	r3, #0
 800796a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800796c:	f7fe fde4 	bl	8006538 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007970:	4b5c      	ldr	r3, [pc, #368]	@ (8007ae4 <pvPortMalloc+0x184>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007978:	f000 f924 	bl	8007bc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800797c:	4b5a      	ldr	r3, [pc, #360]	@ (8007ae8 <pvPortMalloc+0x188>)
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4013      	ands	r3, r2
 8007984:	2b00      	cmp	r3, #0
 8007986:	f040 8095 	bne.w	8007ab4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d01e      	beq.n	80079ce <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007990:	2208      	movs	r2, #8
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4413      	add	r3, r2
 8007996:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f003 0307 	and.w	r3, r3, #7
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d015      	beq.n	80079ce <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f023 0307 	bic.w	r3, r3, #7
 80079a8:	3308      	adds	r3, #8
 80079aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f003 0307 	and.w	r3, r3, #7
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00b      	beq.n	80079ce <pvPortMalloc+0x6e>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	617b      	str	r3, [r7, #20]
}
 80079c8:	bf00      	nop
 80079ca:	bf00      	nop
 80079cc:	e7fd      	b.n	80079ca <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d06f      	beq.n	8007ab4 <pvPortMalloc+0x154>
 80079d4:	4b45      	ldr	r3, [pc, #276]	@ (8007aec <pvPortMalloc+0x18c>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d86a      	bhi.n	8007ab4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80079de:	4b44      	ldr	r3, [pc, #272]	@ (8007af0 <pvPortMalloc+0x190>)
 80079e0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80079e2:	4b43      	ldr	r3, [pc, #268]	@ (8007af0 <pvPortMalloc+0x190>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079e8:	e004      	b.n	80079f4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80079ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80079ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d903      	bls.n	8007a06 <pvPortMalloc+0xa6>
 80079fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1f1      	bne.n	80079ea <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007a06:	4b37      	ldr	r3, [pc, #220]	@ (8007ae4 <pvPortMalloc+0x184>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d051      	beq.n	8007ab4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007a10:	6a3b      	ldr	r3, [r7, #32]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2208      	movs	r2, #8
 8007a16:	4413      	add	r3, r2
 8007a18:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a24:	685a      	ldr	r2, [r3, #4]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	1ad2      	subs	r2, r2, r3
 8007a2a:	2308      	movs	r3, #8
 8007a2c:	005b      	lsls	r3, r3, #1
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d920      	bls.n	8007a74 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4413      	add	r3, r2
 8007a38:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	f003 0307 	and.w	r3, r3, #7
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00b      	beq.n	8007a5c <pvPortMalloc+0xfc>
	__asm volatile
 8007a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	613b      	str	r3, [r7, #16]
}
 8007a56:	bf00      	nop
 8007a58:	bf00      	nop
 8007a5a:	e7fd      	b.n	8007a58 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5e:	685a      	ldr	r2, [r3, #4]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	1ad2      	subs	r2, r2, r3
 8007a64:	69bb      	ldr	r3, [r7, #24]
 8007a66:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a6e:	69b8      	ldr	r0, [r7, #24]
 8007a70:	f000 f90a 	bl	8007c88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a74:	4b1d      	ldr	r3, [pc, #116]	@ (8007aec <pvPortMalloc+0x18c>)
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8007aec <pvPortMalloc+0x18c>)
 8007a80:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a82:	4b1a      	ldr	r3, [pc, #104]	@ (8007aec <pvPortMalloc+0x18c>)
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	4b1b      	ldr	r3, [pc, #108]	@ (8007af4 <pvPortMalloc+0x194>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d203      	bcs.n	8007a96 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a8e:	4b17      	ldr	r3, [pc, #92]	@ (8007aec <pvPortMalloc+0x18c>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a18      	ldr	r2, [pc, #96]	@ (8007af4 <pvPortMalloc+0x194>)
 8007a94:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	4b13      	ldr	r3, [pc, #76]	@ (8007ae8 <pvPortMalloc+0x188>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	431a      	orrs	r2, r3
 8007aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007aaa:	4b13      	ldr	r3, [pc, #76]	@ (8007af8 <pvPortMalloc+0x198>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	4a11      	ldr	r2, [pc, #68]	@ (8007af8 <pvPortMalloc+0x198>)
 8007ab2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007ab4:	f7fe fd4e 	bl	8006554 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	f003 0307 	and.w	r3, r3, #7
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00b      	beq.n	8007ada <pvPortMalloc+0x17a>
	__asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	60fb      	str	r3, [r7, #12]
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	e7fd      	b.n	8007ad6 <pvPortMalloc+0x176>
	return pvReturn;
 8007ada:	69fb      	ldr	r3, [r7, #28]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3728      	adds	r7, #40	@ 0x28
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	20001fd4 	.word	0x20001fd4
 8007ae8:	20001fe8 	.word	0x20001fe8
 8007aec:	20001fd8 	.word	0x20001fd8
 8007af0:	20001fcc 	.word	0x20001fcc
 8007af4:	20001fdc 	.word	0x20001fdc
 8007af8:	20001fe0 	.word	0x20001fe0

08007afc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b086      	sub	sp, #24
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d04f      	beq.n	8007bae <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007b0e:	2308      	movs	r3, #8
 8007b10:	425b      	negs	r3, r3
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	4413      	add	r3, r2
 8007b16:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	685a      	ldr	r2, [r3, #4]
 8007b20:	4b25      	ldr	r3, [pc, #148]	@ (8007bb8 <vPortFree+0xbc>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4013      	ands	r3, r2
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d10b      	bne.n	8007b42 <vPortFree+0x46>
	__asm volatile
 8007b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2e:	f383 8811 	msr	BASEPRI, r3
 8007b32:	f3bf 8f6f 	isb	sy
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	60fb      	str	r3, [r7, #12]
}
 8007b3c:	bf00      	nop
 8007b3e:	bf00      	nop
 8007b40:	e7fd      	b.n	8007b3e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d00b      	beq.n	8007b62 <vPortFree+0x66>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	60bb      	str	r3, [r7, #8]
}
 8007b5c:	bf00      	nop
 8007b5e:	bf00      	nop
 8007b60:	e7fd      	b.n	8007b5e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	685a      	ldr	r2, [r3, #4]
 8007b66:	4b14      	ldr	r3, [pc, #80]	@ (8007bb8 <vPortFree+0xbc>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d01e      	beq.n	8007bae <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d11a      	bne.n	8007bae <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	685a      	ldr	r2, [r3, #4]
 8007b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8007bb8 <vPortFree+0xbc>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	43db      	mvns	r3, r3
 8007b82:	401a      	ands	r2, r3
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007b88:	f7fe fcd6 	bl	8006538 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	685a      	ldr	r2, [r3, #4]
 8007b90:	4b0a      	ldr	r3, [pc, #40]	@ (8007bbc <vPortFree+0xc0>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4413      	add	r3, r2
 8007b96:	4a09      	ldr	r2, [pc, #36]	@ (8007bbc <vPortFree+0xc0>)
 8007b98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b9a:	6938      	ldr	r0, [r7, #16]
 8007b9c:	f000 f874 	bl	8007c88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007ba0:	4b07      	ldr	r3, [pc, #28]	@ (8007bc0 <vPortFree+0xc4>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	4a06      	ldr	r2, [pc, #24]	@ (8007bc0 <vPortFree+0xc4>)
 8007ba8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007baa:	f7fe fcd3 	bl	8006554 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007bae:	bf00      	nop
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	20001fe8 	.word	0x20001fe8
 8007bbc:	20001fd8 	.word	0x20001fd8
 8007bc0:	20001fe4 	.word	0x20001fe4

08007bc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007bca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007bce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007bd0:	4b27      	ldr	r3, [pc, #156]	@ (8007c70 <prvHeapInit+0xac>)
 8007bd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f003 0307 	and.w	r3, r3, #7
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00c      	beq.n	8007bf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	3307      	adds	r3, #7
 8007be2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f023 0307 	bic.w	r3, r3, #7
 8007bea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	4a1f      	ldr	r2, [pc, #124]	@ (8007c70 <prvHeapInit+0xac>)
 8007bf4:	4413      	add	r3, r2
 8007bf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8007c74 <prvHeapInit+0xb0>)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007c02:	4b1c      	ldr	r3, [pc, #112]	@ (8007c74 <prvHeapInit+0xb0>)
 8007c04:	2200      	movs	r2, #0
 8007c06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	68ba      	ldr	r2, [r7, #8]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007c10:	2208      	movs	r2, #8
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	1a9b      	subs	r3, r3, r2
 8007c16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f023 0307 	bic.w	r3, r3, #7
 8007c1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	4a15      	ldr	r2, [pc, #84]	@ (8007c78 <prvHeapInit+0xb4>)
 8007c24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007c26:	4b14      	ldr	r3, [pc, #80]	@ (8007c78 <prvHeapInit+0xb4>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c2e:	4b12      	ldr	r3, [pc, #72]	@ (8007c78 <prvHeapInit+0xb4>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2200      	movs	r2, #0
 8007c34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	1ad2      	subs	r2, r2, r3
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c44:	4b0c      	ldr	r3, [pc, #48]	@ (8007c78 <prvHeapInit+0xb4>)
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	4a0a      	ldr	r2, [pc, #40]	@ (8007c7c <prvHeapInit+0xb8>)
 8007c52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	4a09      	ldr	r2, [pc, #36]	@ (8007c80 <prvHeapInit+0xbc>)
 8007c5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c5c:	4b09      	ldr	r3, [pc, #36]	@ (8007c84 <prvHeapInit+0xc0>)
 8007c5e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007c62:	601a      	str	r2, [r3, #0]
}
 8007c64:	bf00      	nop
 8007c66:	3714      	adds	r7, #20
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bc80      	pop	{r7}
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	200013cc 	.word	0x200013cc
 8007c74:	20001fcc 	.word	0x20001fcc
 8007c78:	20001fd4 	.word	0x20001fd4
 8007c7c:	20001fdc 	.word	0x20001fdc
 8007c80:	20001fd8 	.word	0x20001fd8
 8007c84:	20001fe8 	.word	0x20001fe8

08007c88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007c90:	4b27      	ldr	r3, [pc, #156]	@ (8007d30 <prvInsertBlockIntoFreeList+0xa8>)
 8007c92:	60fb      	str	r3, [r7, #12]
 8007c94:	e002      	b.n	8007c9c <prvInsertBlockIntoFreeList+0x14>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	60fb      	str	r3, [r7, #12]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d8f7      	bhi.n	8007c96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d108      	bne.n	8007cca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	441a      	add	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	68ba      	ldr	r2, [r7, #8]
 8007cd4:	441a      	add	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d118      	bne.n	8007d10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	4b14      	ldr	r3, [pc, #80]	@ (8007d34 <prvInsertBlockIntoFreeList+0xac>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d00d      	beq.n	8007d06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	441a      	add	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	601a      	str	r2, [r3, #0]
 8007d04:	e008      	b.n	8007d18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007d06:	4b0b      	ldr	r3, [pc, #44]	@ (8007d34 <prvInsertBlockIntoFreeList+0xac>)
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	601a      	str	r2, [r3, #0]
 8007d0e:	e003      	b.n	8007d18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d002      	beq.n	8007d26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d26:	bf00      	nop
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bc80      	pop	{r7}
 8007d2e:	4770      	bx	lr
 8007d30:	20001fcc 	.word	0x20001fcc
 8007d34:	20001fd4 	.word	0x20001fd4

08007d38 <memset>:
 8007d38:	4603      	mov	r3, r0
 8007d3a:	4402      	add	r2, r0
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d100      	bne.n	8007d42 <memset+0xa>
 8007d40:	4770      	bx	lr
 8007d42:	f803 1b01 	strb.w	r1, [r3], #1
 8007d46:	e7f9      	b.n	8007d3c <memset+0x4>

08007d48 <__errno>:
 8007d48:	4b01      	ldr	r3, [pc, #4]	@ (8007d50 <__errno+0x8>)
 8007d4a:	6818      	ldr	r0, [r3, #0]
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop
 8007d50:	20000010 	.word	0x20000010

08007d54 <__libc_init_array>:
 8007d54:	b570      	push	{r4, r5, r6, lr}
 8007d56:	2600      	movs	r6, #0
 8007d58:	4d0c      	ldr	r5, [pc, #48]	@ (8007d8c <__libc_init_array+0x38>)
 8007d5a:	4c0d      	ldr	r4, [pc, #52]	@ (8007d90 <__libc_init_array+0x3c>)
 8007d5c:	1b64      	subs	r4, r4, r5
 8007d5e:	10a4      	asrs	r4, r4, #2
 8007d60:	42a6      	cmp	r6, r4
 8007d62:	d109      	bne.n	8007d78 <__libc_init_array+0x24>
 8007d64:	f000 fcbc 	bl	80086e0 <_init>
 8007d68:	2600      	movs	r6, #0
 8007d6a:	4d0a      	ldr	r5, [pc, #40]	@ (8007d94 <__libc_init_array+0x40>)
 8007d6c:	4c0a      	ldr	r4, [pc, #40]	@ (8007d98 <__libc_init_array+0x44>)
 8007d6e:	1b64      	subs	r4, r4, r5
 8007d70:	10a4      	asrs	r4, r4, #2
 8007d72:	42a6      	cmp	r6, r4
 8007d74:	d105      	bne.n	8007d82 <__libc_init_array+0x2e>
 8007d76:	bd70      	pop	{r4, r5, r6, pc}
 8007d78:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d7c:	4798      	blx	r3
 8007d7e:	3601      	adds	r6, #1
 8007d80:	e7ee      	b.n	8007d60 <__libc_init_array+0xc>
 8007d82:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d86:	4798      	blx	r3
 8007d88:	3601      	adds	r6, #1
 8007d8a:	e7f2      	b.n	8007d72 <__libc_init_array+0x1e>
 8007d8c:	080087bc 	.word	0x080087bc
 8007d90:	080087bc 	.word	0x080087bc
 8007d94:	080087bc 	.word	0x080087bc
 8007d98:	080087c0 	.word	0x080087c0

08007d9c <memcpy>:
 8007d9c:	440a      	add	r2, r1
 8007d9e:	4291      	cmp	r1, r2
 8007da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007da4:	d100      	bne.n	8007da8 <memcpy+0xc>
 8007da6:	4770      	bx	lr
 8007da8:	b510      	push	{r4, lr}
 8007daa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dae:	4291      	cmp	r1, r2
 8007db0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007db4:	d1f9      	bne.n	8007daa <memcpy+0xe>
 8007db6:	bd10      	pop	{r4, pc}

08007db8 <powf>:
 8007db8:	b570      	push	{r4, r5, r6, lr}
 8007dba:	460c      	mov	r4, r1
 8007dbc:	4606      	mov	r6, r0
 8007dbe:	f000 f851 	bl	8007e64 <__ieee754_powf>
 8007dc2:	4621      	mov	r1, r4
 8007dc4:	4605      	mov	r5, r0
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f7f8 fc96 	bl	80006f8 <__aeabi_fcmpun>
 8007dcc:	bb68      	cbnz	r0, 8007e2a <powf+0x72>
 8007dce:	2100      	movs	r1, #0
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	f7f8 fc5f 	bl	8000694 <__aeabi_fcmpeq>
 8007dd6:	b190      	cbz	r0, 8007dfe <powf+0x46>
 8007dd8:	2100      	movs	r1, #0
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f7f8 fc5a 	bl	8000694 <__aeabi_fcmpeq>
 8007de0:	2800      	cmp	r0, #0
 8007de2:	d133      	bne.n	8007e4c <powf+0x94>
 8007de4:	4620      	mov	r0, r4
 8007de6:	f000 f834 	bl	8007e52 <finitef>
 8007dea:	b1f0      	cbz	r0, 8007e2a <powf+0x72>
 8007dec:	2100      	movs	r1, #0
 8007dee:	4620      	mov	r0, r4
 8007df0:	f7f8 fc5a 	bl	80006a8 <__aeabi_fcmplt>
 8007df4:	b1c8      	cbz	r0, 8007e2a <powf+0x72>
 8007df6:	f7ff ffa7 	bl	8007d48 <__errno>
 8007dfa:	2322      	movs	r3, #34	@ 0x22
 8007dfc:	e014      	b.n	8007e28 <powf+0x70>
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f000 f827 	bl	8007e52 <finitef>
 8007e04:	b998      	cbnz	r0, 8007e2e <powf+0x76>
 8007e06:	4630      	mov	r0, r6
 8007e08:	f000 f823 	bl	8007e52 <finitef>
 8007e0c:	b178      	cbz	r0, 8007e2e <powf+0x76>
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f000 f81f 	bl	8007e52 <finitef>
 8007e14:	b158      	cbz	r0, 8007e2e <powf+0x76>
 8007e16:	4629      	mov	r1, r5
 8007e18:	4628      	mov	r0, r5
 8007e1a:	f7f8 fc6d 	bl	80006f8 <__aeabi_fcmpun>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	d0e9      	beq.n	8007df6 <powf+0x3e>
 8007e22:	f7ff ff91 	bl	8007d48 <__errno>
 8007e26:	2321      	movs	r3, #33	@ 0x21
 8007e28:	6003      	str	r3, [r0, #0]
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	bd70      	pop	{r4, r5, r6, pc}
 8007e2e:	2100      	movs	r1, #0
 8007e30:	4628      	mov	r0, r5
 8007e32:	f7f8 fc2f 	bl	8000694 <__aeabi_fcmpeq>
 8007e36:	2800      	cmp	r0, #0
 8007e38:	d0f7      	beq.n	8007e2a <powf+0x72>
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	f000 f809 	bl	8007e52 <finitef>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	d0f2      	beq.n	8007e2a <powf+0x72>
 8007e44:	4620      	mov	r0, r4
 8007e46:	f000 f804 	bl	8007e52 <finitef>
 8007e4a:	e7d3      	b.n	8007df4 <powf+0x3c>
 8007e4c:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8007e50:	e7eb      	b.n	8007e2a <powf+0x72>

08007e52 <finitef>:
 8007e52:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007e56:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8007e5a:	bfac      	ite	ge
 8007e5c:	2000      	movge	r0, #0
 8007e5e:	2001      	movlt	r0, #1
 8007e60:	4770      	bx	lr
	...

08007e64 <__ieee754_powf>:
 8007e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e68:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8007e6c:	4681      	mov	r9, r0
 8007e6e:	460f      	mov	r7, r1
 8007e70:	4606      	mov	r6, r0
 8007e72:	460c      	mov	r4, r1
 8007e74:	b087      	sub	sp, #28
 8007e76:	d10c      	bne.n	8007e92 <__ieee754_powf+0x2e>
 8007e78:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8007e7c:	0076      	lsls	r6, r6, #1
 8007e7e:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8007e82:	f240 8310 	bls.w	80084a6 <__ieee754_powf+0x642>
 8007e86:	4639      	mov	r1, r7
 8007e88:	4648      	mov	r0, r9
 8007e8a:	f7f8 f967 	bl	800015c <__addsf3>
 8007e8e:	4601      	mov	r1, r0
 8007e90:	e043      	b.n	8007f1a <__ieee754_powf+0xb6>
 8007e92:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8007e96:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8007e9a:	d802      	bhi.n	8007ea2 <__ieee754_powf+0x3e>
 8007e9c:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8007ea0:	d908      	bls.n	8007eb4 <__ieee754_powf+0x50>
 8007ea2:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8007ea6:	d1ee      	bne.n	8007e86 <__ieee754_powf+0x22>
 8007ea8:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8007eac:	0064      	lsls	r4, r4, #1
 8007eae:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8007eb2:	e7e6      	b.n	8007e82 <__ieee754_powf+0x1e>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	da1f      	bge.n	8007ef8 <__ieee754_powf+0x94>
 8007eb8:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 8007ebc:	f080 82f8 	bcs.w	80084b0 <__ieee754_powf+0x64c>
 8007ec0:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8007ec4:	d32f      	bcc.n	8007f26 <__ieee754_powf+0xc2>
 8007ec6:	ea4f 53eb 	mov.w	r3, fp, asr #23
 8007eca:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8007ece:	fa4b f503 	asr.w	r5, fp, r3
 8007ed2:	fa05 f303 	lsl.w	r3, r5, r3
 8007ed6:	455b      	cmp	r3, fp
 8007ed8:	d123      	bne.n	8007f22 <__ieee754_powf+0xbe>
 8007eda:	f005 0501 	and.w	r5, r5, #1
 8007ede:	f1c5 0502 	rsb	r5, r5, #2
 8007ee2:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8007ee6:	d11f      	bne.n	8007f28 <__ieee754_powf+0xc4>
 8007ee8:	2c00      	cmp	r4, #0
 8007eea:	4649      	mov	r1, r9
 8007eec:	da15      	bge.n	8007f1a <__ieee754_powf+0xb6>
 8007eee:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007ef2:	f7f8 faef 	bl	80004d4 <__aeabi_fdiv>
 8007ef6:	e7ca      	b.n	8007e8e <__ieee754_powf+0x2a>
 8007ef8:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8007efc:	d111      	bne.n	8007f22 <__ieee754_powf+0xbe>
 8007efe:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8007f02:	f000 82d0 	beq.w	80084a6 <__ieee754_powf+0x642>
 8007f06:	d904      	bls.n	8007f12 <__ieee754_powf+0xae>
 8007f08:	2c00      	cmp	r4, #0
 8007f0a:	f280 82cf 	bge.w	80084ac <__ieee754_powf+0x648>
 8007f0e:	2100      	movs	r1, #0
 8007f10:	e003      	b.n	8007f1a <__ieee754_powf+0xb6>
 8007f12:	2c00      	cmp	r4, #0
 8007f14:	dafb      	bge.n	8007f0e <__ieee754_powf+0xaa>
 8007f16:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 8007f1a:	4608      	mov	r0, r1
 8007f1c:	b007      	add	sp, #28
 8007f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f22:	2500      	movs	r5, #0
 8007f24:	e7dd      	b.n	8007ee2 <__ieee754_powf+0x7e>
 8007f26:	2500      	movs	r5, #0
 8007f28:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8007f2c:	d104      	bne.n	8007f38 <__ieee754_powf+0xd4>
 8007f2e:	4649      	mov	r1, r9
 8007f30:	4648      	mov	r0, r9
 8007f32:	f7f8 fa1b 	bl	800036c <__aeabi_fmul>
 8007f36:	e7aa      	b.n	8007e8e <__ieee754_powf+0x2a>
 8007f38:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8007f3c:	f040 82bd 	bne.w	80084ba <__ieee754_powf+0x656>
 8007f40:	2e00      	cmp	r6, #0
 8007f42:	f2c0 82ba 	blt.w	80084ba <__ieee754_powf+0x656>
 8007f46:	4648      	mov	r0, r9
 8007f48:	b007      	add	sp, #28
 8007f4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4e:	f000 bb57 	b.w	8008600 <__ieee754_sqrtf>
 8007f52:	2d01      	cmp	r5, #1
 8007f54:	d1e1      	bne.n	8007f1a <__ieee754_powf+0xb6>
 8007f56:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8007f5a:	e798      	b.n	8007e8e <__ieee754_powf+0x2a>
 8007f5c:	0ff3      	lsrs	r3, r6, #31
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	9303      	str	r3, [sp, #12]
 8007f62:	432b      	orrs	r3, r5
 8007f64:	d101      	bne.n	8007f6a <__ieee754_powf+0x106>
 8007f66:	4649      	mov	r1, r9
 8007f68:	e2c5      	b.n	80084f6 <__ieee754_powf+0x692>
 8007f6a:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 8007f6e:	f240 809b 	bls.w	80080a8 <__ieee754_powf+0x244>
 8007f72:	4b46      	ldr	r3, [pc, #280]	@ (800808c <__ieee754_powf+0x228>)
 8007f74:	4598      	cmp	r8, r3
 8007f76:	d807      	bhi.n	8007f88 <__ieee754_powf+0x124>
 8007f78:	2c00      	cmp	r4, #0
 8007f7a:	da0a      	bge.n	8007f92 <__ieee754_powf+0x12e>
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	b007      	add	sp, #28
 8007f80:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f84:	f000 bb37 	b.w	80085f6 <__math_oflowf>
 8007f88:	4b41      	ldr	r3, [pc, #260]	@ (8008090 <__ieee754_powf+0x22c>)
 8007f8a:	4598      	cmp	r8, r3
 8007f8c:	d907      	bls.n	8007f9e <__ieee754_powf+0x13a>
 8007f8e:	2c00      	cmp	r4, #0
 8007f90:	dcf4      	bgt.n	8007f7c <__ieee754_powf+0x118>
 8007f92:	2000      	movs	r0, #0
 8007f94:	b007      	add	sp, #28
 8007f96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f9a:	f000 bb28 	b.w	80085ee <__math_uflowf>
 8007f9e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8007fa2:	f7f8 f8d9 	bl	8000158 <__aeabi_fsub>
 8007fa6:	493b      	ldr	r1, [pc, #236]	@ (8008094 <__ieee754_powf+0x230>)
 8007fa8:	4606      	mov	r6, r0
 8007faa:	f7f8 f9df 	bl	800036c <__aeabi_fmul>
 8007fae:	493a      	ldr	r1, [pc, #232]	@ (8008098 <__ieee754_powf+0x234>)
 8007fb0:	4680      	mov	r8, r0
 8007fb2:	4630      	mov	r0, r6
 8007fb4:	f7f8 f9da 	bl	800036c <__aeabi_fmul>
 8007fb8:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8007fbc:	4681      	mov	r9, r0
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	f7f8 f9d4 	bl	800036c <__aeabi_fmul>
 8007fc4:	4601      	mov	r1, r0
 8007fc6:	4835      	ldr	r0, [pc, #212]	@ (800809c <__ieee754_powf+0x238>)
 8007fc8:	f7f8 f8c6 	bl	8000158 <__aeabi_fsub>
 8007fcc:	4631      	mov	r1, r6
 8007fce:	f7f8 f9cd 	bl	800036c <__aeabi_fmul>
 8007fd2:	4601      	mov	r1, r0
 8007fd4:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8007fd8:	f7f8 f8be 	bl	8000158 <__aeabi_fsub>
 8007fdc:	4631      	mov	r1, r6
 8007fde:	4682      	mov	sl, r0
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	f7f8 f9c3 	bl	800036c <__aeabi_fmul>
 8007fe6:	4601      	mov	r1, r0
 8007fe8:	4650      	mov	r0, sl
 8007fea:	f7f8 f9bf 	bl	800036c <__aeabi_fmul>
 8007fee:	492c      	ldr	r1, [pc, #176]	@ (80080a0 <__ieee754_powf+0x23c>)
 8007ff0:	f7f8 f9bc 	bl	800036c <__aeabi_fmul>
 8007ff4:	4601      	mov	r1, r0
 8007ff6:	4648      	mov	r0, r9
 8007ff8:	f7f8 f8ae 	bl	8000158 <__aeabi_fsub>
 8007ffc:	4601      	mov	r1, r0
 8007ffe:	4606      	mov	r6, r0
 8008000:	4640      	mov	r0, r8
 8008002:	f7f8 f8ab 	bl	800015c <__addsf3>
 8008006:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 800800a:	f02b 0b0f 	bic.w	fp, fp, #15
 800800e:	4641      	mov	r1, r8
 8008010:	4658      	mov	r0, fp
 8008012:	f7f8 f8a1 	bl	8000158 <__aeabi_fsub>
 8008016:	4601      	mov	r1, r0
 8008018:	4630      	mov	r0, r6
 800801a:	f7f8 f89d 	bl	8000158 <__aeabi_fsub>
 800801e:	9b03      	ldr	r3, [sp, #12]
 8008020:	3d01      	subs	r5, #1
 8008022:	f36f 040b 	bfc	r4, #0, #12
 8008026:	431d      	orrs	r5, r3
 8008028:	4606      	mov	r6, r0
 800802a:	4621      	mov	r1, r4
 800802c:	4638      	mov	r0, r7
 800802e:	bf14      	ite	ne
 8008030:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8008034:	4d1b      	ldreq	r5, [pc, #108]	@ (80080a4 <__ieee754_powf+0x240>)
 8008036:	f7f8 f88f 	bl	8000158 <__aeabi_fsub>
 800803a:	4659      	mov	r1, fp
 800803c:	f7f8 f996 	bl	800036c <__aeabi_fmul>
 8008040:	4639      	mov	r1, r7
 8008042:	4680      	mov	r8, r0
 8008044:	4630      	mov	r0, r6
 8008046:	f7f8 f991 	bl	800036c <__aeabi_fmul>
 800804a:	4601      	mov	r1, r0
 800804c:	4640      	mov	r0, r8
 800804e:	f7f8 f885 	bl	800015c <__addsf3>
 8008052:	4621      	mov	r1, r4
 8008054:	4606      	mov	r6, r0
 8008056:	4658      	mov	r0, fp
 8008058:	f7f8 f988 	bl	800036c <__aeabi_fmul>
 800805c:	4601      	mov	r1, r0
 800805e:	4607      	mov	r7, r0
 8008060:	4630      	mov	r0, r6
 8008062:	f7f8 f87b 	bl	800015c <__addsf3>
 8008066:	2800      	cmp	r0, #0
 8008068:	4604      	mov	r4, r0
 800806a:	4680      	mov	r8, r0
 800806c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008070:	f340 813f 	ble.w	80082f2 <__ieee754_powf+0x48e>
 8008074:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8008078:	f240 8128 	bls.w	80082cc <__ieee754_powf+0x468>
 800807c:	2100      	movs	r1, #0
 800807e:	4628      	mov	r0, r5
 8008080:	f7f8 fb12 	bl	80006a8 <__aeabi_fcmplt>
 8008084:	3800      	subs	r0, #0
 8008086:	bf18      	it	ne
 8008088:	2001      	movne	r0, #1
 800808a:	e778      	b.n	8007f7e <__ieee754_powf+0x11a>
 800808c:	3f7ffff3 	.word	0x3f7ffff3
 8008090:	3f800007 	.word	0x3f800007
 8008094:	3fb8aa00 	.word	0x3fb8aa00
 8008098:	36eca570 	.word	0x36eca570
 800809c:	3eaaaaab 	.word	0x3eaaaaab
 80080a0:	3fb8aa3b 	.word	0x3fb8aa3b
 80080a4:	bf800000 	.word	0xbf800000
 80080a8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80080ac:	f040 810a 	bne.w	80082c4 <__ieee754_powf+0x460>
 80080b0:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 80080b4:	f7f8 f95a 	bl	800036c <__aeabi_fmul>
 80080b8:	f06f 0217 	mvn.w	r2, #23
 80080bc:	4682      	mov	sl, r0
 80080be:	ea4f 53ea 	mov.w	r3, sl, asr #23
 80080c2:	3b7f      	subs	r3, #127	@ 0x7f
 80080c4:	441a      	add	r2, r3
 80080c6:	4b95      	ldr	r3, [pc, #596]	@ (800831c <__ieee754_powf+0x4b8>)
 80080c8:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 80080cc:	459a      	cmp	sl, r3
 80080ce:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 80080d2:	dd06      	ble.n	80080e2 <__ieee754_powf+0x27e>
 80080d4:	4b92      	ldr	r3, [pc, #584]	@ (8008320 <__ieee754_powf+0x4bc>)
 80080d6:	459a      	cmp	sl, r3
 80080d8:	f340 80f6 	ble.w	80082c8 <__ieee754_powf+0x464>
 80080dc:	3201      	adds	r2, #1
 80080de:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 80080e2:	2300      	movs	r3, #0
 80080e4:	9301      	str	r3, [sp, #4]
 80080e6:	9205      	str	r2, [sp, #20]
 80080e8:	4b8e      	ldr	r3, [pc, #568]	@ (8008324 <__ieee754_powf+0x4c0>)
 80080ea:	9a01      	ldr	r2, [sp, #4]
 80080ec:	4630      	mov	r0, r6
 80080ee:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 80080f2:	46b2      	mov	sl, r6
 80080f4:	4659      	mov	r1, fp
 80080f6:	f7f8 f82f 	bl	8000158 <__aeabi_fsub>
 80080fa:	4631      	mov	r1, r6
 80080fc:	4681      	mov	r9, r0
 80080fe:	4658      	mov	r0, fp
 8008100:	f7f8 f82c 	bl	800015c <__addsf3>
 8008104:	4601      	mov	r1, r0
 8008106:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800810a:	f7f8 f9e3 	bl	80004d4 <__aeabi_fdiv>
 800810e:	4601      	mov	r1, r0
 8008110:	9004      	str	r0, [sp, #16]
 8008112:	4648      	mov	r0, r9
 8008114:	f7f8 f92a 	bl	800036c <__aeabi_fmul>
 8008118:	9002      	str	r0, [sp, #8]
 800811a:	9b02      	ldr	r3, [sp, #8]
 800811c:	1076      	asrs	r6, r6, #1
 800811e:	f36f 030b 	bfc	r3, #0, #12
 8008122:	4698      	mov	r8, r3
 8008124:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8008128:	9b01      	ldr	r3, [sp, #4]
 800812a:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 800812e:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8008132:	4631      	mov	r1, r6
 8008134:	4640      	mov	r0, r8
 8008136:	f7f8 f919 	bl	800036c <__aeabi_fmul>
 800813a:	4601      	mov	r1, r0
 800813c:	4648      	mov	r0, r9
 800813e:	f7f8 f80b 	bl	8000158 <__aeabi_fsub>
 8008142:	4659      	mov	r1, fp
 8008144:	4681      	mov	r9, r0
 8008146:	4630      	mov	r0, r6
 8008148:	f7f8 f806 	bl	8000158 <__aeabi_fsub>
 800814c:	4601      	mov	r1, r0
 800814e:	4650      	mov	r0, sl
 8008150:	f7f8 f802 	bl	8000158 <__aeabi_fsub>
 8008154:	4641      	mov	r1, r8
 8008156:	f7f8 f909 	bl	800036c <__aeabi_fmul>
 800815a:	4601      	mov	r1, r0
 800815c:	4648      	mov	r0, r9
 800815e:	f7f7 fffb 	bl	8000158 <__aeabi_fsub>
 8008162:	9b04      	ldr	r3, [sp, #16]
 8008164:	4619      	mov	r1, r3
 8008166:	f7f8 f901 	bl	800036c <__aeabi_fmul>
 800816a:	9902      	ldr	r1, [sp, #8]
 800816c:	4683      	mov	fp, r0
 800816e:	4608      	mov	r0, r1
 8008170:	f7f8 f8fc 	bl	800036c <__aeabi_fmul>
 8008174:	4606      	mov	r6, r0
 8008176:	496c      	ldr	r1, [pc, #432]	@ (8008328 <__ieee754_powf+0x4c4>)
 8008178:	f7f8 f8f8 	bl	800036c <__aeabi_fmul>
 800817c:	496b      	ldr	r1, [pc, #428]	@ (800832c <__ieee754_powf+0x4c8>)
 800817e:	f7f7 ffed 	bl	800015c <__addsf3>
 8008182:	4631      	mov	r1, r6
 8008184:	f7f8 f8f2 	bl	800036c <__aeabi_fmul>
 8008188:	4969      	ldr	r1, [pc, #420]	@ (8008330 <__ieee754_powf+0x4cc>)
 800818a:	f7f7 ffe7 	bl	800015c <__addsf3>
 800818e:	4631      	mov	r1, r6
 8008190:	f7f8 f8ec 	bl	800036c <__aeabi_fmul>
 8008194:	4967      	ldr	r1, [pc, #412]	@ (8008334 <__ieee754_powf+0x4d0>)
 8008196:	f7f7 ffe1 	bl	800015c <__addsf3>
 800819a:	4631      	mov	r1, r6
 800819c:	f7f8 f8e6 	bl	800036c <__aeabi_fmul>
 80081a0:	4965      	ldr	r1, [pc, #404]	@ (8008338 <__ieee754_powf+0x4d4>)
 80081a2:	f7f7 ffdb 	bl	800015c <__addsf3>
 80081a6:	4631      	mov	r1, r6
 80081a8:	f7f8 f8e0 	bl	800036c <__aeabi_fmul>
 80081ac:	4963      	ldr	r1, [pc, #396]	@ (800833c <__ieee754_powf+0x4d8>)
 80081ae:	f7f7 ffd5 	bl	800015c <__addsf3>
 80081b2:	4631      	mov	r1, r6
 80081b4:	4681      	mov	r9, r0
 80081b6:	4630      	mov	r0, r6
 80081b8:	f7f8 f8d8 	bl	800036c <__aeabi_fmul>
 80081bc:	4601      	mov	r1, r0
 80081be:	4648      	mov	r0, r9
 80081c0:	f7f8 f8d4 	bl	800036c <__aeabi_fmul>
 80081c4:	4606      	mov	r6, r0
 80081c6:	4641      	mov	r1, r8
 80081c8:	9802      	ldr	r0, [sp, #8]
 80081ca:	f7f7 ffc7 	bl	800015c <__addsf3>
 80081ce:	4659      	mov	r1, fp
 80081d0:	f7f8 f8cc 	bl	800036c <__aeabi_fmul>
 80081d4:	4631      	mov	r1, r6
 80081d6:	f7f7 ffc1 	bl	800015c <__addsf3>
 80081da:	4641      	mov	r1, r8
 80081dc:	4681      	mov	r9, r0
 80081de:	4640      	mov	r0, r8
 80081e0:	f7f8 f8c4 	bl	800036c <__aeabi_fmul>
 80081e4:	4956      	ldr	r1, [pc, #344]	@ (8008340 <__ieee754_powf+0x4dc>)
 80081e6:	4682      	mov	sl, r0
 80081e8:	f7f7 ffb8 	bl	800015c <__addsf3>
 80081ec:	4649      	mov	r1, r9
 80081ee:	f7f7 ffb5 	bl	800015c <__addsf3>
 80081f2:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 80081f6:	f026 060f 	bic.w	r6, r6, #15
 80081fa:	4631      	mov	r1, r6
 80081fc:	4640      	mov	r0, r8
 80081fe:	f7f8 f8b5 	bl	800036c <__aeabi_fmul>
 8008202:	494f      	ldr	r1, [pc, #316]	@ (8008340 <__ieee754_powf+0x4dc>)
 8008204:	4680      	mov	r8, r0
 8008206:	4630      	mov	r0, r6
 8008208:	f7f7 ffa6 	bl	8000158 <__aeabi_fsub>
 800820c:	4651      	mov	r1, sl
 800820e:	f7f7 ffa3 	bl	8000158 <__aeabi_fsub>
 8008212:	4601      	mov	r1, r0
 8008214:	4648      	mov	r0, r9
 8008216:	f7f7 ff9f 	bl	8000158 <__aeabi_fsub>
 800821a:	9902      	ldr	r1, [sp, #8]
 800821c:	f7f8 f8a6 	bl	800036c <__aeabi_fmul>
 8008220:	4631      	mov	r1, r6
 8008222:	4681      	mov	r9, r0
 8008224:	4658      	mov	r0, fp
 8008226:	f7f8 f8a1 	bl	800036c <__aeabi_fmul>
 800822a:	4601      	mov	r1, r0
 800822c:	4648      	mov	r0, r9
 800822e:	f7f7 ff95 	bl	800015c <__addsf3>
 8008232:	4682      	mov	sl, r0
 8008234:	4601      	mov	r1, r0
 8008236:	4640      	mov	r0, r8
 8008238:	f7f7 ff90 	bl	800015c <__addsf3>
 800823c:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8008240:	f026 060f 	bic.w	r6, r6, #15
 8008244:	4630      	mov	r0, r6
 8008246:	493f      	ldr	r1, [pc, #252]	@ (8008344 <__ieee754_powf+0x4e0>)
 8008248:	f7f8 f890 	bl	800036c <__aeabi_fmul>
 800824c:	4641      	mov	r1, r8
 800824e:	4681      	mov	r9, r0
 8008250:	4630      	mov	r0, r6
 8008252:	f7f7 ff81 	bl	8000158 <__aeabi_fsub>
 8008256:	4601      	mov	r1, r0
 8008258:	4650      	mov	r0, sl
 800825a:	f7f7 ff7d 	bl	8000158 <__aeabi_fsub>
 800825e:	493a      	ldr	r1, [pc, #232]	@ (8008348 <__ieee754_powf+0x4e4>)
 8008260:	f7f8 f884 	bl	800036c <__aeabi_fmul>
 8008264:	4939      	ldr	r1, [pc, #228]	@ (800834c <__ieee754_powf+0x4e8>)
 8008266:	4680      	mov	r8, r0
 8008268:	4630      	mov	r0, r6
 800826a:	f7f8 f87f 	bl	800036c <__aeabi_fmul>
 800826e:	4601      	mov	r1, r0
 8008270:	4640      	mov	r0, r8
 8008272:	f7f7 ff73 	bl	800015c <__addsf3>
 8008276:	4b36      	ldr	r3, [pc, #216]	@ (8008350 <__ieee754_powf+0x4ec>)
 8008278:	9a01      	ldr	r2, [sp, #4]
 800827a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800827e:	f7f7 ff6d 	bl	800015c <__addsf3>
 8008282:	9a05      	ldr	r2, [sp, #20]
 8008284:	4606      	mov	r6, r0
 8008286:	4610      	mov	r0, r2
 8008288:	f7f8 f81c 	bl	80002c4 <__aeabi_i2f>
 800828c:	4680      	mov	r8, r0
 800828e:	4b31      	ldr	r3, [pc, #196]	@ (8008354 <__ieee754_powf+0x4f0>)
 8008290:	9a01      	ldr	r2, [sp, #4]
 8008292:	4631      	mov	r1, r6
 8008294:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 8008298:	4648      	mov	r0, r9
 800829a:	f7f7 ff5f 	bl	800015c <__addsf3>
 800829e:	4651      	mov	r1, sl
 80082a0:	f7f7 ff5c 	bl	800015c <__addsf3>
 80082a4:	4641      	mov	r1, r8
 80082a6:	f7f7 ff59 	bl	800015c <__addsf3>
 80082aa:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80082ae:	f02b 0b0f 	bic.w	fp, fp, #15
 80082b2:	4641      	mov	r1, r8
 80082b4:	4658      	mov	r0, fp
 80082b6:	f7f7 ff4f 	bl	8000158 <__aeabi_fsub>
 80082ba:	4651      	mov	r1, sl
 80082bc:	f7f7 ff4c 	bl	8000158 <__aeabi_fsub>
 80082c0:	4649      	mov	r1, r9
 80082c2:	e6a6      	b.n	8008012 <__ieee754_powf+0x1ae>
 80082c4:	2200      	movs	r2, #0
 80082c6:	e6fa      	b.n	80080be <__ieee754_powf+0x25a>
 80082c8:	2301      	movs	r3, #1
 80082ca:	e70b      	b.n	80080e4 <__ieee754_powf+0x280>
 80082cc:	d148      	bne.n	8008360 <__ieee754_powf+0x4fc>
 80082ce:	4922      	ldr	r1, [pc, #136]	@ (8008358 <__ieee754_powf+0x4f4>)
 80082d0:	4630      	mov	r0, r6
 80082d2:	f7f7 ff43 	bl	800015c <__addsf3>
 80082d6:	4639      	mov	r1, r7
 80082d8:	4681      	mov	r9, r0
 80082da:	4620      	mov	r0, r4
 80082dc:	f7f7 ff3c 	bl	8000158 <__aeabi_fsub>
 80082e0:	4601      	mov	r1, r0
 80082e2:	4648      	mov	r0, r9
 80082e4:	f7f8 f9fe 	bl	80006e4 <__aeabi_fcmpgt>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	f47f aec7 	bne.w	800807c <__ieee754_powf+0x218>
 80082ee:	2386      	movs	r3, #134	@ 0x86
 80082f0:	e03b      	b.n	800836a <__ieee754_powf+0x506>
 80082f2:	4a1a      	ldr	r2, [pc, #104]	@ (800835c <__ieee754_powf+0x4f8>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d907      	bls.n	8008308 <__ieee754_powf+0x4a4>
 80082f8:	2100      	movs	r1, #0
 80082fa:	4628      	mov	r0, r5
 80082fc:	f7f8 f9d4 	bl	80006a8 <__aeabi_fcmplt>
 8008300:	3800      	subs	r0, #0
 8008302:	bf18      	it	ne
 8008304:	2001      	movne	r0, #1
 8008306:	e645      	b.n	8007f94 <__ieee754_powf+0x130>
 8008308:	d12a      	bne.n	8008360 <__ieee754_powf+0x4fc>
 800830a:	4639      	mov	r1, r7
 800830c:	f7f7 ff24 	bl	8000158 <__aeabi_fsub>
 8008310:	4631      	mov	r1, r6
 8008312:	f7f8 f9dd 	bl	80006d0 <__aeabi_fcmpge>
 8008316:	2800      	cmp	r0, #0
 8008318:	d0e9      	beq.n	80082ee <__ieee754_powf+0x48a>
 800831a:	e7ed      	b.n	80082f8 <__ieee754_powf+0x494>
 800831c:	001cc471 	.word	0x001cc471
 8008320:	005db3d6 	.word	0x005db3d6
 8008324:	080087ac 	.word	0x080087ac
 8008328:	3e53f142 	.word	0x3e53f142
 800832c:	3e6c3255 	.word	0x3e6c3255
 8008330:	3e8ba305 	.word	0x3e8ba305
 8008334:	3eaaaaab 	.word	0x3eaaaaab
 8008338:	3edb6db7 	.word	0x3edb6db7
 800833c:	3f19999a 	.word	0x3f19999a
 8008340:	40400000 	.word	0x40400000
 8008344:	3f763800 	.word	0x3f763800
 8008348:	3f76384f 	.word	0x3f76384f
 800834c:	369dc3a0 	.word	0x369dc3a0
 8008350:	0800879c 	.word	0x0800879c
 8008354:	080087a4 	.word	0x080087a4
 8008358:	3338aa3c 	.word	0x3338aa3c
 800835c:	43160000 	.word	0x43160000
 8008360:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8008364:	f240 809b 	bls.w	800849e <__ieee754_powf+0x63a>
 8008368:	15db      	asrs	r3, r3, #23
 800836a:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 800836e:	3b7e      	subs	r3, #126	@ 0x7e
 8008370:	411c      	asrs	r4, r3
 8008372:	4444      	add	r4, r8
 8008374:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 8008378:	4961      	ldr	r1, [pc, #388]	@ (8008500 <__ieee754_powf+0x69c>)
 800837a:	3b7f      	subs	r3, #127	@ 0x7f
 800837c:	4119      	asrs	r1, r3
 800837e:	4021      	ands	r1, r4
 8008380:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8008384:	f1c3 0317 	rsb	r3, r3, #23
 8008388:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 800838c:	4638      	mov	r0, r7
 800838e:	411c      	asrs	r4, r3
 8008390:	f1b8 0f00 	cmp.w	r8, #0
 8008394:	bfb8      	it	lt
 8008396:	4264      	neglt	r4, r4
 8008398:	f7f7 fede 	bl	8000158 <__aeabi_fsub>
 800839c:	4607      	mov	r7, r0
 800839e:	4631      	mov	r1, r6
 80083a0:	4638      	mov	r0, r7
 80083a2:	f7f7 fedb 	bl	800015c <__addsf3>
 80083a6:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 80083aa:	f028 080f 	bic.w	r8, r8, #15
 80083ae:	4640      	mov	r0, r8
 80083b0:	4954      	ldr	r1, [pc, #336]	@ (8008504 <__ieee754_powf+0x6a0>)
 80083b2:	f7f7 ffdb 	bl	800036c <__aeabi_fmul>
 80083b6:	4639      	mov	r1, r7
 80083b8:	4681      	mov	r9, r0
 80083ba:	4640      	mov	r0, r8
 80083bc:	f7f7 fecc 	bl	8000158 <__aeabi_fsub>
 80083c0:	4601      	mov	r1, r0
 80083c2:	4630      	mov	r0, r6
 80083c4:	f7f7 fec8 	bl	8000158 <__aeabi_fsub>
 80083c8:	494f      	ldr	r1, [pc, #316]	@ (8008508 <__ieee754_powf+0x6a4>)
 80083ca:	f7f7 ffcf 	bl	800036c <__aeabi_fmul>
 80083ce:	494f      	ldr	r1, [pc, #316]	@ (800850c <__ieee754_powf+0x6a8>)
 80083d0:	4606      	mov	r6, r0
 80083d2:	4640      	mov	r0, r8
 80083d4:	f7f7 ffca 	bl	800036c <__aeabi_fmul>
 80083d8:	4601      	mov	r1, r0
 80083da:	4630      	mov	r0, r6
 80083dc:	f7f7 febe 	bl	800015c <__addsf3>
 80083e0:	4607      	mov	r7, r0
 80083e2:	4601      	mov	r1, r0
 80083e4:	4648      	mov	r0, r9
 80083e6:	f7f7 feb9 	bl	800015c <__addsf3>
 80083ea:	4649      	mov	r1, r9
 80083ec:	4606      	mov	r6, r0
 80083ee:	f7f7 feb3 	bl	8000158 <__aeabi_fsub>
 80083f2:	4601      	mov	r1, r0
 80083f4:	4638      	mov	r0, r7
 80083f6:	f7f7 feaf 	bl	8000158 <__aeabi_fsub>
 80083fa:	4631      	mov	r1, r6
 80083fc:	4680      	mov	r8, r0
 80083fe:	4630      	mov	r0, r6
 8008400:	f7f7 ffb4 	bl	800036c <__aeabi_fmul>
 8008404:	4607      	mov	r7, r0
 8008406:	4942      	ldr	r1, [pc, #264]	@ (8008510 <__ieee754_powf+0x6ac>)
 8008408:	f7f7 ffb0 	bl	800036c <__aeabi_fmul>
 800840c:	4941      	ldr	r1, [pc, #260]	@ (8008514 <__ieee754_powf+0x6b0>)
 800840e:	f7f7 fea3 	bl	8000158 <__aeabi_fsub>
 8008412:	4639      	mov	r1, r7
 8008414:	f7f7 ffaa 	bl	800036c <__aeabi_fmul>
 8008418:	493f      	ldr	r1, [pc, #252]	@ (8008518 <__ieee754_powf+0x6b4>)
 800841a:	f7f7 fe9f 	bl	800015c <__addsf3>
 800841e:	4639      	mov	r1, r7
 8008420:	f7f7 ffa4 	bl	800036c <__aeabi_fmul>
 8008424:	493d      	ldr	r1, [pc, #244]	@ (800851c <__ieee754_powf+0x6b8>)
 8008426:	f7f7 fe97 	bl	8000158 <__aeabi_fsub>
 800842a:	4639      	mov	r1, r7
 800842c:	f7f7 ff9e 	bl	800036c <__aeabi_fmul>
 8008430:	493b      	ldr	r1, [pc, #236]	@ (8008520 <__ieee754_powf+0x6bc>)
 8008432:	f7f7 fe93 	bl	800015c <__addsf3>
 8008436:	4639      	mov	r1, r7
 8008438:	f7f7 ff98 	bl	800036c <__aeabi_fmul>
 800843c:	4601      	mov	r1, r0
 800843e:	4630      	mov	r0, r6
 8008440:	f7f7 fe8a 	bl	8000158 <__aeabi_fsub>
 8008444:	4607      	mov	r7, r0
 8008446:	4601      	mov	r1, r0
 8008448:	4630      	mov	r0, r6
 800844a:	f7f7 ff8f 	bl	800036c <__aeabi_fmul>
 800844e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008452:	4681      	mov	r9, r0
 8008454:	4638      	mov	r0, r7
 8008456:	f7f7 fe7f 	bl	8000158 <__aeabi_fsub>
 800845a:	4601      	mov	r1, r0
 800845c:	4648      	mov	r0, r9
 800845e:	f7f8 f839 	bl	80004d4 <__aeabi_fdiv>
 8008462:	4641      	mov	r1, r8
 8008464:	4607      	mov	r7, r0
 8008466:	4630      	mov	r0, r6
 8008468:	f7f7 ff80 	bl	800036c <__aeabi_fmul>
 800846c:	4641      	mov	r1, r8
 800846e:	f7f7 fe75 	bl	800015c <__addsf3>
 8008472:	4601      	mov	r1, r0
 8008474:	4638      	mov	r0, r7
 8008476:	f7f7 fe6f 	bl	8000158 <__aeabi_fsub>
 800847a:	4631      	mov	r1, r6
 800847c:	f7f7 fe6c 	bl	8000158 <__aeabi_fsub>
 8008480:	4601      	mov	r1, r0
 8008482:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008486:	f7f7 fe67 	bl	8000158 <__aeabi_fsub>
 800848a:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 800848e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008492:	da06      	bge.n	80084a2 <__ieee754_powf+0x63e>
 8008494:	4621      	mov	r1, r4
 8008496:	f000 f849 	bl	800852c <scalbnf>
 800849a:	4629      	mov	r1, r5
 800849c:	e549      	b.n	8007f32 <__ieee754_powf+0xce>
 800849e:	2400      	movs	r4, #0
 80084a0:	e77d      	b.n	800839e <__ieee754_powf+0x53a>
 80084a2:	4618      	mov	r0, r3
 80084a4:	e7f9      	b.n	800849a <__ieee754_powf+0x636>
 80084a6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80084aa:	e536      	b.n	8007f1a <__ieee754_powf+0xb6>
 80084ac:	4639      	mov	r1, r7
 80084ae:	e534      	b.n	8007f1a <__ieee754_powf+0xb6>
 80084b0:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 80084b4:	f43f ad23 	beq.w	8007efe <__ieee754_powf+0x9a>
 80084b8:	2502      	movs	r5, #2
 80084ba:	4648      	mov	r0, r9
 80084bc:	f000 f832 	bl	8008524 <fabsf>
 80084c0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80084c4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80084c8:	46c2      	mov	sl, r8
 80084ca:	4601      	mov	r1, r0
 80084cc:	d003      	beq.n	80084d6 <__ieee754_powf+0x672>
 80084ce:	f1b8 0f00 	cmp.w	r8, #0
 80084d2:	f47f ad43 	bne.w	8007f5c <__ieee754_powf+0xf8>
 80084d6:	2c00      	cmp	r4, #0
 80084d8:	da04      	bge.n	80084e4 <__ieee754_powf+0x680>
 80084da:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80084de:	f7f7 fff9 	bl	80004d4 <__aeabi_fdiv>
 80084e2:	4601      	mov	r1, r0
 80084e4:	2e00      	cmp	r6, #0
 80084e6:	f6bf ad18 	bge.w	8007f1a <__ieee754_powf+0xb6>
 80084ea:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 80084ee:	ea58 0805 	orrs.w	r8, r8, r5
 80084f2:	f47f ad2e 	bne.w	8007f52 <__ieee754_powf+0xee>
 80084f6:	4608      	mov	r0, r1
 80084f8:	f7f7 fe2e 	bl	8000158 <__aeabi_fsub>
 80084fc:	4601      	mov	r1, r0
 80084fe:	e4f8      	b.n	8007ef2 <__ieee754_powf+0x8e>
 8008500:	ff800000 	.word	0xff800000
 8008504:	3f317200 	.word	0x3f317200
 8008508:	3f317218 	.word	0x3f317218
 800850c:	35bfbe8c 	.word	0x35bfbe8c
 8008510:	3331bb4c 	.word	0x3331bb4c
 8008514:	35ddea0e 	.word	0x35ddea0e
 8008518:	388ab355 	.word	0x388ab355
 800851c:	3b360b61 	.word	0x3b360b61
 8008520:	3e2aaaab 	.word	0x3e2aaaab

08008524 <fabsf>:
 8008524:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008528:	4770      	bx	lr
	...

0800852c <scalbnf>:
 800852c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4603      	mov	r3, r0
 8008534:	460d      	mov	r5, r1
 8008536:	4604      	mov	r4, r0
 8008538:	d02e      	beq.n	8008598 <scalbnf+0x6c>
 800853a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800853e:	d304      	bcc.n	800854a <scalbnf+0x1e>
 8008540:	4601      	mov	r1, r0
 8008542:	f7f7 fe0b 	bl	800015c <__addsf3>
 8008546:	4603      	mov	r3, r0
 8008548:	e026      	b.n	8008598 <scalbnf+0x6c>
 800854a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800854e:	d118      	bne.n	8008582 <scalbnf+0x56>
 8008550:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8008554:	f7f7 ff0a 	bl	800036c <__aeabi_fmul>
 8008558:	4a17      	ldr	r2, [pc, #92]	@ (80085b8 <scalbnf+0x8c>)
 800855a:	4603      	mov	r3, r0
 800855c:	4295      	cmp	r5, r2
 800855e:	db0c      	blt.n	800857a <scalbnf+0x4e>
 8008560:	4604      	mov	r4, r0
 8008562:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8008566:	3a19      	subs	r2, #25
 8008568:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800856c:	428d      	cmp	r5, r1
 800856e:	dd0a      	ble.n	8008586 <scalbnf+0x5a>
 8008570:	4912      	ldr	r1, [pc, #72]	@ (80085bc <scalbnf+0x90>)
 8008572:	4618      	mov	r0, r3
 8008574:	f361 001e 	bfi	r0, r1, #0, #31
 8008578:	e000      	b.n	800857c <scalbnf+0x50>
 800857a:	4911      	ldr	r1, [pc, #68]	@ (80085c0 <scalbnf+0x94>)
 800857c:	f7f7 fef6 	bl	800036c <__aeabi_fmul>
 8008580:	e7e1      	b.n	8008546 <scalbnf+0x1a>
 8008582:	0dd2      	lsrs	r2, r2, #23
 8008584:	e7f0      	b.n	8008568 <scalbnf+0x3c>
 8008586:	1951      	adds	r1, r2, r5
 8008588:	29fe      	cmp	r1, #254	@ 0xfe
 800858a:	dcf1      	bgt.n	8008570 <scalbnf+0x44>
 800858c:	2900      	cmp	r1, #0
 800858e:	dd05      	ble.n	800859c <scalbnf+0x70>
 8008590:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8008594:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8008598:	4618      	mov	r0, r3
 800859a:	bd38      	pop	{r3, r4, r5, pc}
 800859c:	f111 0f16 	cmn.w	r1, #22
 80085a0:	da01      	bge.n	80085a6 <scalbnf+0x7a>
 80085a2:	4907      	ldr	r1, [pc, #28]	@ (80085c0 <scalbnf+0x94>)
 80085a4:	e7e5      	b.n	8008572 <scalbnf+0x46>
 80085a6:	f101 0019 	add.w	r0, r1, #25
 80085aa:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80085ae:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80085b2:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80085b6:	e7e1      	b.n	800857c <scalbnf+0x50>
 80085b8:	ffff3cb0 	.word	0xffff3cb0
 80085bc:	7149f2ca 	.word	0x7149f2ca
 80085c0:	0da24260 	.word	0x0da24260

080085c4 <with_errnof>:
 80085c4:	b538      	push	{r3, r4, r5, lr}
 80085c6:	4604      	mov	r4, r0
 80085c8:	460d      	mov	r5, r1
 80085ca:	f7ff fbbd 	bl	8007d48 <__errno>
 80085ce:	6005      	str	r5, [r0, #0]
 80085d0:	4620      	mov	r0, r4
 80085d2:	bd38      	pop	{r3, r4, r5, pc}

080085d4 <xflowf>:
 80085d4:	b508      	push	{r3, lr}
 80085d6:	b140      	cbz	r0, 80085ea <xflowf+0x16>
 80085d8:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 80085dc:	f7f7 fec6 	bl	800036c <__aeabi_fmul>
 80085e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80085e4:	2122      	movs	r1, #34	@ 0x22
 80085e6:	f7ff bfed 	b.w	80085c4 <with_errnof>
 80085ea:	4608      	mov	r0, r1
 80085ec:	e7f6      	b.n	80085dc <xflowf+0x8>

080085ee <__math_uflowf>:
 80085ee:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 80085f2:	f7ff bfef 	b.w	80085d4 <xflowf>

080085f6 <__math_oflowf>:
 80085f6:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 80085fa:	f7ff bfeb 	b.w	80085d4 <xflowf>
	...

08008600 <__ieee754_sqrtf>:
 8008600:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8008604:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800860c:	4603      	mov	r3, r0
 800860e:	4604      	mov	r4, r0
 8008610:	d30a      	bcc.n	8008628 <__ieee754_sqrtf+0x28>
 8008612:	4601      	mov	r1, r0
 8008614:	f7f7 feaa 	bl	800036c <__aeabi_fmul>
 8008618:	4601      	mov	r1, r0
 800861a:	4620      	mov	r0, r4
 800861c:	f7f7 fd9e 	bl	800015c <__addsf3>
 8008620:	4604      	mov	r4, r0
 8008622:	4620      	mov	r0, r4
 8008624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008628:	2a00      	cmp	r2, #0
 800862a:	d0fa      	beq.n	8008622 <__ieee754_sqrtf+0x22>
 800862c:	2800      	cmp	r0, #0
 800862e:	da06      	bge.n	800863e <__ieee754_sqrtf+0x3e>
 8008630:	4601      	mov	r1, r0
 8008632:	f7f7 fd91 	bl	8000158 <__aeabi_fsub>
 8008636:	4601      	mov	r1, r0
 8008638:	f7f7 ff4c 	bl	80004d4 <__aeabi_fdiv>
 800863c:	e7f0      	b.n	8008620 <__ieee754_sqrtf+0x20>
 800863e:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8008642:	d03c      	beq.n	80086be <__ieee754_sqrtf+0xbe>
 8008644:	15c2      	asrs	r2, r0, #23
 8008646:	2400      	movs	r4, #0
 8008648:	2019      	movs	r0, #25
 800864a:	4626      	mov	r6, r4
 800864c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8008650:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008654:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8008658:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800865c:	07d2      	lsls	r2, r2, #31
 800865e:	bf58      	it	pl
 8008660:	005b      	lslpl	r3, r3, #1
 8008662:	106d      	asrs	r5, r5, #1
 8008664:	005b      	lsls	r3, r3, #1
 8008666:	1872      	adds	r2, r6, r1
 8008668:	429a      	cmp	r2, r3
 800866a:	bfcf      	iteee	gt
 800866c:	461a      	movgt	r2, r3
 800866e:	1856      	addle	r6, r2, r1
 8008670:	1864      	addle	r4, r4, r1
 8008672:	1a9a      	suble	r2, r3, r2
 8008674:	3801      	subs	r0, #1
 8008676:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800867a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800867e:	d1f2      	bne.n	8008666 <__ieee754_sqrtf+0x66>
 8008680:	b1ba      	cbz	r2, 80086b2 <__ieee754_sqrtf+0xb2>
 8008682:	4e15      	ldr	r6, [pc, #84]	@ (80086d8 <__ieee754_sqrtf+0xd8>)
 8008684:	4f15      	ldr	r7, [pc, #84]	@ (80086dc <__ieee754_sqrtf+0xdc>)
 8008686:	6830      	ldr	r0, [r6, #0]
 8008688:	6839      	ldr	r1, [r7, #0]
 800868a:	f7f7 fd65 	bl	8000158 <__aeabi_fsub>
 800868e:	f8d6 8000 	ldr.w	r8, [r6]
 8008692:	4601      	mov	r1, r0
 8008694:	4640      	mov	r0, r8
 8008696:	f7f8 f811 	bl	80006bc <__aeabi_fcmple>
 800869a:	b150      	cbz	r0, 80086b2 <__ieee754_sqrtf+0xb2>
 800869c:	6830      	ldr	r0, [r6, #0]
 800869e:	6839      	ldr	r1, [r7, #0]
 80086a0:	f7f7 fd5c 	bl	800015c <__addsf3>
 80086a4:	6836      	ldr	r6, [r6, #0]
 80086a6:	4601      	mov	r1, r0
 80086a8:	4630      	mov	r0, r6
 80086aa:	f7f7 fffd 	bl	80006a8 <__aeabi_fcmplt>
 80086ae:	b170      	cbz	r0, 80086ce <__ieee754_sqrtf+0xce>
 80086b0:	3402      	adds	r4, #2
 80086b2:	1064      	asrs	r4, r4, #1
 80086b4:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 80086b8:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 80086bc:	e7b1      	b.n	8008622 <__ieee754_sqrtf+0x22>
 80086be:	005b      	lsls	r3, r3, #1
 80086c0:	0218      	lsls	r0, r3, #8
 80086c2:	460a      	mov	r2, r1
 80086c4:	f101 0101 	add.w	r1, r1, #1
 80086c8:	d5f9      	bpl.n	80086be <__ieee754_sqrtf+0xbe>
 80086ca:	4252      	negs	r2, r2
 80086cc:	e7bb      	b.n	8008646 <__ieee754_sqrtf+0x46>
 80086ce:	3401      	adds	r4, #1
 80086d0:	f024 0401 	bic.w	r4, r4, #1
 80086d4:	e7ed      	b.n	80086b2 <__ieee754_sqrtf+0xb2>
 80086d6:	bf00      	nop
 80086d8:	080087b8 	.word	0x080087b8
 80086dc:	080087b4 	.word	0x080087b4

080086e0 <_init>:
 80086e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086e2:	bf00      	nop
 80086e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086e6:	bc08      	pop	{r3}
 80086e8:	469e      	mov	lr, r3
 80086ea:	4770      	bx	lr

080086ec <_fini>:
 80086ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ee:	bf00      	nop
 80086f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086f2:	bc08      	pop	{r3}
 80086f4:	469e      	mov	lr, r3
 80086f6:	4770      	bx	lr
