<profile>

<section name = "Vitis HLS Report for 'readStage'" level="0">
<item name = "Date">Wed Mar  5 03:43:40 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">spartan7</item>
<item name = "Target device">xc7s100-fgga676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.030 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_28_1">?, ?, 41, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 2585, 2043, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 566, 128, -</column>
<specialColumn name="Available">240, 160, 128000, 64000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, 2, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_34s_34s_68_1_1_U1">mul_34s_34s_68_1_1, 0, 4, 0, 23, 0</column>
<column name="mul_36s_12s_48_1_1_U2">mul_36s_12s_48_1_1, 0, 2, 0, 25, 0</column>
<column name="mul_36s_12s_48_1_1_U3">mul_36s_12s_48_1_1, 0, 2, 0, 25, 0</column>
<column name="sdiv_34ns_12s_34_38_1_U4">sdiv_34ns_12s_34_38_1, 0, 0, 2585, 1970, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_nbreadreq_fu_82_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_pp0_stage0_iter40">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="last1_blk_n">9, 2, 1, 2</column>
<column name="last2_blk_n">9, 2, 1, 2</column>
<column name="last3_blk_n">9, 2, 1, 2</column>
<column name="partialS_blk_n">9, 2, 1, 2</column>
<column name="partialSx_blk_n">9, 2, 1, 2</column>
<column name="partialSy_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sigmaDiv1_blk_n">9, 2, 1, 2</column>
<column name="sigmaSquaredDiv1_blk_n">9, 2, 1, 2</column>
<column name="x1_blk_n">9, 2, 1, 2</column>
<column name="x2_blk_n">9, 2, 1, 2</column>
<column name="y1_blk_n">9, 2, 1, 2</column>
<column name="y2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter27_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter28_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter29_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter30_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter31_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter32_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter33_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter34_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter35_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter36_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter37_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter38_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter39_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="mul_ln45_reg_323">48, 0, 48, 0</column>
<column name="mul_ln46_reg_328">48, 0, 48, 0</column>
<column name="obs_last_reg_299">2, 0, 2, 0</column>
<column name="obs_x_reg_285">12, 0, 12, 0</column>
<column name="obs_y_reg_292">12, 0, 12, 0</column>
<column name="sigmaInv_reg_311">34, 0, 34, 0</column>
<column name="sigmaSquaredInv_reg_317">36, 0, 36, 0</column>
<column name="sigmaSquaredInv_reg_317_pp0_iter39_reg">36, 0, 36, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="obs_last_reg_299">64, 32, 2, 0</column>
<column name="obs_x_reg_285">64, 32, 12, 0</column>
<column name="obs_y_reg_292">64, 32, 12, 0</column>
<column name="sigmaInv_reg_311">64, 32, 34, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, readStage, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, readStage, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, readStage, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, readStage, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, readStage, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, readStage, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, readStage, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, readStage, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, readStage, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, readStage, return value</column>
<column name="input_r_TVALID">in, 1, axis, input_r, pointer</column>
<column name="input_r_TDATA">in, 64, axis, input_r, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r, pointer</column>
<column name="x1_din">out, 12, ap_fifo, x1, pointer</column>
<column name="x1_num_data_valid">in, 5, ap_fifo, x1, pointer</column>
<column name="x1_fifo_cap">in, 5, ap_fifo, x1, pointer</column>
<column name="x1_full_n">in, 1, ap_fifo, x1, pointer</column>
<column name="x1_write">out, 1, ap_fifo, x1, pointer</column>
<column name="x2_din">out, 12, ap_fifo, x2, pointer</column>
<column name="x2_num_data_valid">in, 5, ap_fifo, x2, pointer</column>
<column name="x2_fifo_cap">in, 5, ap_fifo, x2, pointer</column>
<column name="x2_full_n">in, 1, ap_fifo, x2, pointer</column>
<column name="x2_write">out, 1, ap_fifo, x2, pointer</column>
<column name="y1_din">out, 12, ap_fifo, y1, pointer</column>
<column name="y1_num_data_valid">in, 5, ap_fifo, y1, pointer</column>
<column name="y1_fifo_cap">in, 5, ap_fifo, y1, pointer</column>
<column name="y1_full_n">in, 1, ap_fifo, y1, pointer</column>
<column name="y1_write">out, 1, ap_fifo, y1, pointer</column>
<column name="y2_din">out, 12, ap_fifo, y2, pointer</column>
<column name="y2_num_data_valid">in, 5, ap_fifo, y2, pointer</column>
<column name="y2_fifo_cap">in, 5, ap_fifo, y2, pointer</column>
<column name="y2_full_n">in, 1, ap_fifo, y2, pointer</column>
<column name="y2_write">out, 1, ap_fifo, y2, pointer</column>
<column name="sigmaDiv1_din">out, 64, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_num_data_valid">in, 5, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_fifo_cap">in, 5, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_full_n">in, 1, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaDiv1_write">out, 1, ap_fifo, sigmaDiv1, pointer</column>
<column name="sigmaSquaredDiv1_din">out, 64, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_num_data_valid">in, 5, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_fifo_cap">in, 5, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_full_n">in, 1, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_write">out, 1, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="last1_din">out, 2, ap_fifo, last1, pointer</column>
<column name="last1_num_data_valid">in, 5, ap_fifo, last1, pointer</column>
<column name="last1_fifo_cap">in, 5, ap_fifo, last1, pointer</column>
<column name="last1_full_n">in, 1, ap_fifo, last1, pointer</column>
<column name="last1_write">out, 1, ap_fifo, last1, pointer</column>
<column name="last2_din">out, 2, ap_fifo, last2, pointer</column>
<column name="last2_num_data_valid">in, 5, ap_fifo, last2, pointer</column>
<column name="last2_fifo_cap">in, 5, ap_fifo, last2, pointer</column>
<column name="last2_full_n">in, 1, ap_fifo, last2, pointer</column>
<column name="last2_write">out, 1, ap_fifo, last2, pointer</column>
<column name="last3_din">out, 2, ap_fifo, last3, pointer</column>
<column name="last3_num_data_valid">in, 5, ap_fifo, last3, pointer</column>
<column name="last3_fifo_cap">in, 5, ap_fifo, last3, pointer</column>
<column name="last3_full_n">in, 1, ap_fifo, last3, pointer</column>
<column name="last3_write">out, 1, ap_fifo, last3, pointer</column>
<column name="partialS_din">out, 64, ap_fifo, partialS, pointer</column>
<column name="partialS_num_data_valid">in, 5, ap_fifo, partialS, pointer</column>
<column name="partialS_fifo_cap">in, 5, ap_fifo, partialS, pointer</column>
<column name="partialS_full_n">in, 1, ap_fifo, partialS, pointer</column>
<column name="partialS_write">out, 1, ap_fifo, partialS, pointer</column>
<column name="partialSx_din">out, 64, ap_fifo, partialSx, pointer</column>
<column name="partialSx_num_data_valid">in, 5, ap_fifo, partialSx, pointer</column>
<column name="partialSx_fifo_cap">in, 5, ap_fifo, partialSx, pointer</column>
<column name="partialSx_full_n">in, 1, ap_fifo, partialSx, pointer</column>
<column name="partialSx_write">out, 1, ap_fifo, partialSx, pointer</column>
<column name="partialSy_din">out, 64, ap_fifo, partialSy, pointer</column>
<column name="partialSy_num_data_valid">in, 5, ap_fifo, partialSy, pointer</column>
<column name="partialSy_fifo_cap">in, 5, ap_fifo, partialSy, pointer</column>
<column name="partialSy_full_n">in, 1, ap_fifo, partialSy, pointer</column>
<column name="partialSy_write">out, 1, ap_fifo, partialSy, pointer</column>
</table>
</item>
</section>
</profile>
